timestamp 1765606434
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t24i
scale 1000 1 9
resistclasses 6900 7800 946000 946000 1 8000 8000 80 80 80 80 80 40
use latch latch_4 -1 0 -355 0 1 463
use latch latch_0 1 0 445 0 1 463
use shift shift_0 1 0 330 0 1 2153
use staticizer staticizer_0 1 0 51 0 1 1753
use latch latch_3 1 0 768 0 1 456
use fblock fblock_0 1 0 535 0 1 2993
use staticizer staticizer_1 -1 0 39 0 1 1753
use addsub addsub_0 1 0 675 0 1 712
use latch latch_1 1 0 975 0 1 456
use latch latch_2 1 0 1236 0 1 459
use reg reg_0 1 0 928 0 1 936
use reg reg_1 1 0 1035 0 1 936
use reg reg_2 1 0 1142 0 1 936
use reg reg_3 1 0 1249 0 1 936
use addsub addsub_1 1 0 1550 0 1 712
use reg reg_4 1 0 1449 0 1 936
use mux_8bit mux_8bit_0 1 0 1342 0 1 1766
use reg reg_6 1 0 2056 0 1 936
use reg reg_5 1 0 1949 0 1 936
use mux_8bit mux_8bit_1 1 0 1842 0 1 1766
use staticizer staticizer_2 1 0 1717 0 1 1756
use latch latch_5 1 0 2111 0 1 459
use latch latch_7 1 0 3035 0 1 459
use staticizer staticizer_3 1 0 2517 0 1 1756
use latch latch_6 1 0 2911 0 1 459
use addsub addsub_2 1 0 2350 0 1 712
use mux_8bit mux_8bit_2 1 0 2142 0 1 1766
use reg reg_7 1 0 2249 0 1 936
use latch latch_8 1 0 3159 0 1 459
use staticizer staticizer_5 1 0 2765 0 1 1756
use staticizer staticizer_4 1 0 2641 0 1 1756
use 4nor2 4nor2_0 0 1 81 -1 0 1980
use inv2 inv2_0 -1 0 -22 0 1 1852
use inv2 inv2_4 1 0 1776 0 -1 1880
use inv2 inv2_5 1 0 2576 0 -1 1880
use inv2 inv2_2 1 0 2824 0 -1 1880
use inv2 inv2_1 1 0 2700 0 -1 1880
node "ABH_w" 0 5.948 2319 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "ABH_r1" 0 5.948 2246 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "ABL_w" 0 5.948 2126 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "ABL_r1" 0 5.948 2053 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "PCH_w" 0 5.076 2019 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0
node "PCH_r1" 0 5.076 1946 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0
node "ABH_w_sel" 0 5.076 2204 1882 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0
node "PCH_w_sel" 0 5.948 1904 1882 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "PCL_w" 0 5.076 1519 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0
node "PCL_r1" 0 5.076 1446 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0
node "Y_w" 0 5.948 1319 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "Y_r1" 0 5.948 1246 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "X_w" 0 5.948 1212 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "X_r1" 0 5.948 1139 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "DB_w" 0 5.948 1105 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "DB_r1" 0 5.948 1032 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "A_w" 0 5.948 998 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "A_r1" 0 5.948 925 1876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0
node "PCL_w_sel" 0 4.204 1404 1882 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 14 0 0 0 0 0 0
node "os_s" 0 6.82 346 1885 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0
node "os_u" 0 6.82 284 1885 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0
node "fb_g0" 0 25.132 555 1922 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130 62 0 0 0 0 0 0
node "fb_g1" 0 25.132 522 1922 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130 62 0 0 0 0 0 0
node "fb_g2" 0 25.132 488 1922 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130 62 0 0 0 0 0 0
node "fb_g3" 0 25.132 456 1922 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130 62 0 0 0 0 0 0
node "ABH_r0" 0 9.866 2235 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0
node "ABL_r0" 0 9.866 2042 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0
node "PCH_r0" 0 8.417 1935 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0
node "PCL_r0" 0 8.417 1435 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0
node "Y_r0" 0 9.866 1235 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0
node "X_r0" 0 9.866 1128 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0
node "DB_r0" 0 9.866 1021 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0
node "A_r0" 0 9.866 914 1876 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20 18 0 0 0 0 0 0 0 0
node "as_cout" 0 33.19 812 538 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2132_555#" 0 24.562 2132 555 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1843_559#" 16 962.371 1843 559 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_1343_559#" 10 576.997 1343 559 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "data_out7" 0 33.19 -80 593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2234_598#" 0 97.9 2234 598 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_598#" 0 97.9 1934 598 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1434_598#" 0 97.9 1434 598 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_160_593#" 45 2760.28 160 593 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_2132_731#" 0 24.562 2132 731 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1843_735#" 16 962.371 1843 735 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_1343_735#" 10 576.997 1343 735 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "data_out6" 0 33.19 -80 769 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2234_774#" 0 97.9 2234 774 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_774#" 0 97.9 1934 774 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1434_774#" 0 97.9 1434 774 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_160_769#" 45 2760.28 160 769 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_2132_907#" 0 24.562 2132 907 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1843_911#" 16 962.371 1843 911 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_1343_911#" 10 576.997 1343 911 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "data_out5" 0 33.19 -80 945 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2234_950#" 0 97.9 2234 950 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_950#" 0 97.9 1934 950 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1434_950#" 0 97.9 1434 950 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_160_945#" 45 2760.28 160 945 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_2132_1083#" 0 24.562 2132 1083 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1843_1087#" 16 962.371 1843 1087 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_1343_1087#" 10 576.997 1343 1087 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "data_out4" 0 33.19 -80 1121 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2234_1126#" 0 97.9 2234 1126 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_1126#" 0 97.9 1934 1126 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1434_1126#" 0 97.9 1434 1126 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_160_1121#" 45 2760.28 160 1121 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_2132_1259#" 0 24.562 2132 1259 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1843_1263#" 16 962.371 1843 1263 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_1343_1263#" 10 576.997 1343 1263 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "data_out3" 0 33.19 -80 1297 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2234_1302#" 0 97.9 2234 1302 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_1302#" 0 97.9 1934 1302 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1434_1302#" 0 97.9 1434 1302 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_160_1297#" 45 2760.28 160 1297 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_2132_1435#" 0 24.562 2132 1435 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1843_1439#" 16 962.371 1843 1439 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_1343_1439#" 10 576.997 1343 1439 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "data_out2" 0 33.19 -80 1473 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2234_1478#" 0 97.9 2234 1478 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_1478#" 0 97.9 1934 1478 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1434_1478#" 0 97.9 1434 1478 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_160_1473#" 45 2760.28 160 1473 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_2132_1611#" 0 24.562 2132 1611 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_2516_1625#" 0 41.33 2516 1625 pm12c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "m1_1843_1615#" 16 962.371 1843 1615 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_1343_1615#" 10 576.997 1343 1615 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "data_out1" 0 33.19 -80 1649 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_2234_1654#" 0 97.9 2234 1654 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_1654#" 0 97.9 1934 1654 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1434_1654#" 0 97.9 1434 1654 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_160_1649#" 45 2760.28 160 1649 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_739_1711#" 29 6229.68 739 1711 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 315 156 630 186 3255 1612 62286 5974 0 0 0 0
node "m1_833_1741#" 29 6082.57 833 1741 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 390 158 590 178 3115 1556 59204 5990 0 0 0 0
node "m1_2132_1787#" 0 24.562 2132 1787 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0 0 0 0 0 0 0
node "m1_1843_1791#" 16 962.371 1843 1791 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75 60 150 90 75 60 4065 1636 0 0 0 0
node "m1_2336_1834#" 0 72.016 2336 1834 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70 38 0 0 0 0 0 0 0 0 0 0
node "m1_1343_1791#" 10 576.997 1343 1791 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 40 75 50 235 114 2435 984 0 0 0 0
node "m1_2828_1843#" 0 54.97 2828 1843 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 75 40 0 0 0 0 0 0
node "m1_2704_1843#" 0 54.97 2704 1843 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 75 40 0 0 0 0 0 0
node "m1_2580_1843#" 0 54.97 2580 1843 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 75 40 0 0 0 0 0 0
node "m1_2234_1830#" 0 97.9 2234 1830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1934_1830#" 0 97.9 1934 1830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_1536_1834#" 0 54.76 1536 1834 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50 30 0 0 0 0 0 0 0 0 0 0
node "as_sub" 0 33.19 661 1829 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_out0" 0 33.19 -80 1825 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "m1_1780_1843#" 0 54.97 1780 1843 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 75 40 0 0 0 0 0 0
node "m1_1434_1830#" 0 97.9 1434 1830 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100 50 0 0 0 0 0 0 0 0 0 0
node "m1_150_1845#" 1 84.618 150 1845 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 270 118 0 0 0 0 0 0
node "m1_160_1825#" 45 2745.1 160 1825 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 425 290 575 350 675 380 10115 4066 0 0 0 0
node "m1_136_1836#" 1 133.625 136 1836 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125 60 25 20 50 30 0 0 0 0 0 0
node "m1_65_1845#" 1 90.853 65 1845 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 73 38 25 20 70 38 0 0 0 0 0 0
node "m1_n42_1842#" 0 55.842 -42 1842 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 80 42 0 0 0 0 0 0
node "rd" 1 71.538 -20 1860 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 170 78 0 0 0 0 0 0
node "m1_n56_1860#" 1 145.925 -56 1860 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 115 56 25 20 170 78 0 0 0 0 0 0
node "m1_2844_1867#" 1 119.215 2844 1867 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 42 25 20 190 86 0 0 0 0 0 0
node "rd_addrH" 1 81.13 2819 1867 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 225 100 0 0 0 0 0 0
node "m1_2720_1867#" 1 119.215 2720 1867 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 42 25 20 190 86 0 0 0 0 0 0
node "rd_addrL" 1 81.13 2695 1867 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 225 100 0 0 0 0 0 0
node "m1_2596_1867#" 1 119.215 2596 1867 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 42 25 20 190 86 0 0 0 0 0 0
node "rPCplus1H" 1 81.13 2571 1867 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 225 100 0 0 0 0 0 0
node "m1_1796_1867#" 1 119.215 1796 1867 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 42 25 20 190 86 0 0 0 0 0 0
node "rPCplus1L" 1 81.13 1771 1867 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 225 100 0 0 0 0 0 0
node "m1_2841_1885#" 1 88.732 2841 1885 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 280 122 0 0 0 0 0 0
node "m1_2717_1885#" 1 88.732 2717 1885 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 280 122 0 0 0 0 0 0
node "m1_2593_1885#" 1 88.732 2593 1885 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 280 122 0 0 0 0 0 0
node "m1_1793_1885#" 1 88.732 1793 1885 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 280 122 0 0 0 0 0 0
node "m1_n30_1884#" 1 92.466 -30 1884 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25 20 25 20 290 126 0 0 0 0 0 0
node "a_2764_567#" 22 964.854 2764 567 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_563#" 8 166.548 580 563 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_564#" 9 248.514 373 564 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_572#" 8 127.722 2823 572 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_572#" 8 127.722 2699 572 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_572#" 8 127.722 2575 572 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2516_569#" 8 101.35 2516 569 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_2351_569#" 8 93.21 2351 569 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_572#" 8 127.722 1776 572 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_569#" 8 101.35 1716 569 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_569#" 8 108.595 841 569 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 50 30 0 0 0 0 0 0 0 0
node "a_678_572#" 94 2709.81 678 572 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_568#" 8 93.21 109 568 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_568#" 8 93.21 -24 568 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_576#" 13 115.486 1545 576 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in7" 14 120.763 47 573 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "a_2406_642#" 18 739.555 2406 642 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_642#" 12 352.458 1606 642 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx7" 80 1974.48 37 573 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "a_2764_743#" 22 964.854 2764 743 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_739#" 8 166.548 580 739 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_740#" 9 248.514 373 740 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_748#" 8 127.722 2823 748 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_748#" 8 127.722 2699 748 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_748#" 8 127.722 2575 748 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2516_745#" 8 101.35 2516 745 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_2351_745#" 8 93.21 2351 745 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_748#" 8 127.722 1776 748 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_745#" 8 101.35 1716 745 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_745#" 8 101.35 841 745 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_678_748#" 94 2712.22 678 748 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_744#" 8 93.21 109 744 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_744#" 8 93.21 -24 744 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_752#" 13 115.486 1545 752 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in6" 14 120.763 47 749 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "a_2406_818#" 18 739.555 2406 818 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_818#" 12 352.458 1606 818 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx6" 80 1974.48 37 749 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "a_2764_919#" 22 964.854 2764 919 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_915#" 8 166.548 580 915 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_916#" 9 248.514 373 916 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_924#" 8 127.722 2823 924 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_924#" 8 127.722 2699 924 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_924#" 8 127.722 2575 924 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2516_921#" 8 101.35 2516 921 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_2351_921#" 8 93.21 2351 921 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_924#" 8 127.722 1776 924 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_921#" 8 101.35 1716 921 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_921#" 8 101.35 841 921 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_678_924#" 94 2712.22 678 924 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_920#" 8 93.21 109 920 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_920#" 8 93.21 -24 920 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_928#" 13 115.486 1545 928 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in5" 14 120.763 47 925 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "a_2406_994#" 18 739.555 2406 994 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_994#" 12 352.458 1606 994 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx5" 80 1974.48 37 925 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "a_2764_1095#" 22 964.854 2764 1095 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_1091#" 8 166.548 580 1091 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_1092#" 9 248.514 373 1092 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_1100#" 8 127.722 2823 1100 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_1100#" 8 127.722 2699 1100 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_1100#" 8 127.722 2575 1100 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2516_1097#" 8 101.35 2516 1097 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_2351_1097#" 8 93.21 2351 1097 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_1100#" 8 127.722 1776 1100 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_1097#" 8 101.35 1716 1097 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_1097#" 8 101.35 841 1097 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_678_1100#" 94 2712.22 678 1100 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_1096#" 8 93.21 109 1096 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_1096#" 8 93.21 -24 1096 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_1104#" 13 115.486 1545 1104 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in4" 14 120.763 47 1101 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "a_2406_1170#" 18 739.555 2406 1170 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_1170#" 12 352.458 1606 1170 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx4" 80 1974.48 37 1101 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "a_2764_1271#" 22 964.854 2764 1271 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_1267#" 8 166.548 580 1267 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_1268#" 9 248.514 373 1268 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_1276#" 8 127.722 2823 1276 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_1276#" 8 127.722 2699 1276 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_1276#" 8 127.722 2575 1276 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2516_1273#" 8 101.35 2516 1273 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_2351_1273#" 8 93.21 2351 1273 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_1276#" 8 127.722 1776 1276 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_1273#" 8 101.35 1716 1273 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_1273#" 8 101.35 841 1273 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_678_1276#" 94 2712.22 678 1276 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_1272#" 8 93.21 109 1272 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_1272#" 8 93.21 -24 1272 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_1280#" 13 115.486 1545 1280 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in3" 14 120.763 47 1277 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "a_2406_1346#" 18 739.555 2406 1346 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_1346#" 12 352.458 1606 1346 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx3" 80 1974.48 37 1277 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "a_2764_1447#" 22 964.854 2764 1447 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_1443#" 8 166.548 580 1443 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_1444#" 9 248.514 373 1444 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_1452#" 8 127.722 2823 1452 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_1452#" 8 127.722 2699 1452 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_1452#" 8 127.722 2575 1452 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2516_1449#" 8 101.35 2516 1449 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_2351_1449#" 8 93.21 2351 1449 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_1452#" 8 127.722 1776 1452 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_1449#" 8 101.35 1716 1449 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_1449#" 8 101.35 841 1449 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_678_1452#" 94 2712.22 678 1452 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_1448#" 8 93.21 109 1448 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_1448#" 8 93.21 -24 1448 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_1456#" 13 115.486 1545 1456 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in2" 14 120.763 47 1453 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "a_2406_1522#" 18 739.555 2406 1522 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_1522#" 12 352.458 1606 1522 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx2" 80 1974.48 37 1453 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "a_2764_1623#" 22 964.854 2764 1623 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_1619#" 8 166.548 580 1619 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_1620#" 9 248.514 373 1620 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_1628#" 8 127.722 2823 1628 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_1628#" 8 127.722 2699 1628 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_1628#" 8 127.722 2575 1628 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2351_1625#" 8 93.21 2351 1625 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_1628#" 8 127.722 1776 1628 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_1625#" 8 101.35 1716 1625 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_1625#" 8 101.35 841 1625 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_678_1628#" 94 2712.22 678 1628 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_1624#" 8 93.21 109 1624 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_1624#" 8 93.21 -24 1624 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_1632#" 13 115.486 1545 1632 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in1" 14 120.763 47 1629 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "a_2406_1698#" 18 739.555 2406 1698 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_1698#" 12 352.458 1606 1698 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx1" 80 1974.48 37 1629 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "a_2764_1799#" 22 964.854 2764 1799 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 50 30 215 116 250 130 3680 1482 0 0 0 0
node "a_580_1795#" 8 166.548 580 1795 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 110 54 0 0 0 0 0 0 0 0 0 0
node "a_373_1796#" 9 248.514 373 1796 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 205 92 0 0 0 0 0 0 0 0 0 0
node "a_2823_1804#" 8 127.722 2823 1804 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2699_1804#" 8 127.722 2699 1804 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2575_1804#" 8 127.722 2575 1804 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_2516_1801#" 8 101.35 2516 1801 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_2351_1801#" 8 93.21 2351 1801 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1776_1804#" 8 127.722 1776 1804 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 65 36 0 0 0 0 0 0 0 0 0 0
node "a_1716_1801#" 8 101.35 1716 1801 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_841_1801#" 8 101.35 841 1801 pm12c 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 25 20 0 0 0 0 0 0 0 0
node "a_678_1804#" 94 2707.16 678 1804 p 0 0 0 0 0 0 0 0 0 0 52 42 0 0 100 70 425 260 770 398 10990 4416 0 0 0 0
node "a_109_1800#" 8 93.21 109 1800 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_n24_1800#" 8 93.21 -24 1800 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "a_1545_1808#" 13 115.486 1545 1808 pc 0 0 0 0 0 0 0 0 0 0 40 26 0 0 25 20 0 0 0 0 0 0 0 0 0 0
node "data_in0" 14 120.763 47 1805 pm12c 0 0 0 0 0 0 0 0 0 0 28 22 0 0 25 20 50 30 25 20 25 20 0 0 0 0
node "ld" 103 286.523 96 1835 pc 0 0 0 0 0 0 0 0 0 0 69 64 0 0 70 38 25 20 45 28 0 0 0 0 0 0
node "a_2406_1874#" 18 739.555 2406 1874 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 130 82 490 226 510 234 1575 640 0 0 0 0
node "a_1606_1874#" 12 352.458 1606 1874 pc 0 0 0 0 0 0 0 0 0 0 25 20 0 0 85 54 420 188 460 194 0 0 0 0 0 0
node "rx0" 80 1974.48 37 1805 p 0 0 0 0 0 0 0 0 0 0 53 42 0 0 235 164 375 220 960 464 6625 2680 0 0 0 0
node "ros" 64 497.571 148 1873 p 0 0 0 0 0 0 0 0 0 0 47 42 0 0 25 20 50 30 280 132 1345 548 0 0 0 0
node "rfb" 67 712.709 148 1883 p 0 0 0 0 0 0 0 0 0 0 47 42 0 0 25 20 50 30 340 156 2380 962 0 0 0 0
node "a_2510_1893#" 74 2210.08 2510 1893 p 0 0 0 0 0 0 0 0 0 0 37 32 0 0 50 40 75 50 6830 2752 4195 1688 0 0 0 0
node "a_1710_1893#" 40 302.867 1710 1893 p 0 0 0 0 0 0 0 0 0 0 37 32 0 0 50 40 495 208 0 0 0 0 0 0 0 0
node "as_cin" 42 149.496 835 1893 p 0 0 0 0 0 0 0 0 0 0 39 34 0 0 40 26 0 0 0 0 0 0 0 0 0 0
node "ras" 71 984.772 148 1893 p 0 0 0 0 0 0 0 0 0 0 47 42 0 0 25 20 50 30 380 172 3685 1484 0 0 0 0
cap "m1_2580_1843#" "rPCplus1H" 163.632
cap "a_2510_1893#" "a_678_1804#" 58.7
cap "m1_160_769#" "a_2510_1893#" 58.7
cap "m1_160_945#" "a_1606_994#" 58.7
cap "a_1776_924#" "m1_1343_911#" 4.95
cap "ras" "m1_160_1825#" 228.012
cap "a_2510_1893#" "m1_1343_1087#" 58.7
cap "ros" "rfb" 5728.25
cap "a_2575_1452#" "m1_1843_1439#" 12.507
cap "a_1606_1522#" "m1_1343_1439#" 197.172
cap "m1_2828_1843#" "m1_2841_1885#" 107.3
cap "a_678_1804#" "a_2764_1799#" 22198.4
cap "m1_1793_1885#" "m1_160_1825#" 58.7
cap "ras" "as_cin" 15.466
cap "a_2764_743#" "a_678_748#" 22198.4
cap "rx3" "a_373_1268#" 11.66
cap "m1_1343_1087#" "rx4" 209.742
cap "a_1606_1698#" "m1_160_1649#" 58.7
cap "a_678_924#" "a_2764_919#" 22198.4
cap "as_cout" "a_678_572#" 7.7
cap "m1_2580_1843#" "m1_2593_1885#" 107.3
cap "m1_160_1649#" "a_2510_1893#" 58.7
cap "m1_1843_1087#" "a_2575_1100#" 12.507
cap "a_2575_924#" "m1_1843_911#" 12.507
cap "m1_1843_1615#" "a_2575_1628#" 12.507
cap "a_2406_1522#" "m1_2132_1435#" 6.105
cap "rx5" "a_678_924#" 74.772
cap "m1_160_769#" "a_1606_818#" 58.7
cap "a_678_748#" "m1_1843_735#" 14.9429
cap "m1_160_945#" "a_373_916#" 18.273
cap "a_2351_745#" "m1_1843_735#" 6.51
cap "a_2510_1893#" "m1_1343_559#" 58.7
cap "a_2510_1893#" "m1_160_1297#" 58.7
cap "a_678_1100#" "a_2510_1893#" 58.7
cap "a_1776_572#" "m1_1343_559#" 4.95
cap "a_2510_1893#" "m1_160_945#" 58.7
cap "rx2" "m1_1343_1439#" 209.742
cap "a_2575_748#" "m1_1843_735#" 12.507
cap "a_2406_1346#" "m1_2132_1259#" 6.105
cap "rx0" "a_373_1796#" 11.66
cap "a_678_1100#" "rx4" 74.772
cap "m1_160_1121#" "a_1606_1170#" 58.7
cap "rPCplus1L" "m1_160_1825#" 58.7
cap "rx0" "m1_1343_1791#" 209.742
cap "a_2516_1273#" "m1_1843_1263#" 12.275
cap "m1_1843_1439#" "a_2516_1449#" 12.275
cap "rx2" "a_678_1452#" 74.772
cap "m1_160_1473#" "a_678_1452#" 58.7
cap "a_2406_1522#" "m1_1843_1439#" 434.813
cap "rx4" "a_373_1092#" 11.66
cap "a_2406_994#" "m1_2132_907#" 6.105
cap "a_678_1276#" "a_2764_1271#" 22198.4
cap "m1_2704_1843#" "m1_2717_1885#" 107.3
cap "os_s" "rfb" 37.79
cap "m1_136_1836#" "m1_150_1845#" 78.7625
cap "a_2510_1893#" "a_678_924#" 58.7
cap "a_2510_1893#" "a_678_572#" 61.338
cap "a_2406_1346#" "m1_1843_1263#" 434.813
cap "a_2510_1893#" "m1_833_1741#" 156.28
cap "m1_1343_559#" "a_1606_642#" 197.172
cap "m1_1843_559#" "a_678_572#" 14.9429
cap "rx1" "a_678_1628#" 74.772
cap "rx1" "m1_1343_1615#" 209.742
cap "rx3" "a_678_1276#" 74.772
cap "a_373_1268#" "m1_160_1297#" 18.273
cap "a_2764_1799#" "m1_833_1741#" 26650.6
cap "m1_1843_735#" "a_2516_745#" 12.275
cap "a_2351_1273#" "m1_1843_1263#" 6.51
cap "m1_160_945#" "a_678_924#" 58.7
cap "a_2406_818#" "m1_1843_735#" 434.813
cap "m1_1843_1615#" "m1_2516_1625#" 10.715
cap "rx7" "m1_1343_559#" 209.742
cap "a_2406_1874#" "m1_2132_1787#" 6.105
cap "os_u" "rfb" 37.79
cap "rx5" "m1_1343_911#" 209.742
cap "m1_1843_1791#" "a_2406_1874#" 434.813
cap "a_2764_1095#" "a_678_1100#" 22198.4
cap "a_2406_994#" "m1_1843_911#" 434.813
cap "a_373_1620#" "m1_160_1649#" 18.273
cap "a_2510_1893#" "m1_160_593#" 58.7
cap "m1_2828_1843#" "rd_addrH" 163.632
cap "rx0" "m1_160_1825#" 408.534
cap "a_2406_1698#" "m1_1843_1615#" 434.813
cap "rx1" "m1_160_1649#" 408.534
cap "a_2575_572#" "m1_1843_559#" 12.507
cap "rx0" "data_in0" 153.19
cap "a_1606_994#" "m1_1343_911#" 197.172
cap "rx0" "a_678_1804#" 74.772
cap "m1_2841_1885#" "m1_2844_1867#" 7.2
cap "a_2351_921#" "m1_1843_911#" 6.51
cap "m1_2593_1885#" "m1_2596_1867#" 7.2
cap "m1_160_1473#" "a_2510_1893#" 58.7
cap "a_2764_567#" "a_678_572#" 22198.4
cap "a_2510_1893#" "a_1710_1893#" 61.46
cap "m1_160_769#" "a_678_748#" 58.7
cap "a_1776_748#" "m1_1343_735#" 4.95
cap "m1_1343_1263#" "a_1776_1276#" 4.95
cap "rx2" "data_in2" 153.19
cap "a_678_1276#" "m1_1843_1263#" 14.9429
cap "rx7" "a_373_564#" 11.66
cap "a_1606_1170#" "m1_1343_1087#" 197.172
cap "m1_1843_1439#" "a_2351_1449#" 6.51
cap "a_373_1796#" "m1_160_1825#" 18.273
cap "a_678_1452#" "m1_1843_1439#" 14.9429
cap "rx7" "a_678_572#" 74.772
cap "m1_1343_1791#" "a_1606_1874#" 197.172
cap "m1_160_769#" "a_373_740#" 18.273
cap "rx6" "a_678_748#" 74.772
cap "a_2510_1893#" "a_678_1276#" 58.7
cap "rx5" "data_in5" 153.19
cap "a_373_564#" "m1_160_593#" 18.273
cap "a_2510_1893#" "a_678_748#" 58.7
cap "a_2516_569#" "m1_1843_559#" 12.275
cap "rx1" "data_in1" 153.19
cap "a_1606_642#" "m1_160_593#" 58.7
cap "a_678_1100#" "m1_1843_1087#" 14.9429
cap "m1_2704_1843#" "rd_addrL" 163.632
cap "a_2510_1893#" "m1_1343_911#" 58.7
cap "m1_160_1121#" "a_2510_1893#" 58.7
cap "a_2516_1097#" "m1_1843_1087#" 12.275
cap "m1_1343_1439#" "a_1776_1452#" 4.95
cap "a_2351_1097#" "m1_1843_1087#" 6.51
cap "a_2575_1276#" "m1_1843_1263#" 12.507
cap "rx6" "a_373_740#" 11.66
cap "a_678_1276#" "m1_160_1297#" 58.7
cap "a_678_924#" "m1_1843_911#" 14.9429
cap "m1_160_593#" "a_678_572#" 58.7
cap "a_1606_1346#" "m1_1343_1263#" 197.172
cap "m1_160_1121#" "rx4" 408.534
cap "rx3" "data_in3" 153.19
cap "rx7" "m1_160_593#" 408.534
cap "a_678_1100#" "m1_160_1121#" 58.7
cap "m1_1343_1263#" "rx3" 209.742
cap "m1_1343_1791#" "a_2510_1893#" 58.7
cap "a_2516_921#" "m1_1843_911#" 12.275
cap "m1_1796_1867#" "m1_160_1825#" 58.7
cap "ld" "m1_150_1845#" 96.57
cap "m1_1843_559#" "a_2406_642#" 434.813
cap "m1_1343_1087#" "a_1776_1100#" 4.95
cap "m1_1793_1885#" "m1_1780_1843#" 107.3
cap "a_2516_1801#" "m1_1843_1791#" 12.275
cap "m1_160_1473#" "a_1606_1522#" 58.7
cap "a_2510_1893#" "m1_1343_1439#" 58.7
cap "m1_739_1711#" "a_2510_1893#" 170.22
cap "m1_160_1121#" "a_373_1092#" 18.273
cap "a_678_1628#" "a_2764_1623#" 22198.4
cap "a_678_1804#" "rfb" 58.7
cap "a_1776_1804#" "m1_1343_1791#" 4.95
cap "m1_1843_1791#" "a_2351_1801#" 6.51
cap "rx7" "data_in7" 153.19
cap "a_1606_1874#" "m1_160_1825#" 58.7
cap "rx6" "m1_1343_735#" 209.742
cap "rx5" "a_373_916#" 11.66
cap "a_2406_1698#" "m1_2132_1611#" 6.105
cap "a_678_1452#" "a_2764_1447#" 22198.4
cap "a_2406_1170#" "m1_1843_1087#" 434.813
cap "a_2510_1893#" "a_678_1452#" 58.7
cap "m1_2132_731#" "a_2406_818#" 6.105
cap "a_373_1620#" "rx1" 11.66
cap "m1_2717_1885#" "m1_2720_1867#" 7.2
cap "a_1606_1346#" "m1_160_1297#" 58.7
cap "rd" "m1_n30_1884#" 364.82
cap "a_2510_1893#" "m1_1343_735#" 58.7
cap "a_678_1804#" "m1_160_1825#" 58.7
cap "rx2" "a_373_1444#" 11.66
cap "m1_1843_1791#" "a_678_1804#" 14.9429
cap "m1_160_1473#" "a_373_1444#" 18.273
cap "m1_n42_1842#" "m1_n30_1884#" 122.629
cap "rx3" "m1_160_1297#" 408.534
cap "rPCplus1L" "m1_1780_1843#" 163.632
cap "m1_160_1473#" "rx2" 408.534
cap "a_2351_1625#" "m1_1843_1615#" 6.51
cap "a_2351_569#" "m1_1843_559#" 6.51
cap "m1_1843_1791#" "a_2575_1804#" 12.507
cap "m1_2132_1083#" "a_2406_1170#" 6.105
cap "a_1776_1628#" "m1_1343_1615#" 4.95
cap "m1_1793_1885#" "m1_1796_1867#" 7.2
cap "a_2406_642#" "m1_2132_555#" 6.105
cap "a_678_1628#" "m1_160_1649#" 58.7
cap "rx5" "m1_160_945#" 408.534
cap "a_1606_1698#" "m1_1343_1615#" 197.172
cap "ras" "rfb" 11679.9
cap "a_2510_1893#" "m1_160_1825#" 58.7
cap "rx6" "data_in6" 153.19
cap "a_2510_1893#" "m1_1343_1615#" 58.7
cap "a_678_1628#" "a_2510_1893#" 58.7
cap "rx6" "m1_160_769#" 408.534
cap "a_678_1628#" "m1_1843_1615#" 14.9429
cap "m1_1343_735#" "a_1606_818#" 197.172
cap "m1_1343_1263#" "a_2510_1893#" 58.7
cap "data_in4" "rx4" 153.19
cap "staticizer_1/staticizer_one_7/a_60_n45#" "latch_4/out7" 57.7175
cap "staticizer_1/staticizer_one_7/Vdd!" "staticizer_1/staticizer_one_7/GND!" 1.13687e-13
cap "latch_4/latch_one_7/c" "staticizer_1/staticizer_one_7/GND!" 18.4696
cap "latch_4/out7" "staticizer_1/staticizer_one_7/GND!" 18.828
cap "latch_4/out7" "staticizer_1/staticizer_one_7/c" 1.42109e-14
cap "staticizer_1/staticizer_one_7/Vdd!" "latch_4/latch_one_7/c" 922.78
cap "staticizer_1/staticizer_one_7/Vdd!" "staticizer_1/staticizer_one_7/a_60_n45#" -1.13687e-13
cap "staticizer_1/staticizer_one_7/Vdd!" "latch_4/out7" 73.522
cap "latch_4/out7" "latch_4/latch_one_7/c" 0.492
subcap "a_109_568#" -141.196
subcap "data_in7" -6.948
subcap "rx7" -1758.69
cap "latch_4/in7" "latch_4/latch_one_7/a_n5_n54#" 69.3743
cap "latch_0/out7" "latch_0/latch_one_7/GND!" 18.828
cap "latch_0/latch_one_7/Vdd!" "latch_0/latch_one_7/a_n5_n54#" 1.13687e-13
cap "latch_0/latch_one_7/Vdd!" "latch_0/latch_one_7/c" 922.78
cap "latch_0/latch_one_7/Vdd!" "staticizer_0/staticizer_one_7/a_60_n45#" -4.648
cap "latch_0/latch_one_7/Vdd!" "latch_0/in7" 67.0625
cap "latch_0/latch_one_7/a_n5_n54#" "latch_0/in7" 32.9814
cap "latch_0/latch_one_7/Vdd!" "latch_0/out7" 73.522
cap "latch_4/in7" "latch_0/latch_one_7/GND!" 1.293
cap "latch_0/out7" "latch_0/latch_one_7/c" 0.492
cap "latch_4/in7" "latch_4/latch_one_7/Vdd!" 348.725
cap "staticizer_0/staticizer_one_7/a_60_n45#" "latch_0/out7" 57.7175
cap "latch_0/latch_one_7/Vdd!" "latch_0/latch_one_7/GND!" -0.246
cap "latch_0/latch_one_7/Vdd!" "latch_4/in7" 27.88
cap "latch_0/latch_one_7/a_n5_n54#" "latch_0/latch_one_7/GND!" 5.68434e-14
cap "latch_0/latch_one_7/c" "latch_0/latch_one_7/GND!" 18.4696
subcap "m1_160_593#" -2616.01
cap "latch_0/out7" "staticizer_0/staticizer_one_7/GND!" 6.22
cap "latch_0/out7" "shift_0/a7" 58.7
cap "staticizer_0/staticizer_one_7/a_60_n45#" "latch_0/out7" 31.249
cap "staticizer_0/staticizer_one_7/c" "shift_0/a7" 65.01
cap "staticizer_0/staticizer_one_7/GND!" "staticizer_0/staticizer_one_7/Vdd!" -0.984
cap "shift_0/a7" "staticizer_0/staticizer_one_7/Vdd!" -14.495
cap "staticizer_0/staticizer_one_7/a_60_n45#" "staticizer_0/staticizer_one_7/Vdd!" -2.744
cap "latch_0/out7" "shift_0/shift_one_7/Vdd!" 19.78
cap "latch_0/out7" "staticizer_0/staticizer_one_7/Vdd!" 35.354
cap "shift_0/a7" "staticizer_0/staticizer_one_7/GND!" 61.5
cap "m1_160_593#" "shift_0/shift_one_7/inv_3/GND!" 22.28
cap "m1_160_593#" "shift_0/shift_one_7/Vdd!" 116.788
cap "m1_160_593#" "shift_0/shift_one_7/inv_2/out" 29.152
cap "shift_0/shift_one_7/Vdd!" "rx7" 9.144
cap "rx7" "shift_0/shift_one_7/inv_3/GND!" 11.43
cap "shift_0/shift_one_7/inv_2/in" "rx7" 22.99
cap "m1_160_593#" "shift_0/shift_one_7/m1_n60_n65#" 11.825
cap "rx7" "shift_0/shift_one_7/inv_3/GND!" 6.096
cap "rx7" "latch_3/latch_one_7/Vdd!" 44.76
cap "latch_3/latch_one_7/GND!" "rx7" 95.958
cap "shift_0/o7" "shift_0/shift_one_7/inv_3/Vdd!" 1.162
cap "latch_3/latch_one_7/a_n5_n54#" "m1_160_593#" 30.853
cap "latch_3/latch_one_7/a_12_n54#" "m1_160_593#" 4.95
cap "shift_0/shift_one_7/inv_3/in" "latch_3/latch_one_7/Vdd!" 46.174
cap "shift_0/shift_one_7/inv_3/GND!" "m1_160_593#" 3.152
cap "latch_3/latch_one_7/GND!" "m1_160_593#" 66.689
cap "m1_160_593#" "latch_3/latch_one_7/Vdd!" 64.715
cap "rx7" "latch_3/latch_one_7/c" 3.12
cap "latch_3/latch_one_7/a_n5_n54#" "shift_0/o7" 57.7175
cap "shift_0/shift_one_7/inv_3/in" "m1_160_593#" 8.599
cap "shift_0/o7" "latch_3/latch_one_7/GND!" 30.043
cap "shift_0/o7" "latch_3/latch_one_7/Vdd!" 9.594
cap "m1_160_593#" "latch_3/latch_one_7/c" 1.248
cap "rx7" "shift_0/shift_one_7/inv_3/Vdd!" 9.144
cap "shift_0/o7" "rx7" 22.87
cap "shift_0/o7" "shift_0/shift_one_7/inv_3/in" 57.7175
cap "shift_0/shift_one_7/inv_3/Vdd!" "m1_160_593#" 87.531
cap "shift_0/o7" "m1_160_593#" 2.184
cap "latch_3/latch_one_7/a_n5_n54#" "latch_3/latch_one_7/Vdd!" -1.13687e-13
cap "fblock_0/fblock_one_7/2mux_nr_0/in1" "fblock_0/b7" 4.95
cap "fblock_0/fblock_one_7/2mux_nr_0/a_n17_n11#" "fblock_0/b7" 38.545
cap "fblock_0/a7" "fblock_0/fblock_one_7/2mux_nr_2/GND!" 56.9869
cap "latch_3/latch_one_7/c" "latch_3/latch_one_7/GND!" 2.84217e-14
cap "fblock_0/fblock_one_7/2mux_nr_2/Vdd!" "fblock_0/a7" 111.926
cap "fblock_0/fblock_one_7/2mux_nr_2/in0" "fblock_0/a7" 7.134
cap "latch_3/out7" "fblock_0/fblock_one_7/2mux_nr_2/a_n17_n11#" 17.157
cap "fblock_0/fblock_one_7/2mux_nr_2/out" "fblock_0/a7" 9.081
cap "latch_3/latch_one_7/c" "latch_3/out7" 140.424
cap "fblock_0/fblock_one_7/2mux_nr_0/in0" "fblock_0/b7" 7.975
cap "latch_3/out7" "fblock_0/fblock_one_7/2mux_nr_2/in1" 13.769
cap "latch_3/latch_one_7/GND!" "fblock_0/a7" 0.333
cap "latch_3/out7" "fblock_0/fblock_one_7/2mux_nr_2/GND!" 47.754
cap "latch_3/out7" "fblock_0/fblock_one_7/2mux_nr_2/in0" 13.769
cap "latch_3/out7" "fblock_0/fblock_one_7/2mux_nr_2/out" 19.302
cap "latch_3/latch_one_7/a_12_n54#" "latch_3/latch_one_7/Vdd!" 2.84217e-14
cap "fblock_0/fblock_one_7/2mux_nr_0/Vdd!" "fblock_0/b7" 14.287
cap "latch_3/out7" "fblock_0/a7" 8.336
cap "fblock_0/fblock_one_7/2mux_nr_2/a_n17_n11#" "fblock_0/a7" 12.912
cap "latch_3/out7" "latch_3/latch_one_7/Vdd!" 0.959
cap "fblock_0/fblock_one_7/2mux_nr_2/in1" "fblock_0/b7" 11.825
cap "latch_3/latch_one_7/c" "fblock_0/a7" 77.883
cap "fblock_0/fblock_one_7/2mux_nr_2/in1" "fblock_0/a7" 7.134
cap "latch_3/out7" "latch_3/latch_one_7/GND!" 1.209
cap "fblock_0/fblock_one_7/2mux_nr_0/a_n17_n11#" "fblock_0/fblock_one_7/2mux_nr_2/GND!" 2.84217e-14
cap "fblock_0/b7" "fblock_0/fblock_one_7/2mux_nr_2/GND!" 72.394
cap "a_678_572#" "latch_1/latch_one_7/Vdd!" 58.7
cap "fblock_0/fblock_one_7/2mux_nr_1/in0" "a_678_572#" 7.975
cap "fblock_0/f7" "latch_1/latch_one_7/GND!" 12.326
cap "fblock_0/fblock_one_7/inv_0/in" "rx7" 2.844
cap "a_678_572#" "fblock_0/fblock_one_7/2mux_nr_1/in1" 4.95
cap "latch_1/latch_one_7/Vdd!" "rx7" 103.828
cap "latch_1/latch_one_7/a_n5_n54#" "rx7" 7.807
cap "fblock_0/f7" "rx7" 13.492
cap "m1_160_593#" "latch_1/latch_one_7/GND!" 69.742
cap "m1_160_593#" "latch_1/latch_one_7/a_12_n54#" 9.731
cap "fblock_0/fblock_one_7/inv_0/GND!" "fblock_0/fblock_one_7/inv_0/in" 5.68434e-14
cap "fblock_0/f7" "latch_1/latch_one_7/Vdd!" 6.108
cap "latch_1/latch_one_7/a_n5_n54#" "fblock_0/f7" 57.7175
cap "a_678_572#" "fblock_0/fblock_one_7/2mux_nr_1/a_n17_n11#" 38.545
cap "m1_160_593#" "fblock_0/fblock_one_7/inv_0/in" 7.973
cap "m1_160_593#" "latch_1/latch_one_7/Vdd!" 58.7
cap "a_678_572#" "fblock_0/fblock_one_7/2mux_nr_2/in0" 11.825
cap "a_678_572#" "fblock_0/fblock_one_7/2mux_nr_1/s" 25.728
cap "m1_160_593#" "latch_1/latch_one_7/a_n5_n54#" 43.4
cap "fblock_0/fblock_one_7/2mux_nr_1/GND!" "a_678_572#" 28.388
cap "m1_160_593#" "fblock_0/fblock_one_7/inv_0/GND!" 25.025
cap "m1_160_593#" "fblock_0/f7" 18.093
cap "a_678_572#" "latch_1/latch_one_7/GND!" 58.7
cap "a_678_572#" "fblock_0/fblock_one_7/f" 19.78
cap "latch_1/latch_one_7/GND!" "rx7" 58.7
cap "fblock_0/fblock_one_7/f" "rx7" 107.499
cap "m1_160_593#" "latch_1/latch_one_7/c" 4.324
cap "a_678_572#" "fblock_0/fblock_one_7/2mux_nr_0/Vdd!" 9.101
subcap "a_678_572#" -2484.61
cap "latch_1/latch_one_7/Vdd!" "rx7" -1.405
cap "addsub_0/b7" "rx7" 4.324
cap "latch_1/latch_one_7/a_12_n54#" "rx7" 4.948
cap "latch_1/out7" "rx7" 9.182
cap "addsub_0/b7" "addsub_0/xor_7/GND!" 96.5174
cap "latch_1/latch_one_7/a_30_n54#" "latch_1/out7" 1.524
cap "latch_1/latch_one_7/GND!" "latch_1/out7" 3.821
cap "addsub_0/b7" "addsub_0/xor_7/a_61_n31#" 7.218
cap "latch_1/latch_one_7/GND!" "latch_1/out7" 2.361
cap "latch_1/latch_one_7/a_n5_n54#" "latch_1/out7" 15.975
cap "addsub_0/xor_7/GND!" "rx7" 14.868
cap "addsub_0/b7" "latch_1/latch_one_7/c" 58.7
cap "latch_1/latch_one_7/c" "latch_1/out7" 144.632
cap "addsub_0/xor_7/Vdd!" "rx7" 8.496
cap "addsub_0/b7" "addsub_0/xor_7/b" 15.993
cap "addsub_0/b7" "addsub_0/xor_7/out" 31.486
cap "latch_1/latch_one_7/a_n5_n54#" "rx7" 4.948
cap "addsub_0/xor_7/a_89_n31#" "addsub_0/b7" 3.068
cap "latch_1/latch_one_7/c" "rx7" 58.7
cap "latch_1/latch_one_7/Vdd!" "rx7" -4.367
cap "latch_1/out7" "latch_1/latch_one_7/Vdd!" 1.221
cap "addsub_0/b7" "addsub_0/xor_7/a_100_n42#" 0.707
cap "addsub_0/b7" "addsub_0/xor_7/a_69_n42#" 2.457
cap "latch_1/latch_one_7/a_30_n35#" "rx7" 4.828
subcap "as_cout" -5.81
cap "addsub_0/addsub_one_7/Vdd!" "rx7" 87.252
cap "m1_160_593#" "addsub_0/addsub_one_7/GND!" 6.918
cap "m1_160_593#" "addsub_0/addsub_one_7/Vdd!" 43.982
cap "addsub_0/xor_7/b" "rx7" 2.424
cap "addsub_0/addsub_one_7/a_78_n41#" "rx7" 11.825
cap "addsub_0/xor_7/a_61_n1#" "rx7" 112.452
cap "addsub_0/xor_7/a" "rx7" 2.424
cap "addsub_0/addsub_one_7/a_89_9#" "rx7" 4.7
cap "a_678_572#" "addsub_0/addsub_one_7/GND!" 20.178
cap "rx7" "addsub_0/xor_7/a_89_n31#" 2.424
cap "rx7" "addsub_0/xor_7/a_61_n31#" 2.424
cap "addsub_0/addsub_one_7/GND!" "rx7" 20.114
cap "a_678_572#" "addsub_0/cout" 4.125
cap "m1_160_593#" "addsub_0/addsub_one_7/GND!" 18.211
cap "addsub_0/addsub_one_7/a_35_n41#" "rx7" 19.78
cap "addsub_0/addsub_one_7/b" "rx7" 98.187
cap "a_678_572#" "addsub_0/addsub_one_7/Vdd!" 19.647
cap "addsub_0/addsub_one_7/a_89_n41#" "rx7" 2.35
cap "addsub_0/addsub_one_7/a_35_n41#" "m1_160_593#" 69.173
cap "addsub_0/addsub_one_7/GND!" "rx7" 5.439
subcap "as_cout" -59.856
subcap "a_841_569#" -38.45
cap "latch_2/latch_one_7/GND!" "rx7" 58.7
cap "rx7" "addsub_0/addsub_one_7/GND!" 7.942
cap "latch_2/out7" "latch_2/latch_one_7/Vdd!" 59.921
cap "latch_2/out7" "addsub_0/addsub_one_7/a_35_n41#" -1.814
cap "latch_2/out7" "addsub_0/addsub_one_7/GND!" 3.399
cap "latch_2/out7" "latch_2/latch_one_7/GND!" 90.233
cap "addsub_0/addsub_one_7/b" "rx7" -2.068
cap "latch_2/latch_one_7/a_12_n54#" "rx7" 37.778
cap "latch_2/out7" "latch_2/latch_one_7/a_30_n54#" 2.592
cap "latch_2/out7" "latch_2/latch_one_7/a_12_n54#" 12.473
cap "rx7" "latch_2/latch_one_7/a_n5_n54#" 6.195
cap "addsub_0/s7" "latch_2/latch_one_7/a_n5_n54#" 57.7175
cap "latch_2/out7" "latch_2/latch_one_7/a_n5_n54#" 12.196
cap "latch_2/latch_one_7/c" "a_678_572#" 81.003
cap "addsub_0/addsub_one_7/GND!" "a_678_572#" 4.005
cap "latch_2/latch_one_7/c" "rx7" 61.544
cap "reg_0/reg_one_0/r0" "a_678_572#" 17.308
cap "rx7" "addsub_0/addsub_one_7/GND!" 5.148
cap "latch_2/latch_one_7/Vdd!" "a_678_572#" 44.76
cap "addsub_0/s7" "rx7" 3.468
cap "latch_2/out7" "latch_2/latch_one_7/c" 727.057
cap "latch_2/out7" "addsub_0/addsub_one_7/GND!" 7.422
cap "reg_0/reg_one_0/r0" "rx7" 19.78
cap "latch_2/latch_one_7/GND!" "a_678_572#" 99.72
cap "latch_2/out7" "rx7" 4.341
cap "latch_2/out7" "addsub_0/s7" 4.948
cap "rx7" "latch_2/latch_one_7/Vdd!" 116.636
cap "addsub_0/s7" "latch_2/latch_one_7/Vdd!" 19.399
cap "latch_2/latch_one_7/a_30_n35#" "rx7" 1.524
cap "latch_2/out7" "reg_0/reg_one_0/r0" 217.183
cap "reg_0/reg_one_0/GND!" "reg_0/port71" 114.209
cap "reg_0/reg_one_0/r1" "reg_0/port70" 70.642
cap "m1_160_593#" "reg_0/reg_one_0/r0" -7.416
cap "reg_0/reg_one_0/r0" "reg_0/port71" 23.228
cap "reg_0/reg_one_0/r1" "m1_160_593#" 58.7
cap "reg_0/reg_one_0/r1" "reg_0/port71" 58.7
cap "reg_0/reg_one_0/a_21_n13#" "reg_0/port70" 20.118
cap "reg_0/in7" "m1_160_593#" 14.786
cap "reg_0/in7" "reg_0/reg_one_0/r0" -5.072
cap "reg_0/reg_one_0/a_33_32#" "m1_160_593#" 64.099
cap "reg_0/port70" "reg_0/reg_one_0/a_4_n13#" 24.041
cap "reg_0/reg_one_0/w" "m1_160_593#" 4.382
cap "reg_0/reg_one_0/Vdd!" "reg_0/port70" 136.941
cap "reg_0/w" "reg_0/port70" 434.25
cap "reg_0/reg_one_0/GND!" "reg_0/w" -5.68434e-14
cap "m1_160_593#" "reg_0/reg_one_0/a_16_27#" 8.46
cap "reg_0/reg_one_0/Vdd!" "m1_160_593#" 165.183
cap "m1_160_593#" "reg_0/reg_one_0/tmp" 4.389
cap "m1_160_593#" "reg_1/reg_one_0/r0" 63.6875
cap "m1_160_593#" "reg_0/w" 58.7
cap "reg_0/port70" "reg_0/reg_one_0/tmp" 4.948
cap "reg_0/reg_one_0/Vdd!" "reg_0/port71" 58.7
cap "reg_0/reg_one_0/GND!" "reg_0/port70" 167.028
cap "reg_0/w" "reg_0/port71" 127.744
cap "m1_160_593#" "reg_0/reg_one_0/tmp" 4.324
cap "reg_0/reg_one_0/r0" "reg_0/port70" -7.416
cap "reg_0/reg_one_0/GND!" "m1_160_593#" 65.128
cap "reg_1/in7" "reg_1/reg_one_0/a_16_27#" 8.46
cap "reg_1/reg_one_0/r0" "reg_1/port71" 47.952
cap "reg_1/reg_one_0/r0" "reg_1/in7" 89.8075
cap "reg_1/reg_one_0/a_33_32#" "reg_1/in7" 64.099
cap "reg_1/port70" "reg_1/reg_one_0/r0" 21.144
cap "reg_1/in7" "reg_1/reg_one_0/tmp" 4.389
cap "reg_1/reg_one_0/r1" "reg_1/port71" 58.7
cap "reg_1/reg_one_0/r1" "reg_1/in7" 58.7
cap "reg_1/port70" "reg_1/reg_one_0/r1" 60.064
cap "reg_1/port70" "reg_1/port71" 3.85
cap "reg_1/in7" "reg_1/reg_one_0/tmp" 4.324
cap "reg_1/port70" "reg_1/reg_one_0/a_21_n13#" 2.238
cap "reg_1/port70" "reg_1/reg_one_0/tmp" 7.096
cap "reg_1/reg_one_0/GND!" "reg_1/port71" 114.209
cap "reg_1/reg_one_0/GND!" "reg_1/in7" 65.128
cap "reg_1/w" "reg_1/port71" 127.744
cap "reg_1/port70" "reg_1/reg_one_0/GND!" 171.438
cap "reg_1/reg_one_0/Vdd!" "reg_1/port71" 58.7
cap "reg_1/w" "reg_1/in7" 58.7
cap "reg_1/reg_one_0/Vdd!" "reg_1/in7" 165.183
cap "reg_1/port70" "reg_1/reg_one_0/Vdd!" 75.004
cap "reg_1/port70" "reg_1/w" 125.762
cap "reg_1/in7" "reg_1/reg_one_0/w" 4.382
cap "reg_1/w" "reg_1/reg_one_0/GND!" -5.68434e-14
cap "reg_1/port70" "reg_1/reg_one_0/a_4_n13#" 118.494
cap "reg_1/port70" "reg_2/w" 92.2312
cap "reg_2/reg_one_0/tmp" "reg_2/in7" 4.389
cap "reg_2/reg_one_0/a_16_27#" "reg_2/in7" 8.46
cap "reg_2/in7" "reg_2/w" 58.7
cap "reg_2/port71" "reg_2/reg_one_0/GND!" 114.209
cap "reg_2/reg_one_0/GND!" "reg_2/w" -5.68434e-14
cap "reg_2/port71" "reg_2/reg_one_0/r0" 47.952
cap "reg_1/port70" "reg_2/reg_one_0/GND!" 120.488
cap "reg_1/port70" "reg_2/reg_one_0/tmp" 7.096
cap "reg_1/port70" "reg_2/reg_one_0/r0" 21.144
cap "reg_2/reg_one_0/r1" "reg_2/port71" 58.7
cap "reg_2/reg_one_0/GND!" "reg_2/in7" 65.128
cap "reg_2/in7" "reg_2/reg_one_0/tmp" 4.324
cap "reg_2/reg_one_0/r0" "reg_2/in7" 153.495
cap "reg_1/port70" "reg_2/reg_one_0/a_21_n13#" 2.238
cap "reg_2/reg_one_0/r1" "reg_1/port70" 60.064
cap "reg_2/reg_one_0/r1" "reg_2/in7" 58.7
cap "reg_2/port71" "reg_2/reg_one_0/Vdd!" 58.7
cap "reg_1/port70" "reg_2/reg_one_0/Vdd!" 75.004
cap "reg_1/port70" "reg_2/reg_one_0/a_4_n13#" 118.494
cap "reg_2/reg_one_0/w" "reg_2/in7" 4.382
cap "reg_2/port71" "reg_2/w" 94.2122
cap "reg_2/reg_one_0/Vdd!" "reg_2/in7" 165.183
cap "reg_1/port70" "reg_2/port71" 3.85
cap "reg_2/reg_one_0/a_33_32#" "reg_2/in7" 64.099
cap "reg_2/port71" "reg_3/reg_one_0/r0" 47.952
cap "reg_3/port71" "reg_3/w" 5.072
cap "reg_2/port71" "reg_2/w" 33.5312
cap "reg_3/port71" "reg_2/port70" 3.85
cap "reg_3/reg_one_0/GND!" "reg_2/port70" 66.192
cap "reg_3/reg_one_0/r0" "reg_3/in7" 153.495
cap "reg_3/port70" "reg_2/port70" 7.59
cap "reg_3/in7" "reg_3/reg_one_0/GND!" 17.683
cap "reg_3/in7" "reg_3/reg_one_0/tmp" 6.6
cap "reg_3/reg_one_0/r1" "reg_2/port70" 60.064
cap "reg_3/reg_one_0/Vdd!" "reg_2/port70" 74.473
cap "reg_2/reg_one_0/GND!" "reg_2/port70" 50.95
cap "reg_3/in7" "reg_3/reg_one_0/a_16_27#" 4.95
cap "reg_2/port70" "reg_3/reg_one_0/a_4_n13#" 118.494
cap "reg_3/reg_one_0/tmp" "reg_2/port70" 7.096
cap "reg_2/port71" "reg_3/port71" 73.199
cap "reg_2/port71" "reg_3/reg_one_0/GND!" 111.819
cap "reg_3/in7" "reg_3/reg_one_0/GND!" 61.832
cap "reg_3/reg_one_0/a_33_32#" "reg_3/in7" 37.723
cap "reg_3/reg_one_0/r0" "reg_2/port70" 21.144
cap "reg_2/w" "reg_2/port70" 33.5312
cap "reg_2/port71" "reg_3/reg_one_0/r1" 58.7
cap "reg_2/port71" "reg_3/reg_one_0/Vdd!" 58.7
cap "reg_3/in7" "reg_3/reg_one_0/r1" 58.7
cap "reg_3/port71" "reg_3/reg_one_0/GND!" 1.628
cap "reg_3/in7" "reg_3/reg_one_0/Vdd!" 76.383
cap "reg_3/in7" "reg_3/reg_one_0/tmp" 1.248
cap "reg_3/in7" "reg_3/reg_one_0/w" 1.248
cap "reg_3/reg_one_0/a_21_n13#" "reg_2/port70" 2.238
subcap "m1_1343_559#" -535.876
cap "reg_3/port71" "mux_8bit_0/mux_one_7/GND!" 69.613
cap "mux_8bit_0/mux_one_7/inv2_0/out" "mux_8bit_0/in1_7" 18.535
cap "reg_3/reg_one_0/w" "mux_8bit_0/in1_7" 58.7
cap "reg_3/reg_one_0/GND!" "reg_3/reg_one_0/GND!" 8.88178e-16
cap "mux_8bit_0/mux_one_7/GND!" "mux_8bit_0/in1_7" 15.908
cap "reg_3/port70" "reg_3/reg_one_0/GND!" -3.379
cap "reg_3/port70" "reg_3/reg_one_0/Vdd!" -2.898
cap "reg_3/reg_one_0/Vdd!" "reg_3/reg_one_0/GND!" -7.10543e-15
cap "reg_3/reg_one_0/GND!" "mux_8bit_0/in1_7" -2.948
cap "reg_3/port70" "reg_3/reg_one_0/GND!" 93.66
cap "reg_3/port71" "reg_3/reg_one_0/GND!" -1.039
cap "mux_8bit_0/in0_7" "mux_8bit_0/mux_one_7/GND!" 12.579
cap "mux_8bit_0/mux_one_7/2mux_nr_0/s" "mux_8bit_0/in1_7" 4.556
cap "reg_3/reg_one_0/w" "reg_3/reg_one_0/GND!" -7.10543e-15
cap "mux_8bit_0/in0_7" "mux_8bit_0/mux_one_7/inv2_2/out" 29.025
cap "mux_8bit_0/mux_one_7/Vdd!" "mux_8bit_0/in1_7" 90.117
cap "reg_3/reg_one_0/Vdd!" "mux_8bit_0/in1_7" -2.948
cap "mux_8bit_0/mux_one_7/2mux_nr_0/a_n17_n11#" "mux_8bit_0/in1_7" 47.632
cap "reg_3/reg_one_0/GND!" "mux_8bit_0/in1_7" -8.24
cap "reg_3/port70" "reg_3/reg_one_0/w" 125.762
cap "reg_3/reg_one_0/w" "reg_3/port71" 127.744
cap "mux_8bit_0/in0_7" "mux_8bit_0/mux_one_7/Vdd!" 29.483
cap "mux_8bit_0/in0_7" "mux_8bit_0/out7" 35.938
cap "mux_8bit_0/in0_7" "mux_8bit_0/mux_one_7/inv2_1/in" 26.669
cap "reg_3/reg_one_0/a_33_32#" "mux_8bit_0/in1_7" -4.455
cap "reg_4/reg_one_0/r0" "reg_4/in7" 37.21
cap "reg_4/reg_one_0/GND!" "m1_160_593#" 193.005
cap "a_678_572#" "mux_8bit_0/mux_one_7/GND!" -1.312
cap "m1_1343_559#" "mux_8bit_0/mux_one_7/GND!" 13.606
cap "reg_4/port71" "a_678_572#" 73.199
cap "reg_4/reg_one_0/GND!" "reg_4/port71" 1.628
cap "reg_4/port71" "m1_1343_559#" 4.95
cap "m1_160_593#" "reg_4/in7" 2.844
cap "reg_4/in7" "mux_8bit_0/mux_one_7/GND!" 86.5763
cap "reg_4/reg_one_0/r1" "m1_160_593#" 58.7
cap "reg_4/reg_one_0/a_33_32#" "m1_160_593#" 7.233
cap "reg_4/reg_one_0/tmp" "m1_160_593#" 6.507
cap "m1_1343_559#" "mux_8bit_0/mux_one_7/inv2_1/in" -1.132
cap "mux_8bit_0/mux_one_7/2mux_nr_0/a_n17_n11#" "m1_160_593#" -5.178
cap "reg_4/reg_one_0/r0" "m1_160_593#" 19.78
cap "a_678_572#" "reg_4/reg_one_0/Vdd!" 58.7
cap "reg_4/reg_one_0/r0" "mux_8bit_0/mux_one_7/GND!" 63.6875
cap "m1_1343_559#" "reg_4/reg_one_0/Vdd!" 75.802
cap "reg_4/reg_one_0/GND!" "reg_4/reg_one_0/w" -5.072
cap "m1_1343_559#" "reg_4/reg_one_0/a_4_n13#" 47.175
cap "reg_4/reg_one_0/Vdd!" "reg_4/in7" 16.268
cap "m1_160_593#" "mux_8bit_0/mux_one_7/GND!" 15.961
cap "mux_8bit_0/mux_one_7/2mux_nr_0/s" "m1_160_593#" 4.948
cap "m1_160_593#" "reg_4/reg_one_0/a_16_27#" 7.71
cap "m1_1343_559#" "reg_4/port70" 8.162
cap "mux_8bit_0/mux_one_7/2mux_nr_0/a_n17_n11#" "mux_8bit_0/mux_one_7/GND!" 3.55271e-15
cap "reg_4/reg_one_0/Vdd!" "m1_160_593#" 58.7
cap "m1_160_593#" "reg_4/reg_one_0/w" 5.064
cap "reg_4/reg_one_0/GND!" "a_678_572#" 111.819
cap "reg_4/reg_one_0/GND!" "m1_1343_559#" 76.35
cap "reg_4/port71" "reg_4/reg_one_0/w" 5.072
cap "a_678_572#" "reg_4/reg_one_0/r1" 58.7
cap "m1_1343_559#" "reg_4/reg_one_0/r1" 59.948
cap "m1_1343_559#" "reg_4/reg_one_0/tmp" 2.496
cap "reg_4/reg_one_0/r0" "a_678_572#" 47.952
cap "reg_4/reg_one_0/GND!" "reg_4/reg_one_0/r0" 1.13687e-13
cap "m1_1343_559#" "reg_4/reg_one_0/r0" 21.028
subcap "a_1545_576#" -104.338
cap "addsub_1/addsub_one_7/b" "m1_160_593#" 97.913
cap "m1_1343_559#" "reg_4/reg_one_0/w" 58.7
cap "reg_4/port70" "addsub_1/addsub_one_7/b" 36.877
cap "reg_4/reg_one_0/GND!" "reg_4/reg_one_0/w" 5.68434e-14
cap "addsub_1/xor_7/b" "m1_160_593#" 11.825
cap "addsub_1/xor_7/b" "reg_4/port70" 2.424
cap "reg_4/port71" "addsub_1/addsub_one_7/Vdd!" 2.655
cap "addsub_1/addsub_one_7/Vdd!" "m1_160_593#" 15.72
cap "reg_4/port70" "addsub_1/addsub_one_7/Vdd!" 27.048
cap "m1_1343_559#" "reg_4/reg_one_0/Vdd!" -2.948
cap "addsub_1/xor_7/a_89_n31#" "m1_160_593#" 17.316
cap "m1_1343_559#" "addsub_1/addsub_one_7/Vdd!" 5.06
cap "addsub_1/xor_7/a_61_n31#" "m1_160_593#" 19.78
cap "reg_4/port70" "addsub_1/xor_7/a_89_n31#" 2.424
cap "reg_4/reg_one_0/Vdd!" "reg_4/reg_one_0/GND!" -7.10543e-15
cap "reg_4/port70" "addsub_1/xor_7/a_61_n31#" 2.424
cap "addsub_1/xor_7/a_61_n31#" "addsub_1/b7" -9.50351e-14
cap "addsub_1/xor_7/a_61_n1#" "m1_160_593#" 5.568
cap "reg_4/port70" "addsub_1/xor_7/a_61_n1#" 106.684
cap "reg_4/port71" "reg_4/reg_one_0/GND!" -1.039
cap "addsub_1/b7" "m1_160_593#" 26.517
cap "reg_4/reg_one_0/GND!" "m1_160_593#" -23.072
cap "reg_4/port70" "m1_1343_559#" -7.348
cap "reg_4/port70" "addsub_1/b7" 2.424
cap "m1_1343_559#" "reg_4/reg_one_0/GND!" -3.379
cap "reg_4/port70" "reg_4/reg_one_0/GND!" 63.6875
cap "m1_1343_559#" "reg_4/reg_one_0/GND!" -8.24
cap "reg_4/reg_one_0/a_33_32#" "m1_160_593#" -12.339
cap "reg_4/reg_one_0/GND!" "m1_160_593#" -2.417
cap "reg_4/reg_one_0/w" "m1_160_593#" 58.7
cap "reg_4/reg_one_0/w" "reg_4/port71" 127.744
subcap "a_1716_569#" -32.669
cap "latch_5/in7" "addsub_1/s7" 50.95
cap "addsub_1/addsub_one_7/GND!" "m1_160_593#" 14.639
cap "latch_5/latch_one_7/a_n5_n54#" "latch_5/in7" 19.2392
cap "addsub_1/addsub_one_7/cin" "addsub_1/cout" 8.408
cap "addsub_1/addsub_one_7/GND!" "addsub_1/addsub_one_7/a_35_n41#" -1.13687e-13
cap "addsub_1/cout" "addsub_1/addsub_one_7/a_78_n41#" 15.064
cap "addsub_1/cout" "addsub_1/s7" 41.11
cap "m1_160_593#" "addsub_1/addsub_one_7/Vdd!" 3.171
cap "addsub_1/addsub_one_7/a_35_n41#" "addsub_1/cout" 8.408
cap "addsub_1/addsub_one_7/a_35_n41#" "m1_1343_559#" 24.622
cap "addsub_1/addsub_one_7/GND!" "m1_160_593#" 11.825
cap "latch_5/latch_one_7/Vdd!" "latch_5/in7" -12.402
cap "addsub_1/cout" "addsub_1/addsub_one_7/b" 4.204
cap "addsub_1/addsub_one_7/cin" "m1_160_593#" 1.56
cap "a_678_572#" "addsub_1/addsub_one_7/GND!" 27.612
cap "addsub_1/cout" "addsub_1/addsub_one_7/a_72_n41#" 1.575
cap "addsub_1/addsub_one_7/a_89_n41#" "addsub_1/cout" 22.875
cap "addsub_1/addsub_one_7/a_78_n41#" "m1_160_593#" 35.835
cap "addsub_1/addsub_one_7/a_35_n41#" "m1_160_593#" 51.712
cap "a_678_572#" "addsub_1/addsub_one_7/Vdd!" 13.563
cap "a_678_572#" "addsub_1/cout" 3.96
cap "addsub_1/addsub_one_7/b" "m1_160_593#" 95.736
cap "addsub_1/addsub_one_7/GND!" "addsub_1/cout" 28.222
cap "addsub_1/addsub_one_7/GND!" "m1_1343_559#" 43.659
cap "m1_1343_559#" "addsub_1/addsub_one_7/Vdd!" 37.175
cap "addsub_1/cout" "addsub_1/addsub_one_7/GND!" 33
cap "addsub_1/cout" "addsub_1/addsub_one_7/a" 4.204
cap "addsub_1/addsub_one_7/GND!" "m1_1343_559#" 10.505
subcap "a_1716_569#" -95.422
cap "staticizer_2/staticizer_one_7/GND!" "m1_160_593#" 117.4
cap "staticizer_2/staticizer_one_7/GND!" "a_678_572#" 158.184
cap "staticizer_2/staticizer_one_7/Vdd!" "staticizer_2/staticizer_one_7/GND!" -0.984
cap "staticizer_2/in7" "latch_5/latch_one_7/a_30_n54#" 1.524
cap "m1_160_593#" "staticizer_2/staticizer_one_7/c" 58.7
cap "a_678_572#" "staticizer_2/staticizer_one_7/c" 65.01
cap "staticizer_2/in7" "staticizer_2/staticizer_one_7/GND!" 167.247
cap "latch_5/latch_one_7/c" "m1_160_593#" 58.7
cap "staticizer_2/staticizer_one_7/Vdd!" "latch_5/latch_one_7/a_12_n54#" 1.13687e-13
cap "latch_5/latch_one_7/c" "a_678_572#" 81.003
cap "staticizer_2/in7" "staticizer_2/staticizer_one_7/c" 63.648
cap "latch_5/latch_one_7/c" "staticizer_2/staticizer_one_7/Vdd!" 963.732
cap "staticizer_2/in7" "latch_5/latch_one_7/a_12_n54#" 9.731
cap "latch_5/in7" "latch_5/latch_one_7/a_n5_n54#" 57.7175
cap "staticizer_2/in7" "latch_5/latch_one_7/c" 75.182
cap "staticizer_2/staticizer_one_7/Vdd!" "m1_160_593#" 117.4
cap "staticizer_2/in7" "staticizer_2/staticizer_one_7/a_77_n45#" 9.998
cap "staticizer_2/staticizer_one_7/Vdd!" "a_678_572#" 91.535
cap "latch_5/in7" "staticizer_2/staticizer_one_7/Vdd!" 19.399
cap "staticizer_2/in7" "latch_5/latch_one_7/a_n5_n54#" 59.375
cap "staticizer_2/staticizer_one_7/GND!" "staticizer_2/staticizer_one_7/c" -5.68434e-14
cap "staticizer_2/in7" "staticizer_2/staticizer_one_7/a_60_n45#" 212.283
cap "staticizer_2/in7" "latch_5/in7" 4.324
cap "staticizer_2/in7" "staticizer_2/staticizer_one_7/Vdd!" 229.112
cap "latch_5/latch_one_7/c" "staticizer_2/staticizer_one_7/GND!" 13.8522
subcap "m1_1843_559#" -933.549
cap "mux_8bit_1/in1_7" "mux_8bit_1/mux_one_7/Vdd!" 87.831
cap "mux_8bit_1/in1_7" "mux_8bit_1/mux_one_7/GND!" 15.908
cap "staticizer_2/staticizer_one_7/out" "staticizer_2/staticizer_one_7/GND!" 2.59
cap "staticizer_2/staticizer_one_7/out" "staticizer_2/staticizer_one_7/a_95_n27#" 5.61
cap "mux_8bit_1/mux_one_7/2mux_nr_0/s" "mux_8bit_1/in1_7" 4.556
cap "a_678_572#" "staticizer_2/staticizer_one_7/GND!" 4.329
cap "mux_8bit_1/in0_7" "mux_8bit_1/mux_one_7/inv2_2/out" 34.083
cap "mux_8bit_1/mux_one_7/2mux_nr_0/a_n17_n11#" "mux_8bit_1/in1_7" 47.632
cap "mux_8bit_1/in0_7" "mux_8bit_1/mux_one_7/inv2_1/in" 17.59
cap "mux_8bit_1/mux_one_7/inv2_0/out" "mux_8bit_1/in1_7" 18.535
cap "staticizer_2/staticizer_one_7/a_77_n45#" "staticizer_2/staticizer_one_7/out" 19.052
cap "a_678_572#" "mux_8bit_1/mux_one_7/GND!" 69.613
cap "staticizer_2/staticizer_one_7/out" "staticizer_2/staticizer_one_7/a_60_n45#" -5.616
cap "staticizer_2/staticizer_one_7/a_95_n45#" "staticizer_2/staticizer_one_7/out" 4.212
cap "staticizer_2/staticizer_one_7/out" "staticizer_2/staticizer_one_7/Vdd!" 11.587
cap "staticizer_2/staticizer_one_7/c" "staticizer_2/staticizer_one_7/out" 3.996
cap "mux_8bit_1/in0_7" "mux_8bit_1/mux_one_7/GND!" 18.437
cap "mux_8bit_1/in0_7" "mux_8bit_1/mux_one_7/Vdd!" 94.154
cap "m1_160_593#" "reg_5/reg_one_0/w" 5.064
cap "reg_5/port71" "reg_5/reg_one_0/GND!" 1.628
cap "reg_5/reg_one_0/r0" "reg_5/reg_one_0/GND!" 1.13687e-13
cap "reg_5/reg_one_0/r0" "m1_1843_559#" 24.728
cap "reg_5/reg_one_0/r1" "m1_160_593#" 58.7
cap "reg_5/port71" "reg_5/reg_one_0/w" 5.072
cap "reg_5/reg_one_0/Vdd!" "m1_160_593#" 58.7
cap "reg_5/reg_one_0/a_54_5#" "m1_1843_559#" 4.828
cap "reg_5/reg_one_0/tmp" "m1_160_593#" 6.507
cap "a_678_572#" "reg_5/reg_one_0/GND!" 111.819
cap "mux_8bit_1/mux_one_7/GND!" "m1_160_593#" 15.961
cap "reg_5/reg_one_0/a_16_27#" "m1_160_593#" 7.71
cap "a_678_572#" "reg_5/reg_one_0/r1" 58.7
cap "reg_5/reg_one_0/Vdd!" "reg_5/in7" 16.268
cap "mux_8bit_1/mux_one_7/2mux_nr_0/a_n17_n11#" "m1_160_593#" -5.178
cap "reg_5/reg_one_0/r0" "mux_8bit_1/mux_one_7/GND!" 63.6875
cap "reg_5/reg_one_0/a_33_32#" "m1_160_593#" 7.233
cap "a_678_572#" "reg_5/reg_one_0/Vdd!" 58.7
cap "m1_1843_559#" "reg_5/reg_one_0/GND!" 61.832
cap "reg_5/reg_one_0/r0" "m1_160_593#" 19.78
cap "mux_8bit_1/mux_one_7/2mux_nr_0/s" "m1_160_593#" 4.948
cap "reg_5/in7" "mux_8bit_1/mux_one_7/GND!" 86.5763
cap "a_678_572#" "mux_8bit_1/mux_one_7/GND!" -1.312
cap "reg_5/in7" "m1_160_593#" 2.844
cap "m1_1843_559#" "reg_5/reg_one_0/r1" 58.7
cap "reg_5/reg_one_0/a_4_n13#" "m1_1843_559#" 27.497
cap "reg_5/reg_one_0/Vdd!" "m1_1843_559#" 161.6
cap "reg_5/reg_one_0/tmp" "m1_1843_559#" 4.948
cap "a_678_572#" "reg_5/port71" 73.199
cap "reg_5/reg_one_0/r0" "reg_5/in7" 37.21
cap "m1_1843_559#" "mux_8bit_1/mux_one_7/GND!" 17.872
cap "mux_8bit_1/mux_one_7/2mux_nr_0/a_n17_n11#" "mux_8bit_1/mux_one_7/GND!" 3.55271e-15
cap "reg_5/port70" "m1_1843_559#" 6.6
cap "reg_5/reg_one_0/r0" "a_678_572#" 47.952
cap "reg_5/reg_one_0/GND!" "m1_160_593#" 193.005
cap "a_678_572#" "reg_5/port71" -17.146
cap "reg_6/reg_one_0/GND!" "reg_5/port70" 151.215
cap "reg_6/reg_one_0/GND!" "reg_6/reg_one_0/r0" 1.13687e-13
cap "m1_1843_559#" "reg_6/reg_one_0/r0" 24.728
cap "reg_6/reg_one_0/r1" "reg_6/in7" 58.7
cap "m1_1843_559#" "reg_6/reg_one_0/GND!" 58.7
cap "reg_5/reg_one_0/GND!" "reg_5/port70" 101.9
cap "reg_5/reg_one_0/GND!" "reg_5/reg_one_0/GND!" 8.88178e-16
cap "reg_6/in7" "reg_5/w" 58.7
cap "reg_6/reg_one_0/a_33_32#" "reg_6/in7" 2.844
cap "a_678_572#" "reg_6/reg_one_0/r1" 58.7
cap "reg_5/reg_one_0/GND!" "m1_1843_559#" -8.24
cap "reg_6/reg_one_0/a_16_27#" "reg_6/in7" 7.71
cap "a_678_572#" "reg_5/w" 58.7
cap "reg_6/reg_one_0/w" "reg_6/in7" 2.22
cap "m1_1843_559#" "reg_6/reg_one_0/a_54_5#" 4.828
cap "reg_6/reg_one_0/r1" "reg_6/reg_one_0/Vdd!" 2.27374e-13
cap "reg_6/reg_one_0/tmp" "reg_6/in7" 4.461
cap "reg_5/reg_one_0/GND!" "reg_5/port71" 1.628
cap "reg_5/port70" "reg_6/reg_one_0/a_4_n13#" 87.672
cap "reg_6/reg_one_0/w" "reg_6/in7" 2.844
cap "reg_5/port70" "reg_6/reg_one_0/r1" 64.504
cap "reg_6/reg_one_0/a_21_n13#" "reg_5/port70" 3.96
cap "a_678_572#" "reg_6/reg_one_0/port1" 68.579
cap "reg_6/in7" "reg_6/reg_one_0/Vdd!" 58.7
cap "reg_5/port70" "reg_5/w" 67.0625
cap "m1_1843_559#" "reg_5/reg_one_0/Vdd!" -2.417
cap "reg_5/reg_one_0/GND!" "reg_6/in7" -2.417
cap "m1_1843_559#" "reg_6/reg_one_0/a_4_n13#" 17.113
cap "reg_6/in7" "reg_6/reg_one_0/r0" 128.02
cap "m1_1843_559#" "reg_6/reg_one_0/r1" 58.7
cap "a_678_572#" "reg_6/reg_one_0/Vdd!" 58.7
cap "reg_5/port70" "reg_6/reg_one_0/port1" 5.5
cap "m1_1843_559#" "reg_5/w" 58.7
cap "reg_6/reg_one_0/GND!" "reg_6/in7" 182.814
cap "reg_6/reg_one_0/tmp" "reg_5/port70" 5.92
cap "a_678_572#" "reg_6/reg_one_0/r0" 47.952
cap "reg_5/port71" "reg_5/w" 1.981
cap "reg_5/port70" "reg_6/reg_one_0/Vdd!" 58.7
cap "reg_6/reg_one_0/GND!" "a_678_572#" 106.485
cap "reg_5/reg_one_0/GND!" "reg_6/in7" -23.072
cap "m1_1843_559#" "reg_6/reg_one_0/tmp" 4.948
cap "reg_5/port70" "reg_6/reg_one_0/r0" 26.208
cap "reg_5/reg_one_0/a_33_32#" "reg_6/in7" -12.339
cap "reg_5/reg_one_0/GND!" "a_678_572#" -2.667
cap "m1_1843_559#" "reg_6/reg_one_0/Vdd!" 160.588
cap "mux_8bit_2/in1_7" "reg_6/reg_one_0/GND!" -1.886
cap "mux_8bit_2/in0_7" "mux_8bit_2/mux_one_7/GND!" 12.155
cap "a_2406_642#" "reg_6/port70" 4.026
cap "reg_6/reg_one_0/a_33_32#" "reg_6/reg_one_0/Vdd!" -7.10543e-15
cap "a_2406_642#" "reg_6/reg_one_0/a_4_n13#" -10.448
cap "mux_8bit_2/in0_7" "a_2406_642#" 16.569
cap "reg_6/reg_one_0/w" "a_2406_642#" 58.7
cap "a_2406_642#" "mux_8bit_2/out7" 24.305
cap "a_2406_642#" "mux_8bit_2/mux_one_7/Vdd!" 27.291
cap "reg_6/reg_one_0/GND!" "reg_6/port71" 4.295
cap "mux_8bit_2/in0_7" "mux_8bit_2/mux_one_7/inv2_2/out" 31.608
cap "a_2406_642#" "mux_8bit_2/mux_one_7/GND!" 23.285
cap "mux_8bit_2/in1_7" "reg_6/reg_one_0/GND!" 8.836
cap "a_2406_642#" "mux_8bit_2/mux_one_7/inv2_2/out" 30.259
cap "reg_6/reg_one_0/tmp" "mux_8bit_2/in1_7" -4.818
cap "mux_8bit_2/in0_7" "reg_6/reg_one_0/GND!" 6.428
cap "reg_6/reg_one_0/w" "reg_6/port71" 127.744
cap "mux_8bit_2/in1_7" "mux_8bit_2/mux_one_7/Vdd!" 2.035
cap "reg_6/reg_one_0/w" "mux_8bit_2/in1_7" 97.0214
cap "a_2406_642#" "reg_6/reg_one_0/GND!" -2.667
cap "reg_6/reg_one_0/GND!" "reg_6/reg_one_0/Vdd!" -1.42109e-14
cap "mux_8bit_2/in0_7" "reg_6/port70" 3.171
cap "mux_8bit_2/in0_7" "reg_6/reg_one_0/a_4_n13#" -1.152
cap "mux_8bit_2/in0_7" "mux_8bit_2/mux_one_7/inv2_1/in" 23.085
cap "reg_6/reg_one_0/GND!" "reg_6/reg_one_0/a_33_32#" 2.84217e-14
cap "mux_8bit_2/mux_one_7/GND!" "reg_6/port71" 69.613
cap "mux_8bit_2/in1_7" "reg_6/reg_one_0/a_33_32#" 4.389
cap "reg_6/port70" "reg_6/reg_one_0/Vdd!" -7.10543e-15
cap "reg_6/reg_one_0/w" "mux_8bit_2/in0_7" 58.7
cap "mux_8bit_2/in0_7" "mux_8bit_2/mux_one_7/Vdd!" 118.845
cap "mux_8bit_2/in1_7" "mux_8bit_2/mux_one_7/GND!" 2.035
cap "mux_8bit_2/in0_7" "reg_6/reg_one_0/Vdd!" -1.405
cap "a_2406_642#" "reg_6/reg_one_0/GND!" 16.316
cap "a_2406_642#" "reg_7/reg_one_0/r0" 26.208
cap "reg_7/reg_one_0/r1" "m1_1843_559#" 69.199
cap "a_2406_642#" "reg_7/reg_one_0/a_4_n13#" 93.704
cap "a_2406_642#" "reg_7/reg_one_0/GND!" 164.616
cap "reg_7/reg_one_0/r1" "a_2406_642#" 64.504
cap "reg_7/reg_one_0/a_21_n13#" "m1_1843_559#" 2.354
cap "reg_7/reg_one_0/a_54_5#" "m1_1843_559#" 2.948
cap "mux_8bit_2/mux_one_7/2mux_nr_0/out" "mux_8bit_2/mux_one_7/GND!" 86.5763
cap "reg_7/port70" "m1_1843_559#" 5.874
cap "a_678_572#" "mux_8bit_2/mux_one_7/GND!" -1.312
cap "mux_8bit_2/mux_one_7/GND!" "m1_1843_559#" 27.907
cap "reg_7/reg_one_0/a_21_n13#" "a_2406_642#" 3.96
cap "mux_8bit_2/mux_one_7/GND!" "reg_7/reg_one_0/r0" 63.6875
cap "mux_8bit_2/mux_one_7/2mux_nr_0/out" "reg_7/reg_one_0/Vdd!" 16.268
cap "reg_7/reg_one_0/tmp" "m1_1843_559#" 6.312
cap "reg_7/port71" "a_678_572#" 73.199
cap "mux_8bit_2/mux_one_7/2mux_nr_0/out" "reg_7/reg_one_0/r0" 37.21
cap "a_678_572#" "reg_7/reg_one_0/Vdd!" 58.7
cap "a_678_572#" "reg_7/reg_one_0/r0" 47.952
cap "reg_7/port70" "a_2406_642#" 5.621
cap "reg_7/port71" "m1_1843_559#" 2.475
cap "m1_1843_559#" "reg_7/reg_one_0/Vdd!" 172.472
cap "reg_7/port71" "reg_7/reg_one_0/w" 5.072
cap "mux_8bit_2/mux_one_7/GND!" "mux_8bit_2/mux_one_7/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "m1_1843_559#" "reg_7/reg_one_0/r0" 24.728
cap "mux_8bit_2/mux_one_7/GND!" "a_2406_642#" 20.233
cap "a_678_572#" "reg_7/reg_one_0/GND!" 111.819
cap "reg_7/reg_one_0/tmp" "a_2406_642#" 5.92
cap "m1_1843_559#" "reg_7/reg_one_0/a_4_n13#" 26.037
cap "m1_1843_559#" "reg_7/reg_one_0/GND!" 61.832
cap "reg_7/port71" "reg_7/reg_one_0/GND!" 1.628
cap "reg_7/reg_one_0/r1" "a_678_572#" 58.7
cap "reg_7/reg_one_0/r0" "reg_7/reg_one_0/GND!" 1.13687e-13
cap "reg_7/port71" "a_2406_642#" 5.5
cap "a_2406_642#" "reg_7/reg_one_0/Vdd!" 58.7
cap "reg_7/reg_one_0/GND!" "m1_1843_559#" -8.24
cap "reg_7/port70" "addsub_2/b7" 2.424
cap "reg_7/port70" "addsub_2/xor_7/a_61_n31#" 2.424
cap "reg_7/reg_one_0/w" "a_678_572#" 58.7
cap "reg_7/port70" "reg_7/reg_one_0/GND!" 92.836
cap "reg_7/port70" "addsub_2/xor_7/a_61_n1#" 106.684
cap "reg_7/reg_one_0/GND!" "a_678_572#" -2.667
cap "reg_7/port70" "addsub_2/addsub_one_7/b" 36.877
cap "reg_7/reg_one_0/Vdd!" "m1_1843_559#" -2.417
cap "reg_7/port71" "reg_7/reg_one_0/w" 1.981
cap "reg_7/port70" "addsub_2/xor_7/a_89_n31#" 2.424
cap "addsub_2/xor_7/GND!" "m1_1843_559#" 19.173
cap "reg_7/port71" "reg_7/reg_one_0/GND!" 1.628
cap "m1_1843_559#" "addsub_2/addsub_one_7/Vdd!" 23.071
cap "reg_7/reg_one_0/Vdd!" "reg_7/reg_one_0/GND!" -7.10543e-15
cap "addsub_2/xor_7/GND!" "addsub_2/b7" 32.9814
cap "reg_7/port70" "addsub_2/addsub_one_7/Vdd!" 27.048
cap "reg_7/reg_one_0/w" "m1_1843_559#" 58.7
cap "reg_7/port70" "reg_7/reg_one_0/w" 125.762
cap "reg_7/port70" "addsub_2/xor_7/b" 2.424
cap "reg_7/port71" "a_678_572#" -17.146
cap "reg_7/port70" "reg_7/reg_one_0/GND!" -3.048
cap "addsub_2/b7" "m1_1843_559#" 3.7
cap "addsub_2/addsub_one_7/Vdd!" "a_678_572#" 2.655
subcap "a_2516_569#" -32.669
cap "addsub_2/addsub_one_7/Vdd!" "a_678_572#" 13.563
cap "m1_1843_559#" "addsub_2/addsub_one_7/a_78_n41#" 54.237
cap "addsub_2/addsub_one_7/GND!" "addsub_2/addsub_one_7/a_35_n41#" -1.13687e-13
cap "addsub_2/cout" "a_678_572#" 11.825
cap "m1_1843_559#" "addsub_2/addsub_one_7/GND!" 18.16
cap "m1_1843_559#" "addsub_2/addsub_one_7/GND!" 23.745
cap "m1_1843_559#" "addsub_2/s7" 93.502
cap "latch_6/in7" "addsub_2/s7" 50.95
cap "m1_1843_559#" "addsub_2/addsub_one_7/Vdd!" 32.267
cap "latch_6/latch_one_7/Vdd!" "latch_6/in7" -12.402
cap "m1_1843_559#" "addsub_2/addsub_one_7/a_35_n41#" 19.78
cap "addsub_2/addsub_one_7/GND!" "a_678_572#" 27.612
cap "latch_6/in7" "latch_6/latch_one_7/a_n5_n54#" 19.2392
subcap "a_2516_569#" -95.422
cap "m1_1843_559#" "staticizer_3/staticizer_one_7/c" 60.064
cap "a_678_572#" "staticizer_3/staticizer_one_7/Vdd!" 91.535
cap "latch_6/in7" "latch_6/latch_one_7/a_n5_n54#" 57.7175
cap "m1_1843_559#" "latch_6/in7" 4.948
cap "latch_6/latch_one_7/c" "staticizer_3/staticizer_one_7/GND!" 13.8522
cap "m1_1843_559#" "staticizer_3/staticizer_one_7/Vdd!" 224.207
cap "staticizer_3/staticizer_one_7/Vdd!" "latch_6/latch_one_7/a_12_n54#" 1.13687e-13
cap "staticizer_3/in7" "staticizer_3/staticizer_one_7/GND!" 10.156
cap "latch_6/latch_one_7/c" "staticizer_3/in7" 9.252
cap "m1_1843_559#" "staticizer_3/staticizer_one_7/a_60_n45#" 12.285
cap "m1_1843_559#" "latch_6/latch_one_7/a_12_n54#" 4.948
cap "m1_1843_559#" "latch_6/latch_one_7/a_n5_n54#" 12.755
cap "m1_1843_559#" "latch_6/latch_one_7/a_30_n35#" 4.828
cap "staticizer_3/staticizer_one_7/Vdd!" "staticizer_3/staticizer_one_7/GND!" -7.95808e-13
cap "a_678_572#" "staticizer_3/staticizer_one_7/GND!" 158.184
cap "a_678_572#" "latch_6/latch_one_7/c" 81.003
cap "latch_6/latch_one_7/c" "staticizer_3/staticizer_one_7/Vdd!" 963.124
cap "m1_1843_559#" "staticizer_3/staticizer_one_7/a_77_n45#" 3.355
cap "m1_1843_559#" "staticizer_3/staticizer_one_7/GND!" 117.4
cap "latch_6/latch_one_7/c" "m1_1843_559#" 58.7
cap "staticizer_3/in7" "staticizer_3/staticizer_one_7/Vdd!" 105.908
cap "staticizer_3/in7" "staticizer_3/staticizer_one_7/a_60_n45#" 150.065
cap "a_678_572#" "staticizer_3/staticizer_one_7/c" 65.01
cap "m1_1843_559#" "staticizer_3/in7" 12.904
cap "latch_6/in7" "staticizer_3/staticizer_one_7/Vdd!" 19.399
subcap "a_2699_572#" -77.552
cap "latch_7/out7" "latch_7/latch_one_7/GND!" 10.156
cap "staticizer_3/staticizer_one_7/a_60_n45#" "staticizer_3/staticizer_one_7/out" -5.616
cap "staticizer_3/staticizer_one_7/a_77_n45#" "staticizer_3/staticizer_one_7/out" 4.948
cap "latch_7/latch_one_7/Vdd!" "latch_7/latch_one_7/a_12_n54#" 1.13687e-13
cap "latch_7/out7" "latch_7/latch_one_7/Vdd!" 105.908
cap "latch_7/out7" "latch_7/latch_one_7/c" 9.252
cap "latch_7/latch_one_7/Vdd!" "latch_7/latch_one_7/a_n5_n54#" -1.13687e-13
cap "latch_7/in7" "staticizer_3/staticizer_one_7/GND!" 17.972
cap "latch_7/in7" "latch_7/latch_one_7/a_n5_n54#" 57.7175
cap "staticizer_3/staticizer_one_7/c" "staticizer_3/staticizer_one_7/GND!" -1.42109e-14
cap "latch_7/latch_one_7/Vdd!" "latch_7/latch_one_7/GND!" -0.738
cap "latch_7/in7" "latch_7/latch_one_7/GND!" 6.956
cap "latch_7/latch_one_7/GND!" "latch_7/latch_one_7/c" 13.8522
cap "latch_7/in7" "staticizer_3/staticizer_one_7/Vdd!" 11.463
cap "latch_7/in7" "latch_7/latch_one_7/Vdd!" 268.902
cap "latch_7/latch_one_7/Vdd!" "latch_7/latch_one_7/c" 963.124
cap "staticizer_3/staticizer_one_7/out" "staticizer_3/staticizer_one_7/Vdd!" 16.519
cap "latch_7/out7" "staticizer_4/staticizer_one_7/a_60_n45#" 150.065
cap "staticizer_3/staticizer_one_7/out" "staticizer_3/staticizer_one_7/a_95_n27#" 2.948
cap "latch_7/in7" "staticizer_3/staticizer_one_7/out" 57.7175
cap "staticizer_3/staticizer_one_7/a_77_n45#" "staticizer_3/staticizer_one_7/Vdd!" 2.84217e-14
subcap "a_2764_567#" -832.199
subcap "a_2823_572#" -286.008
cap "staticizer_4/staticizer_one_7/out" "latch_8/in7" 57.7175
cap "latch_8/latch_one_7/a_12_n54#" "latch_8/latch_one_7/Vdd!" 1.13687e-13
cap "latch_8/in7" "staticizer_4/staticizer_one_7/Vdd!" 11.463
cap "latch_8/latch_one_7/c" "latch_8/out7" -0.42
cap "latch_8/in7" "staticizer_4/staticizer_one_7/GND!" 14.505
cap "latch_8/in7" "latch_8/latch_one_7/GND!" 6.956
cap "staticizer_4/staticizer_one_7/out" "staticizer_4/staticizer_one_7/Vdd!" -2.84217e-14
cap "latch_8/latch_one_7/a_n5_n54#" "latch_8/latch_one_7/Vdd!" -1.13687e-13
cap "latch_8/latch_one_7/Vdd!" "latch_8/out7" -1.162
cap "latch_8/in7" "latch_8/latch_one_7/a_n5_n54#" 57.7175
cap "staticizer_4/staticizer_one_7/GND!" "staticizer_4/staticizer_one_7/a_60_n45#" 2.84217e-14
cap "latch_8/in7" "latch_8/latch_one_7/Vdd!" 268.902
subcap "a_2823_572#" -51.524
cap "latch_8/latch_one_7/GND!" "latch_8/out7" 10.156
cap "latch_8/latch_one_7/c" "latch_8/latch_one_7/GND!" 13.8522
cap "latch_8/latch_one_7/GND!" "staticizer_5/staticizer_one_7/a_60_n45#" -7.10543e-15
cap "latch_8/latch_one_7/Vdd!" "latch_8/out7" 105.908
cap "latch_8/latch_one_7/c" "latch_8/latch_one_7/Vdd!" 963.124
cap "latch_8/latch_one_7/Vdd!" "staticizer_5/staticizer_one_7/a_60_n45#" -1.42109e-14
cap "latch_8/out7" "staticizer_5/staticizer_one_7/a_60_n45#" 150.065
cap "latch_8/latch_one_7/c" "latch_8/out7" 9.252
cap "staticizer_1/Vdd!" "staticizer_1/staticizer_one_6/GND!" -3.55271e-15
cap "staticizer_1/Vdd!" "latch_4/latch_one_6/c" 1073
cap "latch_4/latch_one_6/c" "staticizer_1/staticizer_one_6/GND!" 18.4696
cap "rx6" "latch_0/latch_one_6/c" 58.7
cap "rx6" "latch_0/Vdd!" 58.7
cap "latch_0/latch_one_6/GND!" "rx6" 59.993
cap "latch_0/latch_one_6/GND!" "latch_0/latch_one_6/c" 18.4696
cap "staticizer_0/Vdd!" "rx6" 37.42
cap "staticizer_0/Vdd!" "latch_0/latch_one_6/c" 1073
cap "latch_4/Vdd!" "rx6" 241.425
cap "latch_0/latch_one_6/GND!" "staticizer_0/Vdd!" -0.246
cap "staticizer_0/Vdd!" "staticizer_0/staticizer_one_6/GND!" -0.984
cap "shift_0/a6" "staticizer_0/staticizer_one_6/c" 76.935
cap "shift_0/a6" "staticizer_0/Vdd!" -12.11
cap "shift_0/a6" "shift_0/a7" 125.762
cap "staticizer_0/staticizer_one_6/c" "staticizer_0/staticizer_one_6/GND!" -2.27374e-13
cap "shift_0/a6" "staticizer_0/staticizer_one_6/GND!" 73.425
cap "shift_0/shift_one_6/inv_2/GND!" "rx6" 11.43
cap "shift_0/shift_one_6/inv_2/in" "rx6" 14.74
cap "shift_0/GND!" "rx6" 58.7
cap "shift_0/Vdd!" "rx6" 58.7
cap "shift_0/u" "rx6" 58.7
cap "shift_0/shift_one_6/Vdd!" "rx6" 7.239
subcap "a_373_740#" -110.995
cap "rx6" "latch_3/latch_one_6/GND!" 107.383
cap "rx6" "latch_3/latch_one_6/c" 3.12
cap "rx6" "latch_3/Vdd!" 58.7
cap "rx6" "shift_0/o6" 20.945
cap "shift_0/shift_one_6/inv_3/Vdd!" "rx6" 7.239
cap "rx6" "shift_0/shift_one_6/inv_3/GND!" 6.096
cap "rx6" "shift_0/shift_one_7/s" 58.7
cap "latch_3/latch_one_6/GND!" "shift_0/o6" 23.087
cap "shift_0/shift_one_6/inv_3/Vdd!" "shift_0/o6" 1.162
cap "fblock_0/fblock_one_6/2mux_nr_2/out" "fblock_0/fblock_one_6/2mux_nr_2/GND!" 5.68434e-14
cap "fblock_0/fblock_one_6/2mux_nr_2/out" "latch_3/out6" 1.485
cap "latch_3/out6" "fblock_0/fblock_one_6/2mux_nr_2/GND!" 2.475
cap "rx6" "latch_3/latch_one_6/c" 78.258
cap "latch_3/latch_one_6/GND!" "rx6" 0.083
cap "rx6" "fblock_0/fblock_one_7/g3" 241.425
cap "latch_3/latch_one_6/GND!" "latch_3/latch_one_6/c" 2.84217e-14
subcap "a_580_739#" -325.426
cap "fblock_0/fblock_one_6/inv_0/GND!" "m1_160_769#" 2.475
cap "latch_1/Vdd!" "fblock_0/fblock_one_7/2mux_nr_1/Vdd!" 362.137
cap "latch_1/latch_one_6/GND!" "m1_160_769#" 1.485
cap "latch_1/out6" "latch_1/latch_one_6/GND!" 0.99
cap "addsub_0/xor_7/a_61_n1#" "addsub_0/a7" 32.447
cap "m1_160_769#" "addsub_0/addsub_one_6/a_35_n41#" 18.72
cap "addsub_0/addsub_one_7/GND!" "addsub_0/addsub_one_7/a_35_n41#" -5.68434e-14
cap "addsub_0/addsub_one_7/GND!" "a_678_748#" 28.848
cap "a_678_748#" "addsub_0/addsub_one_6/Vdd!" 16.992
cap "addsub_0/addsub_one_7/Vdd!" "a_678_748#" 11.825
cap "addsub_0/addsub_one_7/Vdd!" "addsub_0/a7" 18.922
cap "a_678_748#" "addsub_0/c7" 12.85
cap "addsub_0/addsub_one_7/Vdd!" "addsub_0/a7" 76.9567
cap "latch_2/latch_one_6/c" "a_678_748#" 81.378
cap "latch_2/latch_one_6/GND!" "a_678_748#" 110.895
cap "addsub_0/c7" "a_678_748#" 1.486
cap "latch_2/out6" "addsub_0/addsub_one_6/a_35_n41#" 0.312
cap "addsub_0/GND!" "a_678_748#" 20.633
cap "reg_0/reg_one_1/r0" "a_678_748#" 17.308
cap "latch_2/out6" "latch_2/latch_one_6/GND!" 4.95
cap "latch_2/Vdd!" "a_678_748#" 58.7
cap "reg_0/port60" "reg_0/reg_one_1/GND!" 10.19
cap "reg_0/port61" "reg_0/r1" 58.7
cap "reg_0/reg_one_1/r0" "reg_0/port61" 23.228
cap "reg_0/port61" "reg_0/reg_one_0/w" 127.744
cap "reg_0/port61" "reg_0/reg_one_1/GND!" 114.209
cap "reg_0/reg_one_1/r0" "reg_0/reg_one_1/GND!" -1.13687e-13
cap "reg_0/Vdd!" "reg_0/port61" 58.7
cap "reg_1/port61" "reg_1/reg_one_0/w" 127.744
cap "reg_1/port61" "reg_1/reg_one_1/r0" 47.952
cap "reg_1/port60" "reg_1/reg_one_1/GND!" 10.19
cap "reg_1/port61" "reg_1/Vdd!" 58.7
cap "reg_1/port61" "reg_1/r1" 58.7
cap "reg_1/port61" "reg_1/reg_one_1/GND!" 114.209
cap "reg_2/port61" "reg_2/reg_one_1/GND!" 114.209
cap "reg_2/Vdd!" "reg_2/port61" 58.7
cap "reg_2/port61" "reg_2/reg_one_1/r0" 47.952
cap "reg_2/reg_one_1/GND!" "reg_1/port60" 5.095
cap "reg_2/port61" "reg_2/r1" 58.7
cap "reg_2/port61" "reg_2/reg_one_0/w" 94.2122
cap "reg_2/port61" "reg_3/r1" 58.7
cap "reg_2/port61" "reg_3/port61" 73.199
cap "reg_3/reg_one_1/GND!" "reg_3/port61" 1.628
cap "reg_2/port61" "reg_3/reg_one_1/GND!" 111.819
cap "reg_2/port61" "reg_3/Vdd!" 58.7
cap "reg_2/port61" "reg_3/reg_one_1/r0" 47.952
cap "reg_2/port61" "reg_2/reg_one_0/w" 33.5312
cap "reg_3/reg_one_0/w" "reg_3/port61" 5.072
cap "reg_2/port60" "reg_2/reg_one_1/GND!" 5.095
subcap "m1_1343_735#" -642.527
cap "reg_3/port61" "reg_3/reg_one_1/GND!" -1.039
cap "reg_3/reg_one_0/GND!" "reg_3/reg_one_0/w" -1.42109e-14
cap "reg_3/port61" "mux_8bit_0/mux_one_7/2mux_nr_0/Vdd!" 58.7
cap "mux_8bit_0/mux_one_6/inv2_2/GND!" "reg_3/port61" 63.013
cap "reg_3/reg_one_1/GND!" "reg_3/port60" 10.19
cap "reg_3/port61" "mux_8bit_0/mux_one_7/sel" 58.7
cap "reg_3/port61" "reg_3/reg_one_0/w" 127.744
cap "reg_4/reg_one_0/w" "reg_4/port61" 5.072
cap "reg_4/Vdd!" "a_678_748#" 58.7
cap "reg_4/port61" "a_678_748#" 73.199
cap "reg_4/reg_one_1/r0" "a_678_748#" 47.952
cap "reg_4/reg_one_1/r0" "mux_8bit_0/mux_one_7/GND!" 101.9
cap "mux_8bit_0/mux_one_7/GND!" "a_678_748#" 58.7
cap "reg_4/reg_one_1/GND!" "reg_4/port61" 1.628
cap "reg_4/r1" "a_678_748#" 58.7
cap "reg_4/reg_one_1/GND!" "a_678_748#" 111.819
cap "reg_4/r1" "reg_4/reg_one_0/GND!" 1.77636e-15
cap "a_678_748#" "mux_8bit_0/mux_one_6/inv2_1/GND!" -6.916
subcap "a_1606_642#" -159.49
cap "addsub_1/addsub_one_7/Vdd!" "addsub_1/a7" 23.511
cap "reg_4/port61" "reg_4/reg_one_0/w" 127.744
cap "reg_4/port61" "addsub_1/xor_7/GND!" 11.825
cap "reg_4/port60" "addsub_1/xor_7/GND!" 11.081
cap "reg_4/port60" "reg_4/reg_one_1/GND!" 12.7375
cap "reg_4/port61" "reg_4/reg_one_1/GND!" -1.039
cap "addsub_1/a7" "addsub_1/xor_7/a_61_n1#" 70.9253
cap "addsub_1/a7" "addsub_1/Vdd!" 76.9567
cap "reg_4/port61" "addsub_1/Vdd!" 11.825
cap "reg_4/port61" "addsub_1/sub" 11.825
cap "reg_4/port60" "addsub_1/sub" 22.6245
cap "addsub_1/addsub_one_7/a_29_n41#" "a_2510_1893#" 2.1
cap "a_2510_1893#" "addsub_1/addsub_one_7/a_11_n41#" 21.93
cap "addsub_1/addsub_one_7/b" "a_2510_1893#" 12.612
cap "addsub_1/addsub_one_6/Vdd!" "a_678_748#" 13.563
cap "a_2510_1893#" "addsub_1/addsub_one_6/a_35_n41#" 3.332
cap "a_678_748#" "addsub_1/addsub_one_7/Vdd!" -4.455
cap "a_678_748#" "addsub_1/GND!" 48.35
cap "addsub_1/addsub_one_7/a_66_n41#" "a_2510_1893#" 2.1
cap "a_2510_1893#" "addsub_1/GND!" 67.072
cap "a_2510_1893#" "addsub_1/a7" 12.612
cap "a_678_748#" "addsub_1/c7" 17.812
cap "addsub_1/c7" "a_2510_1893#" 18.533
cap "addsub_1/addsub_one_7/a_72_n41#" "a_2510_1893#" 0.525
cap "addsub_1/addsub_one_7/a_35_n41#" "a_2510_1893#" 10.65
cap "staticizer_2/staticizer_one_6/GND!" "a_678_748#" 181.284
cap "latch_5/latch_one_6/c" "staticizer_2/Vdd!" 1073
cap "a_678_748#" "staticizer_2/staticizer_one_6/c" 76.935
cap "a_678_748#" "staticizer_2/Vdd!" 58.7
cap "latch_5/Vdd!" "a_678_748#" 58.7
cap "latch_5/latch_one_6/c" "a_678_748#" 81.378
cap "staticizer_2/staticizer_one_6/GND!" "latch_5/latch_one_6/c" 13.8522
subcap "m1_1843_735#" -1022.83
cap "mux_8bit_1/mux_one_7/sel" "a_678_748#" 58.7
cap "mux_8bit_1/mux_one_6/inv2_2/GND!" "a_678_748#" 63.013
cap "mux_8bit_1/mux_one_7/2mux_nr_0/Vdd!" "a_678_748#" 58.7
cap "staticizer_2/staticizer_one_6/GND!" "a_678_748#" 4.329
cap "staticizer_2/staticizer_one_6/GND!" "staticizer_2/staticizer_one_6/c" 7.10543e-15
cap "a_678_748#" "mux_8bit_1/mux_one_7/GND!" 58.7
cap "reg_5/reg_one_1/r0" "mux_8bit_1/mux_one_7/GND!" 101.9
cap "mux_8bit_1/mux_one_6/inv2_1/GND!" "a_678_748#" -6.916
cap "reg_5/reg_one_1/r0" "a_678_748#" 47.952
cap "reg_5/Vdd!" "a_678_748#" 58.7
cap "reg_5/port61" "reg_5/reg_one_1/GND!" 1.628
cap "reg_5/r1" "reg_5/reg_one_0/GND!" 1.77636e-15
cap "reg_5/r1" "a_678_748#" 58.7
cap "reg_5/port61" "reg_5/reg_one_0/w" 5.072
cap "reg_5/port61" "a_678_748#" 73.199
cap "a_678_748#" "reg_5/reg_one_1/GND!" 111.819
cap "reg_5/reg_one_0/w" "reg_5/reg_one_0/GND!" -1.42109e-14
cap "reg_5/port61" "reg_6/Vdd!" 58.7
cap "a_678_748#" "reg_6/Vdd!" 58.7
cap "reg_5/port60" "reg_6/r1" 18.895
cap "reg_6/reg_one_1/r0" "reg_5/port60" 13.276
cap "reg_5/port60" "reg_6/reg_one_1/tmp" 0.74
cap "a_678_748#" "reg_5/port61" -17.146
cap "reg_6/reg_one_1/port1" "reg_5/port60" 1.375
cap "reg_6/reg_one_1/GND!" "reg_5/port60" 128.332
cap "reg_5/port61" "reg_6/r1" 58.7
cap "a_678_748#" "reg_6/r1" 58.7
cap "reg_5/reg_one_0/w" "reg_5/port61" 69.0435
cap "reg_5/port60" "reg_6/reg_one_1/a_21_n13#" 0.99
cap "reg_5/port60" "reg_6/Vdd!" 18.895
cap "reg_5/reg_one_0/w" "a_678_748#" 58.7
cap "reg_6/reg_one_1/r0" "reg_5/port61" 19.78
cap "reg_5/port60" "reg_6/reg_one_1/r1" 2.104
cap "reg_6/reg_one_1/r0" "a_678_748#" 47.952
cap "reg_6/reg_one_1/tmp" "reg_5/port60" 0.74
cap "reg_5/port60" "reg_6/reg_one_1/a_4_n13#" 1.371
cap "reg_6/reg_one_1/port1" "a_678_748#" 68.579
cap "reg_5/reg_one_1/GND!" "reg_5/port60" 10.19
cap "reg_6/reg_one_1/GND!" "reg_5/port61" 58.7
cap "reg_5/reg_one_1/GND!" "reg_5/port61" 1.628
cap "reg_6/reg_one_1/GND!" "a_678_748#" 106.485
cap "reg_5/reg_one_1/GND!" "a_678_748#" -2.667
subcap "m1_2132_731#" -30.166
cap "reg_6/reg_one_1/GND!" "a_2406_818#" 1.524
cap "mux_8bit_2/mux_one_7/sel" "a_2764_743#" 58.7
cap "a_2406_818#" "mux_8bit_2/mux_one_6/inv2_2/out" 4.993
cap "mux_8bit_2/mux_one_7/sel" "a_2406_818#" 30.82
cap "reg_6/port61" "reg_6/reg_one_1/GND!" 4.295
cap "reg_6/reg_one_0/w" "reg_6/reg_one_0/GND!" 2.84217e-14
cap "reg_6/port61" "mux_8bit_2/mux_one_7/sel" 58.7
cap "reg_6/reg_one_0/w" "a_2764_743#" 58.7
cap "reg_6/reg_one_0/w" "a_2406_818#" 30.82
cap "mux_8bit_2/out6" "a_2406_818#" 2.838
cap "reg_6/reg_one_1/GND!" "a_2406_818#" 11.668
cap "reg_6/reg_one_0/w" "reg_6/port61" 127.744
cap "mux_8bit_2/mux_one_6/inv2_1/Vdd!" "a_2406_818#" 20.417
cap "mux_8bit_2/in0_6" "a_2406_818#" 1.364
cap "a_2764_743#" "mux_8bit_2/mux_one_7/2mux_nr_0/Vdd!" 58.7
cap "a_2406_818#" "mux_8bit_2/mux_one_7/2mux_nr_0/Vdd!" 30.82
cap "reg_6/port61" "mux_8bit_2/mux_one_7/2mux_nr_0/Vdd!" 58.7
cap "reg_6/port60" "a_2406_818#" 1.034
cap "mux_8bit_2/mux_one_6/inv2_2/GND!" "a_2406_818#" 31.677
cap "reg_6/port61" "mux_8bit_2/mux_one_6/inv2_2/GND!" 63.013
cap "reg_7/r1" "reg_7/reg_one_0/GND!" 1.77636e-15
cap "reg_7/port61" "reg_7/reg_one_1/GND!" 1.628
cap "reg_7/reg_one_1/a_4_n13#" "a_2406_818#" 1.371
cap "a_2406_818#" "reg_7/reg_one_1/tmp" 0.74
cap "reg_7/Vdd!" "a_678_748#" 58.7
cap "a_2406_818#" "reg_7/Vdd!" 30.82
cap "a_2764_743#" "reg_7/Vdd!" 58.7
cap "a_2406_818#" "reg_7/reg_one_1/r1" 2.104
cap "reg_7/port61" "reg_7/reg_one_0/w" 5.072
cap "reg_7/r1" "a_678_748#" 58.7
cap "a_2406_818#" "reg_7/r1" 30.82
cap "a_2406_818#" "reg_7/reg_one_1/tmp" 0.74
cap "a_2764_743#" "reg_7/r1" 58.7
cap "reg_7/reg_one_1/r0" "a_678_748#" 47.952
cap "a_2406_818#" "reg_7/reg_one_1/r0" 13.276
cap "a_2764_743#" "reg_7/reg_one_1/r0" 19.78
cap "a_678_748#" "reg_7/reg_one_1/GND!" 111.819
cap "a_2406_818#" "reg_7/reg_one_1/GND!" 152.12
cap "a_2764_743#" "reg_7/reg_one_1/GND!" 58.7
cap "mux_8bit_2/mux_one_7/GND!" "a_678_748#" 58.7
cap "a_2406_818#" "mux_8bit_2/mux_one_7/GND!" 30.82
cap "a_2764_743#" "mux_8bit_2/mux_one_7/GND!" 58.7
cap "reg_7/reg_one_1/r0" "mux_8bit_2/mux_one_7/GND!" 101.9
cap "mux_8bit_2/mux_one_6/inv2_1/GND!" "a_678_748#" -6.916
cap "a_2406_818#" "reg_7/reg_one_1/a_21_n13#" 0.99
cap "reg_7/port60" "a_2406_818#" 0.957
cap "mux_8bit_2/mux_one_6/inv2_1/GND!" "a_2406_818#" 9.45
cap "reg_7/port61" "a_678_748#" 73.199
cap "reg_7/port61" "a_2406_818#" 1.375
subcap "a_2406_642#" -546.587
cap "a_678_748#" "reg_7/reg_one_1/GND!" -2.667
cap "reg_7/port61" "addsub_2/sub" 11.825
cap "reg_7/port61" "addsub_2/xor_7/GND!" 11.825
cap "a_678_748#" "addsub_2/sub" 11.825
cap "addsub_2/xor_7/GND!" "a_678_748#" 11.825
cap "addsub_2/a7" "addsub_2/Vdd!" 76.9567
cap "addsub_2/addsub_one_7/Vdd!" "addsub_2/a7" 23.511
cap "reg_7/port60" "reg_7/reg_one_0/w" 30.82
cap "reg_7/port61" "a_678_748#" -17.146
cap "reg_7/port61" "addsub_2/Vdd!" 11.825
cap "reg_7/port60" "reg_7/reg_one_1/GND!" 5.246
cap "reg_7/port60" "reg_7/reg_one_1/GND!" -1.143
cap "reg_7/port61" "reg_7/reg_one_0/w" 127.744
cap "reg_7/port60" "addsub_2/sub" 26.4723
cap "addsub_2/Vdd!" "a_678_748#" 11.825
cap "a_678_748#" "reg_7/reg_one_0/w" 58.7
cap "reg_7/port60" "addsub_2/xor_7/GND!" 11.081
cap "reg_7/port61" "reg_7/reg_one_1/GND!" 1.628
cap "addsub_2/xor_7/a_61_n1#" "addsub_2/a7" 70.9253
cap "a_678_748#" "addsub_2/GND!" 52.91
cap "a_678_748#" "addsub_2/addsub_one_7/Vdd!" -4.455
cap "a_678_748#" "addsub_2/c7" 19.952
cap "a_2764_743#" "addsub_2/GND!" 45.221
cap "a_2764_743#" "addsub_2/addsub_one_7/Vdd!" -4.455
cap "addsub_2/c7" "a_2764_743#" 2.474
cap "a_678_748#" "addsub_2/addsub_one_6/Vdd!" 13.563
cap "a_678_748#" "latch_6/Vdd!" 58.7
cap "a_2764_743#" "latch_6/latch_one_6/c" 58.7
cap "a_2764_743#" "staticizer_3/staticizer_one_6/c" 58.7
cap "a_678_748#" "staticizer_3/Vdd!" 58.7
cap "a_678_748#" "staticizer_3/staticizer_one_6/GND!" 181.284
cap "a_678_748#" "latch_6/latch_one_6/c" 81.378
cap "a_678_748#" "staticizer_3/staticizer_one_6/c" 76.935
cap "a_2764_743#" "latch_6/Vdd!" 58.7
cap "a_2764_743#" "staticizer_3/Vdd!" 58.7
cap "latch_6/latch_one_6/c" "staticizer_3/Vdd!" 1073
cap "a_2764_743#" "staticizer_3/staticizer_one_6/GND!" 117.4
cap "staticizer_3/staticizer_one_6/GND!" "latch_6/latch_one_6/c" 13.8522
cap "a_678_748#" "staticizer_3/staticizer_one_6/GND!" 7.845
cap "latch_7/latch_one_6/c" "staticizer_4/Vdd!" 1073
cap "a_2764_743#" "latch_7/Vdd!" 58.7
cap "latch_7/latch_one_6/GND!" "latch_7/latch_one_6/c" 13.8522
cap "latch_7/Vdd!" "a_678_748#" 134.125
cap "a_2764_743#" "staticizer_4/Vdd!" 58.7
cap "a_2764_743#" "latch_7/latch_one_6/GND!" 77.41
cap "a_2764_743#" "latch_7/latch_one_6/c" 58.7
cap "staticizer_4/staticizer_one_6/GND!" "a_2764_743#" 10.978
cap "latch_8/Vdd!" "a_2764_743#" 214.6
cap "staticizer_4/staticizer_one_6/c" "a_2764_743#" 58.7
cap "latch_8/latch_one_6/c" "staticizer_5/Vdd!" 1073
cap "latch_8/latch_one_6/c" "latch_8/latch_one_6/GND!" 13.8522
cap "latch_4/latch_one_6/c" "staticizer_1/staticizer_one_6/GND!" 8.88178e-16
cap "staticizer_1/staticizer_one_6/a_60_n45#" "staticizer_1/staticizer_one_6/Vdd!" -1.13687e-13
cap "staticizer_1/staticizer_one_6/a_60_n45#" "latch_4/out6" 57.7175
cap "staticizer_1/staticizer_one_6/Vdd!" "latch_4/out6" 73.522
cap "staticizer_1/staticizer_one_6/a_60_n45#" "staticizer_1/staticizer_one_6/GND!" 2.84217e-14
cap "staticizer_1/staticizer_one_6/Vdd!" "latch_4/latch_one_6/c" 1073
cap "latch_4/out6" "staticizer_1/staticizer_one_6/GND!" 18.828
cap "latch_4/latch_one_6/c" "latch_4/out6" 0.492
subcap "a_109_744#" -117.546
subcap "data_in6" -11.58
subcap "rx6" -1852.52
cap "latch_0/in6" "latch_0/latch_one_6/Vdd!" 67.0625
cap "latch_0/latch_one_6/c" "latch_0/latch_one_6/GND!" 2.84217e-14
cap "latch_0/in6" "latch_0/latch_one_6/a_n5_n54#" 32.9814
cap "latch_4/in6" "latch_4/latch_one_6/a_n5_n54#" 69.3743
cap "latch_0/latch_one_6/GND!" "latch_0/latch_one_6/Vdd!" 2.27374e-13
cap "latch_0/latch_one_6/a_n5_n54#" "latch_0/latch_one_6/GND!" 5.68434e-14
cap "latch_0/out6" "latch_0/latch_one_6/GND!" 18.828
cap "latch_0/latch_one_6/c" "latch_0/latch_one_6/Vdd!" 1073
cap "staticizer_0/staticizer_one_6/a_60_n45#" "latch_0/latch_one_6/Vdd!" -4.648
cap "latch_4/in6" "latch_4/latch_one_6/Vdd!" 228.012
cap "latch_0/latch_one_6/a_n5_n54#" "latch_0/latch_one_6/Vdd!" 1.13687e-13
cap "latch_0/out6" "staticizer_0/staticizer_one_6/a_60_n45#" 57.7175
cap "latch_0/latch_one_6/c" "latch_0/out6" 0.492
cap "latch_0/out6" "latch_0/latch_one_6/Vdd!" 73.522
subcap "m1_160_769#" -2625.6
cap "staticizer_0/staticizer_one_6/Vdd!" "staticizer_0/staticizer_one_6/a_60_n45#" -2.744
cap "latch_0/out6" "staticizer_0/staticizer_one_6/a_60_n45#" 31.249
cap "latch_0/out6" "staticizer_0/staticizer_one_6/Vdd!" 35.354
cap "latch_0/out6" "shift_0/a6" 58.7
cap "latch_0/out6" "shift_0/shift_one_6/Vdd!" 8.24
cap "latch_0/out6" "shift_0/shift_one_6/ad" 58.7
cap "latch_0/out6" "staticizer_0/staticizer_one_6/GND!" 6.22
cap "m1_160_769#" "shift_0/u" 58.7
cap "shift_0/shift_one_6/Vdd!" "m1_160_769#" 91.858
cap "shift_0/GND!" "m1_160_769#" 58.7
cap "shift_0/shift_one_6/m1_n60_n65#" "m1_160_769#" 11.825
cap "shift_0/shift_one_6/inv_2/out" "m1_160_769#" 25.522
cap "shift_0/shift_one_6/inv_3/GND!" "m1_160_769#" 21.418
cap "m1_160_769#" "shift_0/Vdd!" 58.7
subcap "a_373_740#" -159.568
cap "m1_160_769#" "latch_3/latch_one_6/a_12_n54#" 4.95
cap "shift_0/shift_one_6/inv_3/in" "m1_160_769#" 8.599
cap "latch_3/latch_one_6/Vdd!" "m1_160_769#" 64.715
cap "latch_3/latch_one_6/a_n5_n54#" "m1_160_769#" 30.853
cap "latch_3/in6" "latch_3/latch_one_6/GND!" 6.956
cap "latch_3/GND!" "m1_160_769#" 58.7
cap "m1_160_769#" "shift_0/shift_one_6/inv_3/GND!" 3.152
cap "m1_160_769#" "latch_3/latch_one_6/c" 1.248
cap "shift_0/shift_one_6/inv_3/in" "latch_3/in6" 57.7175
cap "shift_0/shift_one_6/s" "m1_160_769#" 58.7
cap "latch_3/latch_one_6/a_n5_n54#" "latch_3/in6" 57.7175
cap "latch_3/latch_one_6/Vdd!" "latch_3/in6" 9.594
cap "shift_0/shift_one_6/inv_3/in" "latch_3/latch_one_6/Vdd!" 46.174
cap "shift_0/shift_one_6/inv_3/Vdd!" "m1_160_769#" 72.651
cap "m1_160_769#" "latch_3/latch_one_6/GND!" 7.989
cap "latch_3/latch_one_6/a_n5_n54#" "latch_3/latch_one_6/Vdd!" -2.27374e-13
cap "m1_160_769#" "latch_3/in6" 2.184
cap "fblock_0/g3" "fblock_0/b6" 140.424
cap "latch_3/out6" "fblock_0/fblock_one_6/2mux_nr_2/GND!" 14.88
cap "fblock_0/g3" "latch_3/out6" 58.7
cap "fblock_0/b6" "fblock_0/g2" 58.7
cap "latch_3/out6" "fblock_0/g2" 58.7
cap "latch_3/out6" "fblock_0/a6" 4.948
cap "fblock_0/fblock_one_6/2mux_nr_2/in1" "fblock_0/a6" 5.115
cap "fblock_0/b6" "fblock_0/fblock_one_6/2mux_nr_0/Vdd!" 11.239
cap "latch_3/out6" "fblock_0/fblock_one_6/inv_0/in" 19.302
cap "fblock_0/fblock_one_6/2mux_nr_0/GND!" "fblock_0/a6" 114.873
cap "fblock_0/a6" "fblock_0/fblock_one_6/2mux_nr_2/GND!" 0.814
cap "fblock_0/g3" "fblock_0/a6" 301.374
cap "fblock_0/g2" "fblock_0/a6" 58.7
cap "fblock_0/fblock_one_6/2mux_nr_2/in0" "latch_3/out6" 7.975
cap "fblock_0/fblock_one_6/2mux_nr_2/Vdd!" "fblock_0/a6" 82.685
cap "fblock_0/fblock_one_6/inv_0/in" "fblock_0/a6" 9.081
cap "fblock_0/fblock_one_6/2mux_nr_2/a_n17_n11#" "latch_3/out6" 14.683
cap "latch_3/out6" "latch_3/latch_one_6/Vdd!" 0.959
cap "fblock_0/fblock_one_6/2mux_nr_0/a_n17_n11#" "fblock_0/b6" 33.597
cap "fblock_0/fblock_one_6/2mux_nr_2/in1" "fblock_0/b6" 11.825
cap "fblock_0/fblock_one_6/2mux_nr_2/in1" "latch_3/out6" 9.35
cap "latch_3/latch_one_6/a_12_n54#" "latch_3/latch_one_6/Vdd!" 2.84217e-14
cap "fblock_0/fblock_one_6/2mux_nr_2/in0" "fblock_0/a6" 4.389
cap "fblock_0/fblock_one_6/2mux_nr_2/GND!" "latch_3/out6" 3.663
cap "fblock_0/b6" "fblock_0/fblock_one_6/2mux_nr_0/in1" 4.95
cap "fblock_0/fblock_one_6/2mux_nr_2/a_n17_n11#" "fblock_0/fblock_one_6/2mux_nr_2/GND!" 2.84217e-14
cap "fblock_0/fblock_one_6/2mux_nr_2/a_n17_n11#" "fblock_0/a6" 11.004
cap "fblock_0/b6" "fblock_0/fblock_one_6/2mux_nr_0/in0" 7.975
cap "fblock_0/fblock_one_6/2mux_nr_0/GND!" "latch_3/out6" 78.48
cap "latch_3/c" "latch_3/out6" 140.424
cap "latch_3/latch_one_6/GND!" "latch_3/out6" 1.209
cap "fblock_0/fblock_one_6/2mux_nr_0/GND!" "fblock_0/b6" 68.584
subcap "a_580_739#" -10.846
cap "latch_1/latch_one_6/Vdd!" "fblock_0/f6" 6.108
cap "fblock_0/Vdd!" "m1_160_769#" 58.7
cap "a_678_748#" "latch_1/GND!" 58.7
cap "fblock_0/Vdd!" "rx6" 58.7
cap "m1_160_769#" "fblock_0/f6" 18.093
cap "rx6" "fblock_0/f6" 13.492
cap "m1_160_769#" "fblock_0/fblock_one_6/2mux_nr_2/GND!" 9.958
cap "latch_1/latch_one_6/Vdd!" "m1_160_769#" 58.7
cap "latch_1/latch_one_6/Vdd!" "rx6" 103.828
cap "a_678_748#" "fblock_0/fblock_one_6/2mux_nr_1/in0" 2.75
cap "m1_160_769#" "latch_1/GND!" 58.7
cap "m1_160_769#" "latch_1/latch_one_6/GND!" 1.485
cap "rx6" "latch_1/GND!" 58.7
cap "a_678_748#" "fblock_0/fblock_one_6/f" 25.152
cap "latch_1/latch_one_6/a_12_n54#" "m1_160_769#" 9.731
cap "a_678_748#" "fblock_0/fblock_one_6/2mux_nr_2/in0" 11.825
cap "a_678_748#" "fblock_0/g0" 58.7
cap "latch_1/latch_one_6/a_n5_n54#" "fblock_0/f6" 57.7175
cap "rx6" "fblock_0/fblock_one_6/f" 85.724
cap "a_678_748#" "fblock_0/fblock_one_6/2mux_nr_1/in1" 4.95
cap "fblock_0/fblock_one_6/2mux_nr_1/a_n17_n11#" "a_678_748#" 31.949
cap "m1_160_769#" "fblock_0/g0" 58.7
cap "rx6" "fblock_0/g0" 58.7
cap "m1_160_769#" "latch_1/latch_one_6/GND!" 0.762
cap "m1_160_769#" "latch_1/latch_one_6/a_n5_n54#" 43.4
cap "rx6" "latch_1/latch_one_6/a_n5_n54#" 7.807
cap "fblock_0/f6" "latch_1/latch_one_6/GND!" 12.326
cap "a_678_748#" "fblock_0/g1" 58.7
cap "m1_160_769#" "fblock_0/fblock_one_6/inv_0/in" 4.123
cap "fblock_0/fblock_one_6/inv_0/GND!" "m1_160_769#" 11.019
cap "rx6" "fblock_0/fblock_one_6/inv_0/in" 2.844
cap "a_678_748#" "fblock_0/Vdd!" 58.7
cap "latch_1/latch_one_6/c" "m1_160_769#" 4.324
cap "fblock_0/fblock_one_6/2mux_nr_1/s" "a_678_748#" 16.386
cap "m1_160_769#" "latch_1/latch_one_6/GND!" 7.31
cap "fblock_0/Vdd!" "fblock_0/f6" 12.684
cap "a_678_748#" "fblock_0/fblock_one_6/2mux_nr_1/GND!" 24.128
cap "m1_160_769#" "fblock_0/g1" 58.7
cap "rx6" "fblock_0/g1" 58.7
cap "a_678_748#" "latch_1/latch_one_6/Vdd!" 58.7
cap "fblock_0/Vdd!" "latch_1/latch_one_6/Vdd!" 1341.25
subcap "a_678_748#" -2535.49
cap "addsub_0/xor_6/Vdd!" "rx6" 8.496
cap "latch_1/out6" "latch_1/latch_one_6/GND!" 3.821
cap "latch_1/out6" "addsub_0/xor_6/GND!" 11.825
cap "rx6" "latch_1/out6" 9.182
cap "latch_1/out6" "latch_1/c" 140.424
cap "rx6" "latch_1/latch_one_6/Vdd!" -1.405
cap "addsub_0/xor_6/a_100_n42#" "addsub_0/b6" 0.707
cap "rx6" "latch_1/latch_one_6/a_n5_n54#" 4.948
cap "rx6" "addsub_0/xor_6/b" 11.825
cap "addsub_0/xor_6/a_61_n31#" "addsub_0/b6" 7.218
cap "latch_1/out6" "latch_1/latch_one_6/GND!" 1.371
cap "rx6" "latch_1/latch_one_6/Vdd!" -4.367
cap "latch_1/latch_one_6/c" "latch_1/out6" 4.208
cap "addsub_0/b6" "addsub_0/xor_6/b" 15.993
cap "rx6" "addsub_0/xor_6/GND!" 24.038
cap "rx6" "latch_1/latch_one_6/a_12_n54#" 4.948
cap "rx6" "latch_1/c" 58.7
cap "addsub_0/xor_6/a_89_n31#" "addsub_0/b6" 3.068
cap "latch_1/latch_one_6/a_30_n54#" "latch_1/out6" 1.524
cap "addsub_0/b6" "addsub_0/xor_6/GND!" 173.474
cap "addsub_0/xor_6/out" "addsub_0/b6" 31.486
cap "addsub_0/xor_6/a_69_n42#" "addsub_0/b6" 2.457
cap "latch_1/c" "addsub_0/b6" 58.7
cap "rx6" "latch_1/latch_one_6/a_30_n35#" 4.828
cap "latch_1/out6" "latch_1/latch_one_6/Vdd!" 1.221
cap "latch_1/out6" "latch_1/latch_one_6/a_n5_n54#" 15.975
cap "rx6" "addsub_0/b6" 2.764
cap "latch_1/out6" "addsub_0/xor_6/b" 11.825
cap "addsub_0/addsub_one_6/a_35_n41#" "addsub_0/addsub_one_6/GND!" 2.27374e-13
cap "addsub_0/a6" "addsub_0/addsub_one_6/a_89_9#" 4.7
cap "addsub_0/a6" "addsub_0/xor_6/a_61_n1#" 141.539
cap "addsub_0/a6" "addsub_0/xor_6/a_89_n31#" 2.424
cap "addsub_0/a6" "addsub_0/addsub_one_6/Vdd!" 189.896
cap "addsub_0/addsub_one_6/a_35_n41#" "m1_160_769#" 69.173
cap "addsub_0/addsub_one_6/GND!" "m1_160_769#" 18.211
cap "addsub_0/a6" "addsub_0/addsub_one_6/GND!" 5.439
cap "addsub_0/addsub_one_6/a_89_n41#" "addsub_0/a6" 2.35
cap "addsub_0/a6" "addsub_0/xor_6/a" 2.424
cap "addsub_0/a6" "addsub_0/xor_6/b" 2.424
cap "addsub_0/a6" "addsub_0/addsub_one_6/b" 98.187
cap "addsub_0/addsub_one_6/Vdd!" "m1_160_769#" 50.747
cap "addsub_0/a6" "addsub_0/addsub_one_6/a_78_n41#" 11.825
cap "addsub_0/a6" "addsub_0/xor_6/a_61_n31#" 2.424
cap "addsub_0/a6" "addsub_0/addsub_one_6/a_35_n41#" 19.78
cap "addsub_0/a6" "addsub_0/addsub_one_6/GND!" 20.114
cap "addsub_0/addsub_one_6/GND!" "m1_160_769#" 6.918
subcap "a_841_745#" -42.234
cap "latch_2/out6" "latch_2/latch_one_6/a_12_n54#" 12.473
cap "rx6" "latch_2/latch_one_6/a_12_n54#" 37.778
cap "latch_2/out6" "latch_2/latch_one_6/a_n5_n54#" 12.196
cap "latch_2/latch_one_6/a_n5_n54#" "rx6" 6.195
cap "rx6" "latch_2/latch_one_6/Vdd!" 116.636
cap "latch_2/out6" "latch_2/latch_one_6/Vdd!" 59.921
cap "latch_2/out6" "addsub_0/addsub_one_6/a_35_n41#" -1.814
cap "latch_2/out6" "latch_2/latch_one_6/a_30_n54#" 2.592
cap "latch_2/out6" "addsub_0/s6" 4.948
cap "rx6" "addsub_0/s6" 3.468
cap "latch_2/out6" "latch_2/latch_one_6/c" 9.896
cap "rx6" "latch_2/latch_one_6/c" 2.844
cap "latch_2/out6" "addsub_0/addsub_one_6/GND!" 7.422
cap "rx6" "addsub_0/addsub_one_6/GND!" 5.148
cap "rx6" "addsub_0/GND!" 11.825
cap "latch_2/out6" "addsub_0/GND!" 11.825
cap "rx6" "latch_2/latch_one_6/a_30_n35#" 1.524
cap "latch_2/out6" "addsub_0/addsub_one_6/GND!" 3.399
cap "addsub_0/addsub_one_6/GND!" "rx6" 7.942
cap "rx6" "reg_0/r0" 19.78
cap "latch_2/out6" "reg_0/r0" 217.183
cap "latch_2/out6" "rx6" 4.341
cap "latch_2/latch_one_6/a_n5_n54#" "addsub_0/s6" 57.7175
cap "addsub_0/s6" "latch_2/latch_one_6/Vdd!" 19.399
cap "latch_2/out6" "latch_2/latch_one_6/GND!" 31.533
cap "latch_2/out6" "latch_2/GND!" 58.7
cap "latch_2/GND!" "rx6" 58.7
cap "latch_2/c" "rx6" 58.7
cap "latch_2/out6" "latch_2/c" 717.161
cap "addsub_0/s6" "addsub_0/GND!" 76.9567
cap "addsub_0/addsub_one_6/b" "rx6" -2.068
cap "reg_0/reg_one_1/a_16_27#" "m1_160_769#" 8.46
cap "reg_0/reg_one_1/tmp" "m1_160_769#" 4.389
cap "reg_0/reg_one_1/tmp" "reg_0/port60" 4.948
cap "reg_0/reg_one_1/GND!" "m1_160_769#" 6.428
cap "reg_0/r0" "reg_0/in6" -5.072
cap "reg_0/r0" "reg_0/port60" -7.416
cap "reg_0/reg_one_1/w" "m1_160_769#" 4.382
cap "reg_0/GND!" "reg_0/port60" 58.7
cap "reg_0/in6" "m1_160_769#" 14.786
cap "reg_0/reg_one_1/r1" "reg_0/port60" 70.642
cap "reg_0/w" "m1_160_769#" 58.7
cap "reg_0/reg_one_1/GND!" "reg_0/port60" 98.138
cap "reg_0/reg_one_1/a_33_32#" "m1_160_769#" 64.099
cap "reg_0/reg_one_1/Vdd!" "m1_160_769#" 165.183
cap "reg_0/reg_one_1/tmp" "m1_160_769#" 4.324
cap "reg_0/reg_one_1/a_4_n13#" "reg_0/port60" 24.041
cap "reg_0/w" "reg_0/port60" 434.25
cap "reg_0/port60" "reg_0/reg_one_1/a_21_n13#" 20.118
cap "reg_0/r0" "m1_160_769#" -7.416
cap "reg_0/GND!" "m1_160_769#" 58.7
cap "reg_0/reg_one_1/r1" "m1_160_769#" 58.7
cap "reg_0/port60" "reg_0/reg_one_1/Vdd!" 136.941
cap "m1_160_769#" "reg_1/r0" 63.6875
cap "reg_1/reg_one_1/r0" "reg_1/port60" 1.364
cap "reg_1/reg_one_1/tmp" "reg_1/port60" 7.096
cap "reg_1/reg_one_1/w" "reg_1/in6" 4.382
cap "reg_1/reg_one_1/tmp" "reg_1/in6" 4.324
cap "reg_1/port60" "reg_1/reg_one_1/port1" 3.85
cap "reg_1/w" "reg_1/port60" 125.762
cap "reg_1/reg_one_1/Vdd!" "reg_1/port60" 75.004
cap "reg_1/w" "reg_1/in6" 58.7
cap "reg_1/reg_one_1/a_16_27#" "reg_1/in6" 8.46
cap "reg_1/reg_one_1/Vdd!" "reg_1/in6" 165.183
cap "reg_1/reg_one_1/GND!" "reg_1/port60" 98.138
cap "reg_1/r0" "reg_1/port60" 19.78
cap "reg_1/reg_one_1/GND!" "reg_1/in6" 6.428
cap "reg_1/port60" "reg_1/GND!" 58.7
cap "reg_1/reg_one_1/r1" "reg_1/reg_one_1/GND!" 7.10543e-15
cap "reg_1/reg_one_1/a_33_32#" "reg_1/in6" 64.099
cap "reg_1/r0" "reg_1/in6" 89.8075
cap "reg_1/in6" "reg_1/GND!" 58.7
cap "reg_1/port60" "reg_1/reg_one_1/GND!" 4.41
cap "reg_1/port60" "reg_1/reg_one_1/a_21_n13#" 2.238
cap "reg_1/reg_one_1/tmp" "reg_1/in6" 4.389
cap "reg_1/reg_one_1/a_4_n13#" "reg_1/port60" 118.494
cap "reg_1/reg_one_1/r1" "reg_1/port60" 60.064
cap "reg_1/reg_one_1/r1" "reg_1/in6" 58.7
cap "reg_2/reg_one_1/GND!" "reg_2/reg_one_1/r1" 7.10543e-15
cap "reg_1/port60" "reg_2/reg_one_1/GND!" 4.41
cap "reg_2/reg_one_1/Vdd!" "reg_1/port60" 75.004
cap "reg_2/reg_one_1/w" "reg_2/in6" 4.382
cap "reg_2/reg_one_1/a_33_32#" "reg_2/in6" 64.099
cap "reg_2/reg_one_1/r0" "reg_1/port60" 1.364
cap "reg_2/in6" "reg_2/reg_one_1/tmp" 4.389
cap "reg_2/reg_one_1/a_16_27#" "reg_2/in6" 8.46
cap "reg_2/reg_one_1/Vdd!" "reg_2/in6" 165.183
cap "reg_2/reg_one_1/a_21_n13#" "reg_1/port60" 2.238
cap "reg_2/reg_one_1/tmp" "reg_1/port60" 7.096
cap "reg_1/port60" "reg_2/reg_one_1/a_4_n13#" 118.494
cap "reg_2/reg_one_1/tmp" "reg_2/in6" 4.324
cap "reg_2/reg_one_1/port1" "reg_1/port60" 3.85
cap "reg_2/w" "reg_1/port60" 92.2312
cap "reg_1/port60" "reg_2/r0" 19.78
cap "reg_1/port60" "reg_2/reg_one_1/r1" 60.064
cap "reg_2/GND!" "reg_1/port60" 58.7
cap "reg_2/reg_one_1/GND!" "reg_1/port60" 52.283
cap "reg_2/w" "reg_2/in6" 58.7
cap "reg_2/r0" "reg_2/in6" 153.495
cap "reg_2/in6" "reg_2/reg_one_1/r1" 58.7
cap "reg_2/GND!" "reg_2/in6" 58.7
cap "reg_2/reg_one_1/GND!" "reg_2/in6" 6.428
cap "reg_3/reg_one_1/r0" "reg_2/port60" 1.364
cap "reg_3/in6" "reg_3/reg_one_1/tmp" 1.248
cap "reg_3/in6" "reg_3/reg_one_1/a_33_32#" 37.723
cap "reg_3/reg_one_1/GND!" "reg_2/port60" 4.36
cap "reg_3/reg_one_1/GND!" "reg_3/in6" 17.683
cap "reg_2/port60" "reg_2/reg_one_1/GND!" 45.855
cap "reg_2/port60" "reg_3/reg_one_1/a_4_n13#" 118.494
cap "reg_2/port60" "reg_3/reg_one_1/Vdd!" 74.473
cap "reg_3/reg_one_1/w" "reg_3/in6" 1.248
cap "reg_3/in6" "reg_3/reg_one_1/tmp" 6.6
cap "reg_2/port60" "reg_3/reg_one_1/port1" 3.85
cap "reg_3/reg_one_1/r1" "reg_2/port60" 60.064
cap "reg_3/reg_one_1/GND!" "reg_3/reg_one_1/r1" 7.10543e-15
cap "reg_3/reg_one_1/a_21_n13#" "reg_2/port60" 2.238
cap "reg_3/in6" "reg_3/reg_one_1/Vdd!" 76.383
cap "reg_3/r0" "reg_2/port60" 19.78
cap "reg_3/reg_one_1/GND!" "reg_2/port60" 3.132
cap "reg_3/reg_one_1/r1" "reg_3/in6" 58.7
cap "reg_3/GND!" "reg_2/port60" 58.7
cap "reg_3/in6" "reg_3/reg_one_1/a_16_27#" 4.95
cap "reg_2/port60" "reg_3/reg_one_1/tmp" 7.096
cap "reg_3/port60" "reg_2/port60" 7.59
cap "reg_3/r0" "reg_3/in6" 153.495
cap "reg_2/w" "reg_2/port60" 33.5312
cap "reg_3/reg_one_1/GND!" "reg_3/in6" 3.132
cap "reg_3/GND!" "reg_3/in6" 58.7
subcap "m1_1343_735#" -552.01
cap "mux_8bit_0/in1_6" "reg_3/reg_one_1/a_33_32#" -4.455
cap "reg_3/port60" "reg_3/reg_one_1/Vdd!" -2.898
cap "mux_8bit_0/in1_6" "mux_8bit_0/mux_one_6/GND!" 15.908
cap "reg_3/reg_one_1/GND!" "mux_8bit_0/in1_6" -8.24
cap "reg_3/reg_one_1/GND!" "reg_3/reg_one_1/GND!" 8.88178e-16
cap "mux_8bit_0/in0_6" "mux_8bit_0/out6" 30.603
cap "reg_3/reg_one_1/GND!" "reg_3/port60" 83.47
cap "mux_8bit_0/in1_6" "mux_8bit_0/mux_one_6/sel" 63.256
cap "mux_8bit_0/in1_6" "reg_3/reg_one_1/GND!" -2.948
cap "reg_3/port60" "reg_3/reg_one_1/GND!" -3.379
cap "mux_8bit_0/in1_6" "reg_3/reg_one_1/w" 58.7
cap "mux_8bit_0/in1_6" "mux_8bit_0/mux_one_6/Vdd!" 98.617
cap "mux_8bit_0/in0_6" "mux_8bit_0/mux_one_6/GND!" 1.181
cap "reg_3/reg_one_1/w" "reg_3/port60" 125.762
cap "mux_8bit_0/in1_6" "mux_8bit_0/mux_one_6/2mux_nr_0/a_n17_n11#" 36.092
cap "mux_8bit_0/in0_6" "mux_8bit_0/mux_one_6/sel" 58.7
cap "mux_8bit_0/mux_one_6/GND!" "mux_8bit_0/mux_one_6/inv2_0/out" 1.42109e-14
cap "mux_8bit_0/in0_6" "mux_8bit_0/mux_one_6/Vdd!" 78.896
cap "mux_8bit_0/mux_one_6/inv2_1/in" "mux_8bit_0/in0_6" 19.462
cap "reg_3/reg_one_1/GND!" "reg_3/reg_one_1/Vdd!" -7.10543e-15
cap "mux_8bit_0/mux_one_6/inv2_2/out" "mux_8bit_0/in0_6" 29.025
cap "mux_8bit_0/in1_6" "mux_8bit_0/mux_one_6/inv2_0/out" 18.535
cap "mux_8bit_0/mux_one_6/inv2_2/GND!" "mux_8bit_0/in0_6" 11.098
cap "mux_8bit_0/in1_6" "reg_3/reg_one_1/Vdd!" -2.948
cap "m1_160_769#" "reg_4/reg_one_1/GND!" 134.305
cap "reg_4/reg_one_1/r1" "m1_1343_735#" 59.948
cap "reg_4/reg_one_1/w" "m1_160_769#" 5.064
cap "m1_160_769#" "reg_4/reg_one_1/r1" 58.7
cap "reg_4/in6" "reg_4/r0" 37.21
cap "m1_160_769#" "reg_4/reg_one_1/a_16_27#" 7.71
cap "m1_160_769#" "mux_8bit_0/mux_one_6/2mux_nr_0/s" 4.948
cap "reg_4/in6" "mux_8bit_0/mux_one_6/GND!" 86.5763
cap "mux_8bit_0/mux_one_6/GND!" "reg_4/r0" 165.587
cap "m1_1343_735#" "reg_4/r0" 19.78
cap "reg_4/GND!" "m1_1343_735#" 58.7
cap "m1_160_769#" "reg_4/in6" 2.844
cap "m1_160_769#" "reg_4/r0" 19.78
cap "reg_4/GND!" "m1_160_769#" 58.7
cap "reg_4/port60" "m1_1343_735#" 8.162
cap "mux_8bit_0/mux_one_6/GND!" "m1_1343_735#" 65.42
cap "m1_1343_735#" "mux_8bit_0/mux_one_6/inv2_1/in" -1.132
cap "reg_4/reg_one_1/a_4_n13#" "m1_1343_735#" 47.175
cap "m1_160_769#" "mux_8bit_0/mux_one_6/GND!" 67.786
cap "reg_4/reg_one_1/GND!" "reg_4/reg_one_1/GND!" -1.628
cap "reg_4/reg_one_1/port1" "m1_1343_735#" 4.95
cap "mux_8bit_0/mux_one_6/2mux_nr_0/a_n17_n11#" "mux_8bit_0/mux_one_6/GND!" 3.55271e-15
cap "reg_4/reg_one_1/r0" "m1_1343_735#" 1.248
cap "m1_160_769#" "mux_8bit_0/mux_one_6/2mux_nr_0/a_n17_n11#" -5.178
cap "reg_4/reg_one_1/GND!" "m1_1343_735#" 17.814
cap "reg_4/reg_one_1/w" "reg_4/reg_one_1/GND!" -5.072
cap "reg_4/in6" "reg_4/reg_one_1/Vdd!" 16.268
cap "reg_4/reg_one_1/tmp" "m1_1343_735#" 2.496
cap "reg_4/reg_one_1/tmp" "m1_160_769#" 6.507
cap "m1_160_769#" "reg_4/reg_one_1/a_33_32#" 7.233
cap "reg_4/reg_one_1/Vdd!" "m1_1343_735#" 75.802
cap "m1_160_769#" "reg_4/reg_one_1/Vdd!" 58.7
cap "reg_4/reg_one_1/GND!" "m1_1343_735#" -0.164
subcap "a_1606_818#" -293.789
cap "addsub_1/a6" "reg_4/reg_one_1/GND!" 50.95
cap "addsub_1/a6" "addsub_1/xor_6/a_89_n31#" 2.424
cap "addsub_1/xor_6/a_61_n31#" "addsub_1/b6" -1.13687e-13
cap "addsub_1/xor_6/b" "m1_1343_735#" 7.975
cap "addsub_1/a6" "addsub_1/xor_6/a_61_n1#" 174.249
cap "reg_4/reg_one_1/Vdd!" "m1_1343_735#" -2.948
cap "addsub_1/b6" "m1_1343_735#" 7.975
cap "m1_160_769#" "reg_4/reg_one_1/GND!" -23.072
cap "reg_4/reg_one_1/w" "m1_1343_735#" 58.7
cap "m1_160_769#" "addsub_1/xor_6/a_89_n31#" 17.316
cap "addsub_1/a6" "addsub_1/addsub_one_6/Vdd!" 127.516
cap "m1_160_769#" "addsub_1/xor_6/a_61_n1#" 5.568
cap "addsub_1/xor_6/b" "addsub_1/b6" 11.5435
cap "addsub_1/a6" "addsub_1/addsub_one_6/b" 36.877
cap "addsub_1/addsub_one_6/Vdd!" "m1_160_769#" 15.72
cap "addsub_1/a6" "addsub_1/xor_6/a_61_n31#" 2.424
cap "reg_4/reg_one_1/GND!" "m1_1343_735#" -8.24
cap "m1_160_769#" "addsub_1/addsub_one_6/b" 97.913
cap "addsub_1/a6" "m1_1343_735#" -7.348
cap "addsub_1/xor_6/a_61_n31#" "m1_160_769#" 19.78
cap "reg_4/reg_one_1/Vdd!" "reg_4/reg_one_1/GND!" -7.10543e-15
cap "addsub_1/a6" "addsub_1/xor_6/b" 73.902
cap "addsub_1/a6" "addsub_1/b6" 27.728
cap "addsub_1/addsub_one_6/Vdd!" "m1_1343_735#" 11.825
cap "addsub_1/xor_6/b" "m1_160_769#" 11.825
cap "reg_4/reg_one_1/GND!" "m1_160_769#" -2.417
cap "m1_160_769#" "reg_4/reg_one_1/a_33_32#" -12.339
cap "reg_4/reg_one_1/GND!" "m1_1343_735#" -3.379
cap "m1_160_769#" "addsub_1/b6" 26.517
cap "reg_4/reg_one_1/w" "m1_160_769#" 58.7
subcap "a_1716_745#" -30.357
cap "a_2510_1893#" "addsub_1/addsub_one_6/a_89_n41#" 22.875
cap "addsub_1/addsub_one_6/b" "a_2510_1893#" 12.612
cap "addsub_1/s6" "addsub_1/GND!" 76.9567
cap "addsub_1/addsub_one_6/b" "addsub_1/addsub_one_6/GND!" -2.27374e-13
cap "addsub_1/addsub_one_6/a_78_n41#" "m1_160_769#" 35.835
cap "addsub_1/addsub_one_6/Vdd!" "m1_1343_735#" 32.72
cap "a_2510_1893#" "addsub_1/addsub_one_6/GND!" 30.928
cap "addsub_1/addsub_one_6/GND!" "m1_1343_735#" 43.659
cap "addsub_1/addsub_one_6/b" "m1_160_769#" 95.736
cap "a_2510_1893#" "addsub_1/addsub_one_6/GND!" 44.7
cap "addsub_1/addsub_one_6/GND!" "m1_1343_735#" 10.505
cap "m1_160_769#" "addsub_1/addsub_one_6/Vdd!" 3.171
cap "latch_5/latch_one_6/Vdd!" "addsub_1/s6" -12.402
cap "m1_160_769#" "addsub_1/addsub_one_6/GND!" 14.639
cap "a_2510_1893#" "addsub_1/addsub_one_6/a_72_n41#" 2.1
cap "addsub_1/a6" "a_2510_1893#" 8.408
cap "addsub_1/GND!" "m1_1343_735#" 11.825
cap "m1_160_769#" "addsub_1/addsub_one_6/GND!" 11.825
cap "a_2510_1893#" "addsub_1/addsub_one_6/a_35_n41#" 7.536
cap "addsub_1/addsub_one_6/a_35_n41#" "addsub_1/addsub_one_6/GND!" -1.13687e-13
cap "addsub_1/s6" "a_2510_1893#" 41.11
cap "addsub_1/addsub_one_6/a_35_n41#" "m1_1343_735#" 24.622
cap "addsub_1/addsub_one_6/cin" "a_2510_1893#" 8.408
cap "latch_5/latch_one_6/a_n5_n54#" "addsub_1/s6" 19.2392
cap "addsub_1/addsub_one_6/a_66_n41#" "a_2510_1893#" 2.1
cap "m1_160_769#" "addsub_1/GND!" 11.825
cap "addsub_1/addsub_one_6/a_78_n41#" "a_2510_1893#" 15.064
cap "addsub_1/addsub_one_6/a_11_n41#" "a_2510_1893#" 6.99
cap "m1_160_769#" "addsub_1/addsub_one_6/a_35_n41#" 51.712
cap "addsub_1/addsub_one_6/cin" "m1_160_769#" 1.56
subcap "a_1776_748#" -0.361
subcap "a_1716_745#" -103.553
cap "latch_5/c" "m1_160_769#" 58.7
cap "latch_5/c" "staticizer_2/staticizer_one_6/Vdd!" 1071.03
cap "m1_160_769#" "staticizer_2/c" 58.7
cap "latch_5/GND!" "staticizer_2/in6" 58.7
cap "addsub_1/s6" "staticizer_2/staticizer_one_6/Vdd!" 19.399
cap "m1_160_769#" "staticizer_2/staticizer_one_6/GND!" 58.7
cap "latch_5/latch_one_6/a_12_n54#" "staticizer_2/in6" 9.731
cap "latch_5/latch_one_6/c" "staticizer_2/in6" 8.532
cap "staticizer_2/in6" "staticizer_2/staticizer_one_6/Vdd!" 229.112
cap "staticizer_2/staticizer_one_6/Vdd!" "staticizer_2/staticizer_one_6/GND!" -0.984
cap "staticizer_2/staticizer_one_6/a_60_n45#" "staticizer_2/in6" 212.283
cap "staticizer_2/staticizer_one_6/a_60_n45#" "staticizer_2/staticizer_one_6/GND!" 8.52651e-14
cap "latch_5/c" "staticizer_2/in6" 66.65
cap "staticizer_2/staticizer_one_6/c" "staticizer_2/in6" 4.948
cap "latch_5/latch_one_6/a_n5_n54#" "addsub_1/s6" 57.7175
cap "staticizer_2/staticizer_one_6/a_77_n45#" "staticizer_2/in6" 9.998
cap "latch_5/latch_one_6/a_n5_n54#" "staticizer_2/in6" 59.375
cap "addsub_1/s6" "staticizer_2/in6" 4.324
cap "staticizer_2/in6" "staticizer_2/c" 58.7
cap "latch_5/GND!" "m1_160_769#" 58.7
cap "m1_160_769#" "staticizer_2/staticizer_one_6/Vdd!" 117.4
cap "staticizer_2/in6" "staticizer_2/staticizer_one_6/GND!" 108.547
cap "latch_5/latch_one_6/a_12_n54#" "staticizer_2/staticizer_one_6/Vdd!" 1.13687e-13
cap "staticizer_2/in6" "latch_5/latch_one_6/a_30_n54#" 1.524
cap "addsub_1/GND!" "addsub_1/s6" 19.2392
subcap "m1_1843_735#" -949.533
cap "mux_8bit_1/mux_one_6/inv2_2/GND!" "mux_8bit_1/mux_one_6/inv2_2/out" -3.55271e-15
cap "mux_8bit_1/mux_one_6/inv2_0/out" "mux_8bit_1/in1_6" 18.535
cap "mux_8bit_1/mux_one_6/GND!" "mux_8bit_1/in1_6" 15.908
cap "staticizer_2/staticizer_one_6/out" "staticizer_2/staticizer_one_6/GND!" 2.59
cap "mux_8bit_1/mux_one_6/sel" "mux_8bit_1/in1_6" 63.256
cap "mux_8bit_1/mux_one_6/inv2_1/in" "mux_8bit_1/in0_6" 4.95
cap "staticizer_2/staticizer_one_6/a_95_n45#" "staticizer_2/staticizer_one_6/out" 4.212
cap "staticizer_2/staticizer_one_6/Vdd!" "staticizer_2/staticizer_one_6/out" 11.587
cap "mux_8bit_1/mux_one_6/GND!" "mux_8bit_1/in0_6" 16.402
cap "mux_8bit_1/mux_one_6/inv2_2/GND!" "mux_8bit_1/in0_6" 2.035
cap "mux_8bit_1/mux_one_6/sel" "mux_8bit_1/in0_6" 58.7
cap "mux_8bit_1/mux_one_6/2mux_nr_0/a_n17_n11#" "mux_8bit_1/in1_6" 36.092
cap "staticizer_2/staticizer_one_6/c" "staticizer_2/staticizer_one_6/out" 3.996
cap "mux_8bit_1/mux_one_6/Vdd!" "mux_8bit_1/in1_6" 96.331
cap "staticizer_2/staticizer_one_6/a_95_n27#" "staticizer_2/staticizer_one_6/out" 5.61
cap "mux_8bit_1/mux_one_6/inv2_2/out" "mux_8bit_1/in0_6" 34.083
cap "staticizer_2/staticizer_one_6/out" "staticizer_2/staticizer_one_6/a_77_n45#" 19.052
cap "mux_8bit_1/mux_one_6/Vdd!" "mux_8bit_1/in0_6" 139.939
cap "staticizer_2/staticizer_one_6/out" "staticizer_2/staticizer_one_6/a_60_n45#" -5.616
cap "mux_8bit_1/mux_one_6/GND!" "mux_8bit_1/mux_one_6/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "reg_5/reg_one_1/a_33_32#" "m1_160_769#" 7.233
cap "mux_8bit_1/mux_one_6/2mux_nr_0/a_n17_n11#" "m1_160_769#" -5.178
cap "reg_5/in6" "m1_160_769#" 2.844
cap "m1_1843_735#" "reg_5/reg_one_1/r1" 58.7
cap "m1_160_769#" "mux_8bit_1/mux_one_6/2mux_nr_0/s" 4.948
cap "m1_1843_735#" "reg_5/reg_one_1/Vdd!" 161.6
cap "m1_1843_735#" "reg_5/GND!" 58.7
cap "m1_160_769#" "reg_5/reg_one_1/w" 5.064
cap "m1_1843_735#" "reg_5/reg_one_1/a_4_n13#" 27.497
cap "m1_1843_735#" "mux_8bit_1/mux_one_6/GND!" 67.654
cap "mux_8bit_1/mux_one_6/GND!" "reg_5/r0" 165.587
cap "m1_1843_735#" "reg_5/r0" 19.78
cap "reg_5/reg_one_1/tmp" "m1_160_769#" 6.507
cap "m1_1843_735#" "reg_5/reg_one_1/a_54_5#" 4.828
cap "reg_5/reg_one_1/GND!" "m1_160_769#" 134.305
cap "reg_5/in6" "reg_5/reg_one_1/Vdd!" 16.268
cap "reg_5/in6" "mux_8bit_1/mux_one_6/GND!" 86.5763
cap "reg_5/in6" "reg_5/r0" 37.21
cap "reg_5/reg_one_1/r1" "m1_160_769#" 58.7
cap "reg_5/reg_one_1/Vdd!" "m1_160_769#" 58.7
cap "reg_5/GND!" "m1_160_769#" 58.7
cap "m1_1843_735#" "reg_5/reg_one_1/r0" 4.948
cap "m1_1843_735#" "reg_5/reg_one_1/tmp" 4.948
cap "m1_160_769#" "reg_5/reg_one_1/a_16_27#" 7.71
cap "m1_1843_735#" "reg_5/reg_one_1/GND!" 3.132
cap "m1_1843_735#" "reg_5/port60" 6.6
cap "mux_8bit_1/mux_one_6/GND!" "m1_160_769#" 67.786
cap "m1_160_769#" "reg_5/r0" 19.78
cap "m1_1843_735#" "reg_6/GND!" 58.7
cap "reg_6/reg_one_1/Vdd!" "reg_6/in6" 58.7
cap "m1_1843_735#" "reg_5/reg_one_1/Vdd!" -2.417
cap "reg_6/in6" "reg_6/reg_one_1/tmp" 4.461
cap "reg_5/reg_one_1/GND!" "reg_5/port60" 91.71
cap "reg_6/reg_one_1/a_21_n13#" "reg_5/port60" 2.97
cap "reg_6/in6" "reg_5/w" 58.7
cap "reg_6/reg_one_1/Vdd!" "m1_1843_735#" 160.588
cap "m1_1843_735#" "reg_6/reg_one_1/a_54_5#" 4.828
cap "m1_1843_735#" "reg_6/reg_one_1/tmp" 4.948
cap "reg_6/in6" "reg_6/reg_one_1/a_33_32#" 2.844
cap "reg_6/in6" "reg_6/r0" 128.02
cap "reg_6/in6" "reg_6/reg_one_1/w" 2.844
cap "m1_1843_735#" "reg_5/w" 58.7
cap "reg_6/reg_one_1/Vdd!" "reg_6/reg_one_1/r1" 2.27374e-13
cap "reg_6/reg_one_1/r0" "reg_5/port60" 2.22
cap "reg_5/reg_one_1/GND!" "reg_5/reg_one_1/GND!" 8.88178e-16
cap "m1_1843_735#" "reg_6/r0" 19.78
cap "reg_6/in6" "reg_6/reg_one_1/w" 2.22
cap "reg_6/reg_one_1/GND!" "reg_6/reg_one_1/r1" 7.10543e-15
cap "reg_6/in6" "reg_6/reg_one_1/a_16_27#" 7.71
cap "reg_6/in6" "reg_5/reg_one_1/GND!" -2.417
cap "reg_6/reg_one_1/r1" "reg_5/port60" 56.054
cap "reg_6/reg_one_1/a_4_n13#" "reg_5/port60" 86.301
cap "reg_6/GND!" "reg_5/port60" 51.73
cap "reg_5/reg_one_1/GND!" "reg_6/in6" -23.072
cap "reg_6/in6" "reg_6/reg_one_1/GND!" 124.114
cap "reg_5/reg_one_1/GND!" "m1_1843_735#" -8.24
cap "reg_6/reg_one_1/Vdd!" "reg_5/port60" 51.73
cap "reg_6/reg_one_1/tmp" "reg_5/port60" 4.44
cap "reg_6/in6" "reg_5/reg_one_1/a_33_32#" -12.339
cap "reg_6/reg_one_1/GND!" "reg_5/port60" 37.942
cap "reg_5/port60" "reg_5/w" 67.0625
cap "reg_6/r0" "reg_5/port60" 13.352
cap "m1_1843_735#" "reg_6/reg_one_1/r0" 4.948
cap "reg_6/in6" "reg_6/reg_one_1/r1" 58.7
cap "reg_6/reg_one_1/port1" "reg_5/port60" 4.125
cap "reg_6/reg_one_1/r0" "reg_5/port60" 2.104
cap "reg_6/in6" "reg_6/GND!" 58.7
cap "m1_1843_735#" "reg_6/reg_one_1/r1" 58.7
cap "m1_1843_735#" "reg_6/reg_one_1/a_4_n13#" 17.113
subcap "m1_2132_731#" -14.804
cap "reg_6/reg_one_1/a_4_n13#" "a_2406_818#" -10.448
cap "reg_6/reg_one_1/GND!" "reg_6/reg_one_1/tmp" -7.10543e-15
cap "a_2406_818#" "mux_8bit_2/mux_one_6/sel" 51.73
cap "a_2406_818#" "mux_8bit_2/mux_one_6/Vdd!" 70.953
cap "mux_8bit_2/in0_6" "mux_8bit_2/mux_one_6/GND!" 10.12
cap "reg_6/reg_one_1/a_33_32#" "reg_6/reg_one_1/Vdd!" -7.10543e-15
cap "reg_6/port60" "mux_8bit_2/in0_6" 3.171
cap "mux_8bit_2/out6" "a_2406_818#" 17.067
cap "a_2406_818#" "mux_8bit_2/mux_one_6/inv2_2/out" 25.266
cap "mux_8bit_2/mux_one_6/Vdd!" "mux_8bit_2/in1_6" 2.035
cap "reg_6/reg_one_1/w" "mux_8bit_2/in0_6" 58.7
cap "reg_6/reg_one_1/GND!" "mux_8bit_2/in1_6" -1.886
cap "a_2406_818#" "reg_6/reg_one_1/GND!" 4.648
cap "reg_6/port60" "reg_6/reg_one_1/Vdd!" -7.10543e-15
cap "mux_8bit_2/in0_6" "reg_6/reg_one_1/Vdd!" -1.405
cap "mux_8bit_2/mux_one_6/inv2_2/GND!" "mux_8bit_2/in0_6" 2.035
cap "mux_8bit_2/in1_6" "reg_6/reg_one_1/GND!" 8.836
cap "reg_6/reg_one_1/tmp" "mux_8bit_2/in1_6" -4.818
cap "reg_6/reg_one_1/a_4_n13#" "mux_8bit_2/in0_6" -1.152
cap "reg_6/reg_one_1/GND!" "reg_6/reg_one_1/a_33_32#" 2.84217e-14
cap "mux_8bit_2/mux_one_6/sel" "mux_8bit_2/in0_6" 58.7
cap "mux_8bit_2/mux_one_6/Vdd!" "mux_8bit_2/in0_6" 162.53
cap "mux_8bit_2/mux_one_6/inv2_0/out" "mux_8bit_2/mux_one_6/GND!" 1.42109e-14
cap "reg_6/port60" "reg_6/reg_one_1/GND!" 3.55271e-15
cap "mux_8bit_2/in0_6" "mux_8bit_2/mux_one_6/inv2_2/out" 31.608
cap "a_2406_818#" "reg_6/reg_one_1/GND!" 2.286
cap "mux_8bit_2/in0_6" "reg_6/reg_one_1/GND!" 6.428
cap "mux_8bit_2/in1_6" "reg_6/reg_one_1/a_33_32#" 4.389
cap "a_2406_818#" "mux_8bit_2/mux_one_6/GND!" 6.677
cap "reg_6/reg_one_1/GND!" "reg_6/reg_one_1/Vdd!" -1.42109e-14
cap "a_2406_818#" "reg_6/port60" 2.992
cap "reg_6/reg_one_1/w" "a_2406_818#" 51.73
cap "a_2406_818#" "mux_8bit_2/in0_6" 15.205
cap "mux_8bit_2/in1_6" "mux_8bit_2/mux_one_6/GND!" 2.035
cap "reg_6/reg_one_1/w" "mux_8bit_2/in1_6" 97.0214
cap "mux_8bit_2/mux_one_6/inv2_1/in" "mux_8bit_2/in0_6" 13.19
cap "mux_8bit_2/mux_one_6/Vdd!" "mux_8bit_2/mux_one_6/inv2_2/out" -2.27374e-13
cap "a_2406_818#" "mux_8bit_2/mux_one_6/inv2_2/GND!" 16.173
cap "m1_1843_735#" "reg_7/reg_one_1/a_4_n13#" 26.037
cap "reg_7/reg_one_1/GND!" "a_2406_818#" 40.99
cap "mux_8bit_2/mux_one_6/GND!" "mux_8bit_2/mux_one_6/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "m1_1843_735#" "reg_7/port60" 5.874
cap "a_2406_818#" "reg_7/reg_one_1/GND!" 1.352
cap "mux_8bit_2/mux_one_6/GND!" "reg_7/r0" 165.587
cap "reg_7/reg_one_1/Vdd!" "mux_8bit_2/mux_one_6/2mux_nr_0/out" 16.268
cap "a_2406_818#" "reg_7/r0" 13.352
cap "m1_1843_735#" "reg_7/reg_one_1/Vdd!" 172.472
cap "m1_1843_735#" "reg_7/reg_one_1/r0" 4.948
cap "m1_1843_735#" "reg_7/reg_one_1/r1" 69.199
cap "a_2406_818#" "reg_7/GND!" 51.73
cap "reg_7/reg_one_1/tmp" "a_2406_818#" 4.44
cap "mux_8bit_2/mux_one_6/GND!" "a_2406_818#" 59.427
cap "a_2406_818#" "reg_7/reg_one_1/port1" 4.125
cap "a_2406_818#" "reg_7/reg_one_1/a_21_n13#" 2.97
cap "m1_1843_735#" "reg_7/reg_one_1/GND!" 3.132
cap "reg_7/r0" "mux_8bit_2/mux_one_6/2mux_nr_0/out" 37.21
cap "a_2406_818#" "reg_7/reg_one_1/a_4_n13#" 92.333
cap "a_2406_818#" "reg_7/reg_one_1/r0" 2.104
cap "a_2406_818#" "reg_7/port60" 4.664
cap "m1_1843_735#" "reg_7/r0" 19.78
cap "mux_8bit_2/mux_one_6/GND!" "mux_8bit_2/mux_one_6/2mux_nr_0/out" 86.5763
cap "m1_1843_735#" "reg_7/reg_one_1/a_54_5#" 2.948
cap "m1_1843_735#" "reg_7/GND!" 58.7
cap "reg_7/reg_one_1/tmp" "m1_1843_735#" 6.312
cap "m1_1843_735#" "mux_8bit_2/mux_one_6/GND!" 74.782
cap "a_2406_818#" "reg_7/reg_one_1/Vdd!" 51.73
cap "m1_1843_735#" "reg_7/reg_one_1/port1" 2.475
cap "m1_1843_735#" "reg_7/reg_one_1/a_21_n13#" 2.354
cap "a_2406_818#" "reg_7/reg_one_1/r0" 2.22
cap "a_2406_818#" "reg_7/reg_one_1/r1" 56.054
subcap "a_2406_818#" -655.158
cap "addsub_2/xor_6/a_61_n31#" "addsub_2/a6" 2.424
cap "addsub_2/addsub_one_6/Vdd!" "addsub_2/a6" 127.516
cap "addsub_2/addsub_one_6/Vdd!" "m1_1843_735#" 29.836
cap "addsub_2/b6" "addsub_2/a6" 27.728
cap "reg_7/reg_one_1/GND!" "addsub_2/a6" -0.762
cap "addsub_2/b6" "m1_1843_735#" 30.233
cap "addsub_2/xor_6/a_89_n31#" "addsub_2/a6" 2.424
cap "m1_1843_735#" "reg_7/reg_one_1/Vdd!" -2.417
cap "reg_7/reg_one_1/GND!" "addsub_2/a6" 82.646
cap "reg_7/reg_one_1/GND!" "reg_7/reg_one_1/Vdd!" -7.10543e-15
cap "addsub_2/addsub_one_6/b" "addsub_2/a6" 36.877
cap "addsub_2/xor_6/b" "addsub_2/a6" 89.2933
cap "reg_7/reg_one_1/w" "addsub_2/a6" 118.792
cap "addsub_2/xor_6/a_61_n1#" "addsub_2/a6" 174.249
cap "reg_7/reg_one_1/GND!" "m1_1843_735#" -8.24
cap "addsub_2/xor_6/a_61_n31#" "addsub_2/b6" -9.50351e-14
cap "addsub_2/xor_6/b" "m1_1843_735#" 11.825
cap "reg_7/reg_one_1/w" "m1_1843_735#" 58.7
subcap "a_2516_745#" -30.357
cap "latch_6/in6" "latch_6/latch_one_6/a_n5_n54#" 19.2392
cap "addsub_2/addsub_one_6/GND!" "m1_1843_735#" 18.16
cap "addsub_2/addsub_one_6/GND!" "addsub_2/addsub_one_6/a_35_n41#" -1.13687e-13
cap "m1_1843_735#" "addsub_2/addsub_one_6/a_78_n41#" 54.237
cap "m1_1843_735#" "addsub_2/addsub_one_6/GND!" 23.745
cap "m1_1843_735#" "addsub_2/addsub_one_6/a_35_n41#" 19.78
cap "m1_1843_735#" "addsub_2/GND!" 9.35
cap "m1_1843_735#" "addsub_2/addsub_one_6/Vdd!" 27.812
cap "addsub_2/addsub_one_6/b" "addsub_2/addsub_one_6/GND!" -2.27374e-13
cap "latch_6/in6" "addsub_2/GND!" 76.9567
cap "latch_6/in6" "latch_6/latch_one_6/Vdd!" -12.402
cap "latch_6/in6" "m1_1843_735#" 101.742
subcap "a_2516_745#" -103.553
cap "staticizer_3/staticizer_one_6/c" "m1_1843_735#" 1.364
cap "staticizer_3/staticizer_one_6/GND!" "staticizer_3/staticizer_one_6/Vdd!" -1.13687e-13
cap "staticizer_3/in6" "staticizer_3/staticizer_one_6/a_60_n45#" 150.065
cap "latch_6/in6" "m1_1843_735#" 4.948
cap "staticizer_3/staticizer_one_6/a_60_n45#" "m1_1843_735#" 12.285
cap "addsub_2/GND!" "latch_6/in6" 19.2392
cap "staticizer_3/in6" "latch_6/c" 9.252
cap "latch_6/c" "m1_1843_735#" 58.7
cap "latch_6/latch_one_6/a_n5_n54#" "latch_6/in6" 57.7175
cap "latch_6/latch_one_6/a_12_n54#" "m1_1843_735#" 4.948
cap "staticizer_3/staticizer_one_6/a_60_n45#" "staticizer_3/staticizer_one_6/GND!" 8.52651e-14
cap "latch_6/in6" "staticizer_3/staticizer_one_6/Vdd!" 19.399
cap "latch_6/GND!" "m1_1843_735#" 58.7
cap "staticizer_3/in6" "m1_1843_735#" 12.904
cap "latch_6/c" "staticizer_3/staticizer_one_6/Vdd!" 1070.42
cap "latch_6/latch_one_6/a_30_n35#" "m1_1843_735#" 4.828
cap "latch_6/latch_one_6/a_12_n54#" "staticizer_3/staticizer_one_6/Vdd!" 1.13687e-13
cap "staticizer_3/in6" "staticizer_3/staticizer_one_6/GND!" 10.156
cap "m1_1843_735#" "staticizer_3/staticizer_one_6/GND!" 58.7
cap "latch_6/latch_one_6/a_n5_n54#" "m1_1843_735#" 12.755
cap "m1_1843_735#" "staticizer_3/c" 58.7
cap "staticizer_3/staticizer_one_6/a_77_n45#" "m1_1843_735#" 3.355
cap "m1_1843_735#" "staticizer_3/staticizer_one_6/Vdd!" 224.207
cap "staticizer_3/in6" "staticizer_3/staticizer_one_6/Vdd!" 105.908
subcap "a_2699_748#" -94.518
cap "staticizer_4/staticizer_one_6/a_60_n45#" "latch_7/latch_one_6/Vdd!" -1.42109e-14
cap "staticizer_4/staticizer_one_6/a_60_n45#" "latch_7/out6" 150.065
cap "staticizer_3/staticizer_one_6/out" "staticizer_3/staticizer_one_6/a_60_n45#" -5.616
cap "latch_7/latch_one_6/GND!" "latch_7/in6" 6.956
cap "latch_7/latch_one_6/a_12_n54#" "latch_7/latch_one_6/Vdd!" 1.13687e-13
cap "latch_7/in6" "staticizer_3/staticizer_one_6/Vdd!" 11.463
cap "latch_7/latch_one_6/Vdd!" "latch_7/latch_one_6/a_n5_n54#" -1.13687e-13
cap "latch_7/latch_one_6/Vdd!" "latch_7/out6" 105.908
cap "latch_7/latch_one_6/Vdd!" "latch_7/c" 1070.42
cap "latch_7/in6" "staticizer_3/staticizer_one_6/out" 57.7175
cap "staticizer_3/staticizer_one_6/GND!" "latch_7/in6" 10.127
cap "latch_7/out6" "latch_7/c" 9.252
cap "staticizer_3/staticizer_one_6/a_95_n27#" "staticizer_3/staticizer_one_6/out" 2.948
cap "staticizer_3/staticizer_one_6/Vdd!" "staticizer_3/staticizer_one_6/out" 16.519
cap "latch_7/in6" "latch_7/latch_one_6/a_n5_n54#" 57.7175
cap "latch_7/latch_one_6/GND!" "latch_7/latch_one_6/a_n5_n54#" 2.84217e-14
cap "latch_7/in6" "latch_7/latch_one_6/Vdd!" 152.661
cap "staticizer_3/staticizer_one_6/a_77_n45#" "staticizer_3/staticizer_one_6/Vdd!" 2.84217e-14
cap "latch_7/latch_one_6/GND!" "latch_7/out6" 10.156
cap "staticizer_3/staticizer_one_6/a_77_n45#" "staticizer_3/staticizer_one_6/out" 4.948
subcap "a_2764_743#" -898.053
subcap "a_2823_748#" -290.656
cap "latch_8/latch_one_6/a_n5_n54#" "latch_8/in6" 57.7175
cap "latch_8/in6" "latch_8/latch_one_6/GND!" 6.956
cap "latch_8/out6" "latch_8/latch_one_6/Vdd!" -1.162
cap "latch_8/latch_one_6/a_12_n54#" "latch_8/latch_one_6/Vdd!" 1.13687e-13
cap "staticizer_4/staticizer_one_6/Vdd!" "latch_8/in6" 11.463
cap "latch_8/latch_one_6/a_n5_n54#" "latch_8/latch_one_6/Vdd!" -1.13687e-13
cap "latch_8/in6" "staticizer_4/staticizer_one_6/GND!" 10.127
cap "staticizer_4/staticizer_one_6/a_60_n45#" "staticizer_4/staticizer_one_6/GND!" 5.68434e-14
cap "latch_8/in6" "latch_8/latch_one_6/Vdd!" 152.661
cap "latch_8/out6" "latch_8/c" -0.42
cap "staticizer_4/staticizer_one_6/Vdd!" "staticizer_4/c" 1.42109e-14
cap "latch_8/in6" "staticizer_4/staticizer_one_6/out" 57.7175
cap "staticizer_4/staticizer_one_6/Vdd!" "staticizer_4/staticizer_one_6/out" -2.84217e-14
cap "latch_8/latch_one_6/a_n5_n54#" "latch_8/latch_one_6/GND!" 2.84217e-14
subcap "a_2823_748#" -52.686
cap "staticizer_5/staticizer_one_6/a_60_n45#" "latch_8/out6" 150.065
cap "latch_8/latch_one_6/Vdd!" "latch_8/c" 1070.42
cap "latch_8/latch_one_6/Vdd!" "staticizer_5/staticizer_one_6/a_60_n45#" -1.42109e-14
cap "staticizer_5/staticizer_one_6/GND!" "latch_8/out6" 10.156
cap "latch_8/c" "latch_8/out6" 9.252
cap "latch_8/latch_one_6/Vdd!" "latch_8/out6" 105.908
subcap "a_n24_920#" -96.28
cap "staticizer_1/staticizer_one_5/Vdd!" "latch_4/out5" 41.098
cap "staticizer_1/staticizer_one_5/a_60_n45#" "latch_4/out5" 57.7175
cap "staticizer_1/staticizer_one_5/GND!" "staticizer_1/staticizer_one_5/Vdd!" 1.13687e-13
cap "staticizer_1/staticizer_one_5/Vdd!" "staticizer_1/staticizer_one_5/out" -7.10543e-15
cap "staticizer_1/staticizer_one_5/Vdd!" "staticizer_1/staticizer_one_5/c" -1.42109e-14
cap "latch_4/latch_one_5/c" "latch_4/out5" 0.492
cap "staticizer_1/staticizer_one_5/GND!" "latch_4/latch_one_5/c" 18.4696
cap "staticizer_1/staticizer_one_5/a_60_n45#" "staticizer_1/staticizer_one_5/Vdd!" -1.13687e-13
cap "latch_4/latch_one_5/c" "staticizer_1/staticizer_one_5/Vdd!" 1073
cap "staticizer_1/staticizer_one_5/GND!" "latch_4/out5" 18.828
cap "staticizer_1/staticizer_one_5/a_77_n45#" "staticizer_1/staticizer_one_5/Vdd!" -5.68434e-14
subcap "a_109_920#" -139.568
subcap "data_in5" -33.471
subcap "rx5" -1775.39
cap "latch_0/in5" "latch_0/Vdd!" 26.825
cap "staticizer_0/staticizer_one_5/Vdd!" "latch_0/Vdd!" 4.44089e-16
cap "latch_4/latch_one_5/Vdd!" "latch_4/Vdd!" 4.44089e-16
cap "latch_0/in5" "latch_0/latch_one_5/a_n5_n54#" 32.9814
cap "latch_4/in5" "staticizer_0/staticizer_one_5/Vdd!" 37.42
cap "latch_0/latch_one_5/c" "staticizer_0/staticizer_one_5/Vdd!" 1073
cap "latch_0/latch_one_5/c" "latch_0/out5" 0.492
cap "latch_4/in5" "latch_4/latch_one_5/a_n5_n54#" 69.3743
cap "latch_4/in5" "latch_0/latch_one_5/GND!" 59.993
cap "latch_0/latch_one_5/a_n5_n54#" "latch_0/latch_one_5/GND!" 5.68434e-14
cap "latch_0/latch_one_5/c" "latch_0/latch_one_5/GND!" 18.4696
cap "latch_4/in5" "latch_0/Vdd!" 58.7
cap "staticizer_0/staticizer_one_5/Vdd!" "latch_0/out5" 41.098
cap "latch_4/in5" "latch_0/latch_one_5/c" 58.7
cap "staticizer_0/staticizer_one_5/Vdd!" "latch_0/latch_one_5/GND!" -0.246
cap "staticizer_0/staticizer_one_5/Vdd!" "staticizer_0/staticizer_one_5/a_60_n45#" -4.648
cap "latch_4/in5" "latch_4/Vdd!" 469.438
cap "latch_0/out5" "latch_0/latch_one_5/GND!" 18.828
cap "latch_0/out5" "staticizer_0/staticizer_one_5/a_60_n45#" 57.7175
cap "staticizer_0/staticizer_one_5/GND!" "staticizer_0/staticizer_one_5/Vdd!" -0.984
cap "staticizer_0/staticizer_one_5/c" "shift_0/a5" 76.935
cap "m1_160_945#" "shift_0/a5" 58.7
cap "m1_160_945#" "staticizer_0/staticizer_one_5/out" 21.255
cap "m1_160_945#" "shift_0/shift_one_5/ad" 58.7
cap "staticizer_0/staticizer_one_5/GND!" "m1_160_945#" 6.22
cap "m1_160_945#" "shift_0/shift_one_5/Vdd!" 8.24
cap "staticizer_0/staticizer_one_5/c" "staticizer_0/staticizer_one_5/Vdd!" 1.42109e-14
cap "m1_160_945#" "staticizer_0/staticizer_one_5/Vdd!" 8.005
cap "staticizer_0/staticizer_one_5/a_77_n45#" "staticizer_0/staticizer_one_5/Vdd!" -5.68434e-14
cap "staticizer_0/staticizer_one_5/a_60_n45#" "staticizer_0/staticizer_one_5/Vdd!" -2.744
cap "shift_0/a5" "shift_0/shift_one_5/ad" 125.762
cap "latch_0/out5" "staticizer_0/staticizer_one_5/Vdd!" 17.934
cap "staticizer_0/staticizer_one_5/GND!" "shift_0/a5" 73.425
cap "staticizer_0/staticizer_one_5/Vdd!" "shift_0/a5" -12.11
cap "staticizer_0/staticizer_one_5/Vdd!" "staticizer_0/staticizer_one_5/out" -7.10543e-15
cap "staticizer_0/staticizer_one_5/a_60_n45#" "latch_0/out5" 31.249
cap "m1_160_945#" "shift_0/shift_one_5/inv_3/GND!" 21.418
cap "rx5" "shift_0/shift_one_5/Vdd!" 7.239
cap "shift_0/GND!" "rx5" 58.7
cap "shift_0/shift_one_5/inv_2/in" "rx5" 14.74
cap "m1_160_945#" "shift_0/shift_one_5/inv_2/out" 25.522
cap "shift_0/shift_one_5/inv_3/GND!" "rx5" 11.43
cap "m1_160_945#" "shift_0/u" 58.7
cap "m1_160_945#" "shift_0/Vdd!" 58.7
cap "m1_160_945#" "shift_0/shift_one_5/m1_n60_n65#" 11.825
cap "shift_0/u" "rx5" 58.7
cap "shift_0/Vdd!" "rx5" 58.7
cap "m1_160_945#" "shift_0/shift_one_5/Vdd!" 91.858
cap "m1_160_945#" "shift_0/GND!" 58.7
cap "m1_160_945#" "shift_0/shift_one_5/inv_3/in" 8.599
cap "rx5" "shift_0/shift_one_5/inv_3/Vdd!" 7.239
cap "rx5" "latch_3/latch_one_5/Vdd!" 58.7
cap "m1_160_945#" "latch_3/latch_one_5/a_n5_n54#" 30.853
cap "m1_160_945#" "shift_0/o5" 2.184
cap "rx5" "shift_0/shift_one_5/inv_3/GND!" 6.096
cap "latch_3/latch_one_5/GND!" "m1_160_945#" 66.689
cap "m1_160_945#" "shift_0/shift_one_6/s" 58.7
cap "rx5" "shift_0/o5" 20.945
cap "latch_3/latch_one_5/Vdd!" "latch_3/latch_one_5/a_n5_n54#" -1.13687e-13
cap "latch_3/latch_one_5/Vdd!" "shift_0/o5" 9.594
cap "shift_0/shift_one_5/inv_3/Vdd!" "shift_0/o5" 1.162
cap "rx5" "shift_0/shift_one_6/s" 58.7
cap "latch_3/latch_one_5/GND!" "rx5" 107.383
cap "m1_160_945#" "latch_3/latch_one_5/c" 1.248
cap "shift_0/shift_one_5/inv_3/in" "shift_0/o5" 57.7175
cap "shift_0/o5" "latch_3/latch_one_5/a_n5_n54#" 57.7175
cap "m1_160_945#" "latch_3/latch_one_5/Vdd!" 64.715
cap "m1_160_945#" "shift_0/shift_one_5/inv_3/Vdd!" 72.651
cap "rx5" "latch_3/latch_one_5/c" 3.12
cap "m1_160_945#" "latch_3/latch_one_5/a_12_n54#" 4.95
cap "m1_160_945#" "shift_0/shift_one_5/inv_3/GND!" 3.152
cap "latch_3/latch_one_5/GND!" "shift_0/o5" 30.043
cap "latch_3/latch_one_5/GND!" "latch_3/out5" 1.209
cap "latch_3/latch_one_5/c" "fblock_0/a5" 78.258
cap "latch_3/out5" "fblock_0/fblock_one_5/2mux_nr_2/a_n17_n11#" 14.683
cap "latch_3/out5" "fblock_0/g3" 58.7
cap "latch_3/latch_one_5/c" "latch_3/latch_one_5/Vdd!" -8.88178e-16
cap "fblock_0/a5" "latch_3/out5" 4.948
cap "fblock_0/fblock_one_5/2mux_nr_2/out" "fblock_0/a5" 9.081
cap "latch_3/latch_one_5/c" "latch_3/out5" 140.424
cap "fblock_0/a5" "fblock_0/GND!" 58.7
cap "latch_3/latch_one_5/Vdd!" "latch_3/out5" 0.959
cap "fblock_0/fblock_one_5/2mux_nr_2/GND!" "fblock_0/a5" 56.9869
cap "fblock_0/fblock_one_5/2mux_nr_2/in1" "fblock_0/a5" 5.115
cap "fblock_0/fblock_one_5/2mux_nr_2/Vdd!" "fblock_0/a5" 82.685
cap "fblock_0/fblock_one_5/2mux_nr_2/in0" "fblock_0/a5" 4.389
cap "fblock_0/g2" "fblock_0/a5" 58.7
cap "fblock_0/fblock_one_5/2mux_nr_2/out" "latch_3/out5" 19.302
cap "fblock_0/fblock_one_5/2mux_nr_2/s" "fblock_0/a5" 0.486
cap "latch_3/latch_one_5/GND!" "fblock_0/a5" 0.083
cap "latch_3/out5" "fblock_0/GND!" 58.7
cap "fblock_0/a5" "fblock_0/fblock_one_5/2mux_nr_2/a_n17_n11#" 11.004
cap "fblock_0/a5" "fblock_0/g3" 542.798
cap "latch_3/latch_one_5/GND!" "latch_3/latch_one_5/c" 2.84217e-14
cap "fblock_0/fblock_one_5/2mux_nr_2/in1" "latch_3/out5" 9.35
cap "fblock_0/fblock_one_5/2mux_nr_2/GND!" "latch_3/out5" 38.323
cap "fblock_0/fblock_one_5/2mux_nr_2/in0" "latch_3/out5" 7.975
cap "fblock_0/g2" "latch_3/out5" 58.7
cap "latch_3/latch_one_5/a_12_n54#" "latch_3/latch_one_5/Vdd!" -3.55271e-15
cap "latch_1/latch_one_5/a_n5_n54#" "rx5" 7.807
cap "latch_1/latch_one_5/a_n5_n54#" "fblock_0/f5" 57.7175
cap "fblock_0/fblock_one_5/inv_0/in" "m1_160_945#" 4.123
cap "latch_1/latch_one_5/a_n5_n54#" "m1_160_945#" 43.4
cap "fblock_0/fblock_one_5/inv_0/in" "fblock_0/fblock_one_5/f" 2.84217e-14
cap "fblock_0/fblock_one_5/inv_0/in" "fblock_0/fblock_one_5/inv_0/GND!" 5.68434e-14
cap "rx5" "fblock_0/fblock_one_6/g1" 58.7
cap "rx5" "latch_1/latch_one_5/Vdd!" 103.828
cap "latch_1/latch_one_5/Vdd!" "fblock_0/f5" 6.108
cap "fblock_0/fblock_one_6/g1" "m1_160_945#" 58.7
cap "m1_160_945#" "latch_1/latch_one_5/Vdd!" 58.7
cap "rx5" "fblock_0/fblock_one_6/g0" 58.7
cap "fblock_0/fblock_one_6/inv_4/Vdd!" "latch_1/latch_one_5/Vdd!" 1341.25
cap "m1_160_945#" "fblock_0/fblock_one_6/g0" 58.7
cap "rx5" "latch_1/latch_one_5/GND!" 58.7
cap "fblock_0/f5" "latch_1/latch_one_5/GND!" 12.326
cap "rx5" "fblock_0/f5" 13.492
cap "latch_1/latch_one_5/a_12_n54#" "m1_160_945#" 9.731
cap "m1_160_945#" "latch_1/latch_one_5/GND!" 69.742
cap "m1_160_945#" "fblock_0/f5" 18.093
cap "rx5" "fblock_0/fblock_one_5/f" 85.724
cap "fblock_0/fblock_one_5/inv_0/GND!" "m1_160_945#" 20.977
cap "m1_160_945#" "latch_1/latch_one_5/c" 4.324
cap "fblock_0/fblock_one_6/inv_4/Vdd!" "rx5" 58.7
cap "fblock_0/fblock_one_6/inv_4/Vdd!" "fblock_0/f5" 12.684
cap "fblock_0/fblock_one_6/inv_4/Vdd!" "m1_160_945#" 58.7
cap "fblock_0/fblock_one_5/inv_0/in" "rx5" 2.844
subcap "a_678_924#" -2662.44
cap "addsub_0/xor_5/GND!" "latch_1/out5" 11.825
cap "latch_1/latch_one_5/a_30_n35#" "rx5" 4.828
cap "rx5" "addsub_0/sub" 11.825
cap "addsub_0/xor_5/GND!" "addsub_0/b5" 93.4474
cap "addsub_0/xor_5/GND!" "rx5" 11.825
cap "latch_1/latch_one_5/GND!" "latch_1/out5" 3.821
cap "latch_1/latch_one_5/Vdd!" "latch_1/out5" 1.221
cap "latch_1/latch_one_5/c" "latch_1/out5" 144.632
cap "addsub_0/xor_5/GND!" "addsub_0/b5" 4.36
cap "addsub_0/xor_5/Vdd!" "rx5" 8.496
cap "addsub_0/xor_5/GND!" "rx5" 12.213
cap "latch_1/out5" "latch_1/latch_one_5/a_n5_n54#" 15.975
cap "rx5" "latch_1/out5" 9.182
cap "latch_1/latch_one_5/Vdd!" "rx5" -1.405
cap "latch_1/latch_one_5/a_12_n54#" "rx5" 4.948
cap "latch_1/latch_one_5/a_30_n54#" "latch_1/out5" 1.524
cap "latch_1/latch_one_5/Vdd!" "rx5" -4.367
cap "latch_1/latch_one_5/c" "rx5" 58.7
cap "rx5" "latch_1/latch_one_5/a_n5_n54#" 4.948
cap "addsub_0/b5" "rx5" 2.764
cap "addsub_0/sub" "latch_1/out5" 11.825
cap "latch_1/latch_one_5/GND!" "latch_1/out5" 2.361
cap "addsub_0/addsub_one_5/Vdd!" "a_678_924#" 16.992
cap "m1_160_945#" "addsub_0/addsub_one_5/GND!" 6.918
cap "m1_160_945#" "addsub_0/addsub_one_6/Vdd!" 11.825
cap "addsub_0/addsub_one_6/GND!" "a_678_924#" 28.748
cap "m1_160_945#" "addsub_0/addsub_one_5/Vdd!" 38.922
cap "addsub_0/addsub_one_5/cout" "a_678_924#" 13.278
cap "m1_160_945#" "addsub_0/addsub_one_6/GND!" 18.211
cap "addsub_0/addsub_one_5/Vdd!" "rx5" 9.22
cap "addsub_0/addsub_one_6/Vdd!" "a_678_924#" 11.825
cap "m1_160_945#" "addsub_0/addsub_one_5/a_35_n41#" 69.173
subcap "a_841_921#" -44.126
cap "latch_2/latch_one_5/a_30_n54#" "latch_2/out5" 2.592
cap "latch_2/out5" "latch_2/latch_one_5/c" 297.857
cap "addsub_0/s5" "latch_2/out5" 4.948
cap "latch_2/latch_one_5/GND!" "a_678_924#" 110.895
cap "addsub_0/s5" "addsub_0/addsub_one_6/GND!" 76.9567
cap "addsub_0/addsub_one_6/cin" "a_678_924#" 1.486
cap "latch_2/latch_one_5/Vdd!" "a_678_924#" 58.7
cap "latch_2/out5" "addsub_0/addsub_one_6/GND!" 19.247
cap "a_678_924#" "reg_0/reg_one_2/r0" 17.308
cap "addsub_0/s5" "latch_2/latch_one_5/a_n5_n54#" 57.7175
cap "addsub_0/addsub_one_5/GND!" "latch_2/out5" 3.399
cap "a_678_924#" "latch_2/latch_one_5/c" 81.378
cap "latch_2/out5" "latch_2/latch_one_5/a_n5_n54#" 12.196
cap "latch_2/latch_one_5/GND!" "latch_2/out5" 90.233
cap "addsub_0/addsub_one_6/GND!" "a_678_924#" 20.633
cap "latch_2/out5" "addsub_0/addsub_one_5/a_35_n41#" -1.814
cap "addsub_0/s5" "latch_2/latch_one_5/Vdd!" 19.399
cap "latch_2/out5" "latch_2/latch_one_5/a_12_n54#" 12.473
cap "latch_2/latch_one_5/Vdd!" "latch_2/out5" 59.921
cap "latch_2/out5" "reg_0/reg_one_2/r0" 63.6875
cap "reg_0/reg_one_2/GND!" "reg_0/port50" 101.9
cap "reg_0/w" "reg_0/port50" 268.25
cap "reg_0/port51" "reg_0/reg_one_2/Vdd!" 58.7
cap "reg_0/port51" "reg_0/reg_one_2/r1" 58.7
cap "reg_0/w" "reg_0/reg_one_2/GND!" 2.84217e-14
cap "reg_0/port51" "reg_0/reg_one_2/GND!" 114.209
cap "reg_0/port51" "reg_0/w" 127.744
cap "reg_0/port51" "reg_0/reg_one_2/r0" 23.228
cap "reg_1/reg_one_2/Vdd!" "reg_1/port51" 58.7
cap "reg_1/port50" "reg_1/reg_one_2/tmp" 7.096
cap "reg_1/reg_one_2/r1" "reg_1/port51" 58.7
cap "reg_1/reg_one_2/GND!" "reg_1/port51" 114.209
cap "reg_1/reg_one_2/r0" "reg_1/port51" 47.952
cap "reg_1/port50" "reg_1/reg_one_2/a_4_n13#" 118.494
cap "reg_1/port50" "reg_1/w" 125.762
cap "reg_1/port50" "reg_1/reg_one_2/a_21_n13#" 2.238
cap "reg_1/port50" "reg_1/port51" 3.85
cap "reg_1/reg_one_2/Vdd!" "reg_1/port50" 75.004
cap "reg_1/port50" "reg_1/reg_one_2/r1" 60.064
cap "reg_1/port50" "reg_1/reg_one_2/GND!" 171.438
cap "reg_1/port50" "reg_1/reg_one_2/r0" 21.144
cap "reg_1/w" "reg_1/port51" 127.744
cap "reg_1/reg_one_2/GND!" "reg_1/w" 2.84217e-14
cap "reg_1/port50" "reg_2/r1" 58.7
cap "reg_1/port50" "reg_2/reg_one_2/GND!" 120.488
cap "reg_2/w" "reg_1/port50" 92.2312
cap "reg_2/reg_one_2/Vdd!" "reg_1/port50" 16.304
cap "reg_2/port51" "reg_2/Vdd!" 58.7
cap "reg_1/port50" "reg_2/port51" 3.85
cap "reg_1/port50" "reg_2/Vdd!" 58.7
cap "reg_2/reg_one_2/r0" "reg_2/port51" 47.952
cap "reg_1/port50" "reg_2/reg_one_2/tmp" 7.096
cap "reg_1/port50" "reg_2/reg_one_2/a_21_n13#" 1.248
cap "reg_2/w" "reg_2/reg_one_2/GND!" -1.42109e-14
cap "reg_2/reg_one_2/r0" "reg_1/port50" 21.144
cap "reg_2/reg_one_2/Vdd!" "reg_2/r1" 1.77636e-15
cap "reg_1/port50" "reg_2/reg_one_2/a_21_n13#" 0.99
cap "reg_1/port50" "reg_2/reg_one_2/a_4_n13#" 118.494
cap "reg_2/reg_one_2/r1" "reg_1/port50" 1.364
cap "reg_2/r1" "reg_2/port51" 58.7
cap "reg_2/reg_one_2/GND!" "reg_2/port51" 114.209
cap "reg_2/w" "reg_2/port51" 94.2122
cap "reg_2/port51" "reg_2/w" 33.5312
cap "reg_2/port50" "reg_3/reg_one_2/r0" 21.144
cap "reg_2/port50" "reg_3/reg_one_2/r1" 1.364
cap "reg_2/port51" "reg_3/Vdd!" 58.7
cap "reg_2/port51" "reg_3/port51" 73.199
cap "reg_2/port50" "reg_3/reg_one_2/a_21_n13#" 0.99
cap "reg_2/port51" "reg_3/r1" 58.7
cap "reg_2/port51" "reg_3/reg_one_2/GND!" 111.819
cap "reg_2/port50" "reg_3/reg_one_2/a_21_n13#" 1.248
cap "reg_2/reg_one_2/GND!" "reg_2/port50" 50.95
cap "reg_2/port50" "reg_3/reg_one_2/a_4_n13#" 118.494
cap "reg_2/port50" "reg_2/w" 33.5312
cap "reg_2/port50" "reg_3/reg_one_2/Vdd!" 15.773
cap "reg_2/port51" "reg_3/reg_one_2/r0" 47.952
cap "reg_3/reg_one_2/Vdd!" "reg_3/r1" 1.77636e-15
cap "reg_2/port50" "reg_3/reg_one_2/tmp" 7.096
cap "reg_2/port50" "reg_3/Vdd!" 58.7
cap "reg_3/w" "reg_3/port51" 5.072
cap "reg_2/port50" "reg_3/port50" 7.59
cap "reg_2/port50" "reg_3/port51" 3.85
cap "reg_3/reg_one_2/GND!" "reg_3/port51" 1.628
cap "reg_2/port50" "reg_3/r1" 58.7
cap "reg_2/port50" "reg_3/reg_one_2/GND!" 66.192
subcap "m1_1343_911#" -540.658
cap "mux_8bit_0/in0_5" "mux_8bit_0/out5" 30.603
cap "mux_8bit_0/in0_5" "mux_8bit_0/mux_one_5/inv2_1/GND!" 12.279
cap "mux_8bit_0/in0_5" "mux_8bit_0/sel" 58.7
cap "reg_3/port51" "mux_8bit_0/Vdd!" 58.7
cap "reg_3/reg_one_2/GND!" "reg_3/port50" 93.66
cap "reg_3/port51" "reg_3/reg_one_2/GND!" -1.039
cap "reg_3/port51" "reg_3/w" 127.744
cap "reg_3/reg_one_2/Vdd!" "reg_3/port50" -2.898
cap "reg_3/reg_one_2/GND!" "reg_3/port50" -3.379
cap "reg_3/w" "reg_3/port50" 125.762
cap "mux_8bit_0/in0_5" "mux_8bit_0/mux_one_5/inv2_1/Vdd!" 20.196
cap "mux_8bit_0/in0_5" "mux_8bit_0/mux_one_5/inv2_2/out" 29.025
cap "reg_3/port51" "mux_8bit_0/mux_one_5/inv2_1/GND!" 63.013
cap "mux_8bit_0/in0_5" "mux_8bit_0/mux_one_5/inv2_1/in" 19.462
cap "reg_3/port51" "mux_8bit_0/sel" 58.7
cap "mux_8bit_0/in0_5" "mux_8bit_0/Vdd!" 58.7
cap "reg_4/w" "reg_4/reg_one_2/GND!" -5.072
cap "a_678_924#" "reg_4/reg_one_2/GND!" 111.819
cap "reg_4/port50" "m1_1343_911#" 8.162
cap "reg_4/port51" "reg_4/reg_one_2/GND!" 1.628
cap "mux_8bit_0/mux_one_5/inv2_1/GND!" "a_678_924#" -6.916
cap "mux_8bit_0/GND!" "m1_1343_911#" 58.7
cap "a_678_924#" "reg_4/reg_one_2/r1" 58.7
cap "a_678_924#" "reg_4/reg_one_2/Vdd!" 58.7
cap "reg_4/reg_one_2/GND!" "m1_1343_911#" 76.35
cap "a_678_924#" "reg_4/reg_one_2/r0" 47.952
cap "reg_4/reg_one_2/tmp" "m1_1343_911#" 2.496
cap "mux_8bit_0/mux_one_5/inv2_1/GND!" "m1_1343_911#" 6.72
cap "reg_4/reg_one_2/r1" "m1_1343_911#" 59.948
cap "reg_4/w" "reg_4/port51" 5.072
cap "a_678_924#" "reg_4/port51" 73.199
cap "reg_4/reg_one_2/Vdd!" "m1_1343_911#" 75.802
cap "mux_8bit_0/mux_one_5/inv2_1/in" "m1_1343_911#" -1.132
cap "reg_4/reg_one_2/r0" "m1_1343_911#" 21.028
cap "reg_4/reg_one_2/a_4_n13#" "m1_1343_911#" 47.175
cap "reg_4/port51" "m1_1343_911#" 4.95
cap "reg_4/reg_one_2/r0" "reg_4/reg_one_2/GND!" 1.13687e-13
cap "mux_8bit_0/GND!" "a_678_924#" 58.7
cap "m1_1343_911#" "addsub_1/b5" 7.975
cap "addsub_1/sub" "reg_4/port50" 94.1025
cap "reg_4/port51" "reg_4/reg_one_2/GND!" -1.039
cap "m1_1343_911#" "addsub_1/Vdd!" 11.825
cap "reg_4/port51" "addsub_1/sub" 11.825
cap "addsub_1/b5" "addsub_1/xor_5/GND!" 43.698
cap "m1_1343_911#" "reg_4/reg_one_2/GND!" -3.379
cap "reg_4/port50" "reg_4/reg_one_2/GND!" 63.6875
cap "addsub_1/b5" "addsub_1/sub" 9.2348
cap "m1_1343_911#" "addsub_1/sub" 7.975
cap "reg_4/port51" "reg_4/w" 127.744
cap "addsub_1/b5" "reg_4/port50" 36.385
cap "m1_1343_911#" "reg_4/port50" -7.348
cap "reg_4/port51" "addsub_1/b5" 11.825
cap "m1_1343_911#" "reg_4/reg_one_2/Vdd!" -2.948
cap "addsub_1/addsub_one_5/Vdd!" "reg_4/port50" 4.36
cap "reg_4/port51" "addsub_1/Vdd!" 11.825
cap "m1_1343_911#" "reg_4/w" 58.7
cap "m1_1343_911#" "reg_4/reg_one_2/GND!" -8.24
subcap "a_1716_921#" -30.357
cap "addsub_1/addsub_one_6/a_35_n41#" "a_2510_1893#" 10.65
cap "m1_1343_911#" "addsub_1/addsub_one_5/Vdd!" 37.175
cap "addsub_1/addsub_one_6/Vdd!" "m1_1343_911#" -4.455
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_35_n41#" 4.204
cap "m1_1343_911#" "addsub_1/addsub_one_6/GND!" 55.484
cap "a_2510_1893#" "addsub_1/addsub_one_6/a_29_n41#" 2.1
cap "addsub_1/s5" "latch_5/latch_one_5/a_n5_n54#" 19.2392
cap "addsub_1/s5" "addsub_1/addsub_one_6/GND!" 76.9567
cap "a_678_924#" "addsub_1/addsub_one_5/Vdd!" 13.563
cap "addsub_1/addsub_one_5/GND!" "a_2510_1893#" 16.98
cap "addsub_1/addsub_one_6/Vdd!" "a_678_924#" -4.455
cap "addsub_1/addsub_one_6/cin" "a_678_924#" 18.24
cap "addsub_1/addsub_one_5/a_35_n41#" "m1_1343_911#" 24.622
cap "a_678_924#" "addsub_1/addsub_one_6/GND!" 48.25
cap "a_2510_1893#" "addsub_1/s5" 41.11
cap "a_2510_1893#" "addsub_1/addsub_one_6/b" 4.204
cap "addsub_1/addsub_one_5/a_78_n41#" "a_2510_1893#" 4.204
cap "addsub_1/addsub_one_5/GND!" "m1_1343_911#" 10.505
cap "a_2510_1893#" "addsub_1/addsub_one_6/cin" 18.533
cap "a_2510_1893#" "addsub_1/addsub_one_6/a_11_n41#" 19.14
cap "addsub_1/addsub_one_6/a" "a_2510_1893#" 8.408
cap "a_2510_1893#" "addsub_1/addsub_one_6/GND!" 56.288
cap "addsub_1/addsub_one_5/a_35_n41#" "addsub_1/addsub_one_6/GND!" 5.68434e-14
cap "latch_5/latch_one_5/Vdd!" "addsub_1/s5" -12.402
subcap "a_1776_924#" -134.112
subcap "a_1716_921#" -105.445
cap "latch_5/latch_one_5/a_n5_n54#" "m1_1343_911#" 59.375
cap "staticizer_2/staticizer_one_5/GND!" "staticizer_2/staticizer_one_5/c" -5.68434e-14
cap "latch_5/latch_one_5/a_n5_n54#" "addsub_1/s5" 57.7175
cap "addsub_1/s5" "latch_5/latch_one_5/Vdd!" 19.399
cap "a_678_924#" "latch_5/latch_one_5/Vdd!" 58.7
cap "latch_5/latch_one_5/c" "staticizer_2/Vdd!" 1073
cap "m1_1343_911#" "latch_5/latch_one_5/a_12_n54#" 9.731
cap "staticizer_2/in5" "latch_5/latch_one_5/Vdd!" 63.49
cap "staticizer_2/staticizer_one_5/GND!" "latch_5/latch_one_5/Vdd!" 5.63993e-14
cap "addsub_1/s5" "m1_1343_911#" 4.324
cap "staticizer_2/staticizer_one_5/a_60_n45#" "m1_1343_911#" 12.196
cap "staticizer_2/in5" "m1_1343_911#" 13.304
cap "latch_5/latch_one_5/c" "latch_5/latch_one_5/Vdd!" -1.968
cap "staticizer_2/staticizer_one_5/GND!" "m1_1343_911#" 154.337
cap "staticizer_2/staticizer_one_5/GND!" "a_678_924#" 181.284
cap "staticizer_2/Vdd!" "latch_5/latch_one_5/Vdd!" -1.476
cap "staticizer_2/staticizer_one_5/a_60_n45#" "staticizer_2/in5" 200.087
cap "latch_5/latch_one_5/c" "m1_1343_911#" 67.232
cap "staticizer_2/staticizer_one_5/GND!" "staticizer_2/in5" 12.91
cap "addsub_1/s5" "addsub_1/GND!" 19.2392
cap "latch_5/latch_one_5/a_30_n54#" "m1_1343_911#" 1.524
cap "latch_5/latch_one_5/c" "a_678_924#" 81.378
cap "m1_1343_911#" "staticizer_2/Vdd!" 58.7
cap "latch_5/latch_one_5/c" "staticizer_2/in5" 7.95
cap "staticizer_2/Vdd!" "a_678_924#" 58.7
cap "m1_1343_911#" "staticizer_2/staticizer_one_5/c" 63.648
cap "staticizer_2/staticizer_one_5/GND!" "latch_5/latch_one_5/c" 13.8522
cap "staticizer_2/staticizer_one_5/a_77_n45#" "m1_1343_911#" 9.998
cap "staticizer_2/staticizer_one_5/c" "a_678_924#" 76.935
cap "staticizer_2/in5" "staticizer_2/Vdd!" 11.166
cap "staticizer_2/staticizer_one_5/GND!" "staticizer_2/Vdd!" -0.984
cap "m1_1343_911#" "latch_5/latch_one_5/Vdd!" 58.7
subcap "m1_1843_911#" -938.181
cap "mux_8bit_1/in0_5" "mux_8bit_1/Vdd!" 58.7
cap "mux_8bit_1/in0_5" "mux_8bit_1/mux_one_5/inv2_1/Vdd!" 81.239
cap "mux_8bit_1/mux_one_5/inv2_2/out" "mux_8bit_1/mux_one_5/inv2_1/GND!" -1.42109e-14
cap "mux_8bit_1/in0_5" "mux_8bit_1/mux_one_5/inv2_2/out" 34.083
cap "mux_8bit_1/in0_5" "mux_8bit_1/sel" 58.7
cap "staticizer_2/staticizer_one_5/a_95_n27#" "m1_1343_911#" 2.805
cap "mux_8bit_1/in0_5" "mux_8bit_1/mux_one_5/inv2_1/in" 4.95
cap "staticizer_2/staticizer_one_5/a_60_n45#" "m1_1343_911#" -5.616
cap "staticizer_2/staticizer_one_5/c" "m1_1343_911#" 3.996
cap "a_678_924#" "mux_8bit_1/mux_one_5/inv2_1/GND!" 63.013
cap "staticizer_2/staticizer_one_5/a_77_n45#" "m1_1343_911#" 3.676
cap "mux_8bit_1/mux_one_5/inv2_2/out" "mux_8bit_1/mux_one_5/inv2_1/Vdd!" -2.84217e-14
cap "m1_1343_911#" "staticizer_2/staticizer_one_5/Vdd!" 4.776
cap "a_678_924#" "mux_8bit_1/Vdd!" 58.7
cap "mux_8bit_1/in0_5" "mux_8bit_1/mux_one_5/inv2_1/GND!" 18.437
cap "a_678_924#" "staticizer_2/staticizer_one_5/GND!" 4.329
cap "staticizer_2/staticizer_one_5/a_95_n45#" "m1_1343_911#" 4.212
cap "a_678_924#" "mux_8bit_1/sel" 58.7
cap "m1_1343_911#" "staticizer_2/staticizer_one_5/out" 3.111
cap "staticizer_2/staticizer_one_5/GND!" "m1_1343_911#" 2.59
cap "m1_1843_911#" "reg_5/reg_one_2/a_54_5#" 4.828
cap "reg_5/reg_one_2/r1" "a_678_924#" 58.7
cap "m1_1843_911#" "reg_5/reg_one_2/GND!" 61.832
cap "reg_5/reg_one_2/r0" "a_678_924#" 47.952
cap "m1_1843_911#" "mux_8bit_1/mux_one_5/inv2_1/GND!" 8.954
cap "mux_8bit_1/GND!" "m1_1843_911#" 58.7
cap "m1_1843_911#" "reg_5/reg_one_2/Vdd!" 161.6
cap "reg_5/reg_one_2/GND!" "reg_5/reg_one_2/r0" 1.13687e-13
cap "reg_5/port51" "a_678_924#" 73.199
cap "m1_1843_911#" "reg_5/reg_one_2/tmp" 4.948
cap "reg_5/port51" "reg_5/w" 5.072
cap "reg_5/reg_one_2/GND!" "a_678_924#" 111.819
cap "mux_8bit_1/mux_one_5/inv2_1/GND!" "a_678_924#" -6.916
cap "reg_5/port51" "reg_5/reg_one_2/GND!" 1.628
cap "mux_8bit_1/GND!" "a_678_924#" 58.7
cap "m1_1843_911#" "reg_5/reg_one_2/r1" 58.7
cap "a_678_924#" "reg_5/reg_one_2/Vdd!" 58.7
cap "m1_1843_911#" "reg_5/reg_one_2/r0" 24.728
cap "m1_1843_911#" "reg_5/port50" 6.6
cap "m1_1843_911#" "reg_5/reg_one_2/a_4_n13#" 27.497
cap "reg_5/w" "reg_5/port50" 67.0625
cap "reg_5/w" "m1_1843_911#" 58.7
cap "reg_5/port51" "reg_5/w" 69.0435
cap "reg_5/w" "a_678_924#" 58.7
cap "reg_5/reg_one_2/GND!" "reg_5/port50" 101.9
cap "reg_6/reg_one_2/r1" "reg_5/port50" 5.804
cap "reg_5/reg_one_2/GND!" "m1_1843_911#" -8.24
cap "reg_6/reg_one_2/r0" "reg_6/reg_one_2/GND!" 1.13687e-13
cap "reg_6/reg_one_2/GND!" "reg_5/port50" 151.215
cap "reg_6/reg_one_2/a_21_n13#" "reg_5/port50" 3.96
cap "m1_1843_911#" "reg_6/reg_one_2/GND!" 58.7
cap "reg_6/reg_one_2/r1" "reg_6/reg_one_2/GND!" -3.55271e-15
cap "reg_5/port51" "reg_6/reg_one_2/GND!" 58.7
cap "m1_1843_911#" "reg_5/reg_one_2/Vdd!" -2.417
cap "a_678_924#" "reg_6/reg_one_2/GND!" 106.485
cap "reg_5/port50" "reg_6/reg_one_2/tmp" 5.92
cap "m1_1843_911#" "reg_6/reg_one_2/tmp" 4.948
cap "reg_6/reg_one_2/r0" "reg_5/port50" 26.208
cap "reg_5/port51" "reg_6/reg_one_2/r0" 19.78
cap "reg_6/reg_one_2/port1" "reg_5/port50" 5.5
cap "reg_6/reg_one_2/r0" "m1_1843_911#" 24.728
cap "reg_6/reg_one_2/Vdd!" "reg_5/port50" 58.7
cap "reg_6/reg_one_2/r1" "reg_5/port50" 58.7
cap "reg_5/port51" "reg_5/reg_one_2/GND!" 1.628
cap "reg_6/reg_one_2/r0" "a_678_924#" 47.952
cap "m1_1843_911#" "reg_6/reg_one_2/a_54_5#" 4.828
cap "reg_6/reg_one_2/Vdd!" "reg_5/port51" 58.7
cap "m1_1843_911#" "reg_6/reg_one_2/r1" 58.7
cap "reg_5/port51" "reg_6/reg_one_2/r1" 58.7
cap "reg_6/reg_one_2/Vdd!" "m1_1843_911#" 160.588
cap "a_678_924#" "reg_5/reg_one_2/GND!" -2.667
cap "reg_6/reg_one_2/Vdd!" "a_678_924#" 58.7
cap "reg_6/reg_one_2/port1" "a_678_924#" 68.579
cap "reg_6/reg_one_2/a_4_n13#" "reg_5/port50" 87.672
cap "reg_6/reg_one_2/r1" "a_678_924#" 58.7
cap "reg_5/port51" "a_678_924#" -17.146
cap "reg_6/reg_one_2/a_4_n13#" "m1_1843_911#" 17.113
cap "a_2406_994#" "reg_6/reg_one_2/GND!" -2.667
cap "mux_8bit_2/out5" "a_2406_994#" 19.905
cap "a_2406_994#" "mux_8bit_2/sel" 58.7
cap "a_2406_994#" "mux_8bit_2/in0_5" 16.569
cap "mux_8bit_2/mux_one_5/inv2_2/out" "mux_8bit_2/in0_5" 31.608
cap "reg_6/w" "a_2764_919#" 58.7
cap "a_2406_994#" "mux_8bit_2/mux_one_5/inv2_2/out" 30.259
cap "mux_8bit_2/mux_one_5/inv2_1/in" "mux_8bit_2/in0_5" 13.19
cap "mux_8bit_2/in0_5" "mux_8bit_2/mux_one_5/inv2_1/GND!" 12.155
cap "reg_6/reg_one_2/Vdd!" "mux_8bit_2/in0_5" -1.405
cap "reg_6/w" "mux_8bit_2/in0_5" 58.7
cap "mux_8bit_2/in0_5" "reg_6/reg_one_2/GND!" 6.428
cap "reg_6/port51" "mux_8bit_2/mux_one_5/inv2_1/GND!" 63.013
cap "mux_8bit_2/in0_5" "reg_6/port50" 3.171
cap "reg_6/w" "reg_6/port51" 127.744
cap "a_2406_994#" "mux_8bit_2/mux_one_5/inv2_1/GND!" 22.523
cap "reg_6/reg_one_2/a_4_n13#" "mux_8bit_2/in0_5" -1.152
cap "a_2406_994#" "reg_6/w" 58.7
cap "a_2406_994#" "reg_6/reg_one_2/GND!" 16.316
cap "a_2406_994#" "reg_6/port50" 4.026
cap "a_2764_919#" "mux_8bit_2/Vdd!" 58.7
cap "mux_8bit_2/in0_5" "mux_8bit_2/mux_one_5/inv2_1/Vdd!" 103.83
cap "a_2406_994#" "reg_6/reg_one_2/a_4_n13#" -10.448
cap "mux_8bit_2/in0_5" "mux_8bit_2/Vdd!" 58.7
cap "a_2764_919#" "mux_8bit_2/sel" 58.7
cap "mux_8bit_2/Vdd!" "reg_6/port51" 58.7
cap "reg_6/reg_one_2/Vdd!" "reg_6/w" 8.88178e-16
cap "reg_6/reg_one_2/Vdd!" "reg_6/port50" -7.10543e-15
cap "a_2406_994#" "mux_8bit_2/mux_one_5/inv2_1/Vdd!" 17.542
cap "mux_8bit_2/in0_5" "mux_8bit_2/sel" 58.7
cap "a_2406_994#" "mux_8bit_2/Vdd!" 58.7
cap "reg_6/reg_one_2/GND!" "reg_6/port51" 4.295
cap "mux_8bit_2/sel" "reg_6/port51" 58.7
cap "a_2764_919#" "reg_7/reg_one_2/r1" 58.7
cap "reg_7/port51" "m1_1843_911#" 2.475
cap "reg_7/reg_one_2/GND!" "reg_7/reg_one_2/r0" 1.13687e-13
cap "m1_1843_911#" "reg_7/port50" 5.874
cap "a_2406_994#" "mux_8bit_2/mux_one_5/inv2_1/GND!" 12.194
cap "a_2406_994#" "reg_7/reg_one_2/tmp" 5.92
cap "reg_7/reg_one_2/a_21_n13#" "m1_1843_911#" 2.354
cap "a_678_924#" "reg_7/reg_one_2/r0" 47.952
cap "reg_7/reg_one_2/r0" "m1_1843_911#" 24.728
cap "a_2406_994#" "reg_7/port51" 5.5
cap "a_2406_994#" "reg_7/port50" 5.621
cap "reg_7/port51" "reg_7/w" 5.072
cap "mux_8bit_2/GND!" "a_678_924#" 58.7
cap "mux_8bit_2/GND!" "m1_1843_911#" 58.7
cap "a_2406_994#" "reg_7/reg_one_2/a_21_n13#" 3.96
cap "m1_1843_911#" "reg_7/reg_one_2/a_4_n13#" 26.037
cap "reg_7/reg_one_2/Vdd!" "a_678_924#" 58.7
cap "reg_7/reg_one_2/GND!" "m1_1843_911#" 61.832
cap "reg_7/reg_one_2/GND!" "a_678_924#" 111.819
cap "reg_7/reg_one_2/Vdd!" "m1_1843_911#" 172.472
cap "a_2406_994#" "reg_7/reg_one_2/r0" 26.208
cap "reg_7/reg_one_2/a_54_5#" "m1_1843_911#" 2.948
cap "a_2764_919#" "reg_7/reg_one_2/r0" 19.78
cap "reg_7/reg_one_2/r1" "a_678_924#" 58.7
cap "a_2406_994#" "mux_8bit_2/GND!" 58.7
cap "reg_7/reg_one_2/r1" "m1_1843_911#" 69.199
cap "a_2406_994#" "reg_7/reg_one_2/a_4_n13#" 93.704
cap "a_2406_994#" "reg_7/reg_one_2/Vdd!" 58.7
cap "a_2406_994#" "reg_7/reg_one_2/GND!" 164.616
cap "a_2764_919#" "mux_8bit_2/GND!" 58.7
cap "a_2764_919#" "reg_7/reg_one_2/GND!" 58.7
cap "reg_7/reg_one_2/Vdd!" "a_2764_919#" 58.7
cap "a_678_924#" "mux_8bit_2/mux_one_5/inv2_1/GND!" -6.916
cap "m1_1843_911#" "mux_8bit_2/mux_one_5/inv2_1/GND!" 16.082
cap "reg_7/port51" "reg_7/reg_one_2/GND!" 1.628
cap "a_2406_994#" "reg_7/reg_one_2/r1" 64.504
cap "m1_1843_911#" "reg_7/reg_one_2/tmp" 6.312
cap "reg_7/port51" "a_678_924#" 73.199
cap "reg_7/port50" "reg_7/w" 125.762
cap "reg_7/port51" "reg_7/reg_one_2/GND!" 1.628
cap "reg_7/port51" "addsub_2/sub" 11.825
cap "reg_7/port50" "addsub_2/b5" 36.385
cap "reg_7/port50" "addsub_2/addsub_one_5/Vdd!" 4.36
cap "reg_7/port51" "addsub_2/Vdd!" 11.825
cap "addsub_2/xor_5/GND!" "addsub_2/b5" 3.55271e-15
cap "m1_1843_911#" "reg_7/w" 58.7
cap "reg_7/port50" "reg_7/reg_one_2/GND!" -3.048
cap "reg_7/port50" "addsub_2/sub" 113.342
cap "m1_1843_911#" "addsub_2/b5" 13.965
cap "m1_1843_911#" "addsub_2/addsub_one_5/Vdd!" 18.011
cap "a_678_924#" "reg_7/w" 58.7
cap "m1_1843_911#" "reg_7/reg_one_2/Vdd!" -2.417
cap "addsub_2/b5" "a_678_924#" 11.825
cap "reg_7/reg_one_2/GND!" "reg_7/port50" 92.836
cap "m1_1843_911#" "addsub_2/sub" 11.825
cap "reg_7/port51" "a_678_924#" -17.146
cap "reg_7/port51" "reg_7/w" 127.744
cap "reg_7/reg_one_2/GND!" "a_678_924#" -2.667
cap "m1_1843_911#" "addsub_2/Vdd!" 11.825
cap "a_678_924#" "addsub_2/sub" 11.825
cap "reg_7/reg_one_2/GND!" "m1_1843_911#" -8.24
cap "reg_7/port51" "addsub_2/b5" 11.825
cap "m1_1843_911#" "addsub_2/xor_5/GND!" 16.268
cap "addsub_2/Vdd!" "a_678_924#" 11.825
subcap "a_2516_921#" -30.357
cap "a_678_924#" "addsub_2/addsub_one_5/Vdd!" 13.563
cap "addsub_2/addsub_one_5/a_35_n41#" "m1_1843_911#" 19.78
cap "a_2764_919#" "addsub_2/addsub_one_6/GND!" 45.221
cap "addsub_2/addsub_one_6/GND!" "a_678_924#" 52.81
cap "latch_6/in5" "latch_6/latch_one_5/Vdd!" -12.402
cap "latch_6/in5" "addsub_2/addsub_one_6/GND!" 76.9567
cap "m1_1843_911#" "addsub_2/addsub_one_6/Vdd!" -4.455
cap "m1_1843_911#" "addsub_2/addsub_one_5/a_78_n41#" 54.237
cap "latch_6/in5" "m1_1843_911#" 101.742
cap "m1_1843_911#" "addsub_2/addsub_one_5/GND!" 18.16
cap "a_2764_919#" "addsub_2/addsub_one_6/Vdd!" -4.455
cap "a_678_924#" "addsub_2/addsub_one_6/Vdd!" -4.455
cap "latch_6/in5" "latch_6/latch_one_5/a_n5_n54#" 19.2392
cap "addsub_2/addsub_one_6/cin" "a_2764_919#" 2.474
cap "addsub_2/addsub_one_6/cin" "a_678_924#" 20.38
cap "m1_1843_911#" "addsub_2/addsub_one_5/Vdd!" 32.267
cap "m1_1843_911#" "addsub_2/addsub_one_6/GND!" 33.095
cap "addsub_2/addsub_one_5/a_35_n41#" "addsub_2/addsub_one_6/GND!" 5.68434e-14
subcap "a_2575_924#" -134.51
subcap "a_2516_921#" -105.445
cap "latch_6/latch_one_5/c" "a_2764_919#" 58.7
cap "staticizer_3/staticizer_one_5/a_60_n45#" "m1_1843_911#" 12.285
cap "addsub_2/GND!" "latch_6/in5" 19.2392
cap "staticizer_3/staticizer_one_5/c" "m1_1843_911#" 60.064
cap "staticizer_3/Vdd!" "a_2764_919#" 58.7
cap "latch_6/latch_one_5/c" "latch_6/latch_one_5/Vdd!" -2.576
cap "latch_6/latch_one_5/a_n5_n54#" "latch_6/in5" 57.7175
cap "latch_6/latch_one_5/c" "m1_1843_911#" 58.7
cap "staticizer_3/staticizer_one_5/c" "a_678_924#" 76.935
cap "latch_6/latch_one_5/c" "staticizer_3/staticizer_one_5/GND!" 13.8522
cap "latch_6/latch_one_5/Vdd!" "staticizer_3/in5" 68.852
cap "latch_6/latch_one_5/Vdd!" "a_2764_919#" 58.7
cap "m1_1843_911#" "staticizer_3/staticizer_one_5/a_77_n45#" 3.355
cap "latch_6/latch_one_5/a_n5_n54#" "m1_1843_911#" 12.755
cap "latch_6/latch_one_5/a_30_n35#" "m1_1843_911#" 4.828
cap "staticizer_3/Vdd!" "m1_1843_911#" 58.7
cap "m1_1843_911#" "staticizer_3/in5" 12.904
cap "latch_6/latch_one_5/c" "a_678_924#" 81.378
cap "latch_6/in5" "latch_6/latch_one_5/Vdd!" 19.399
cap "staticizer_3/staticizer_one_5/GND!" "staticizer_3/in5" 10.156
cap "staticizer_3/staticizer_one_5/GND!" "a_2764_919#" 117.4
cap "latch_6/in5" "m1_1843_911#" 4.948
cap "a_678_924#" "staticizer_3/Vdd!" 58.7
cap "m1_1843_911#" "latch_6/latch_one_5/Vdd!" 123.213
cap "staticizer_3/staticizer_one_5/GND!" "latch_6/latch_one_5/Vdd!" 5.63993e-14
cap "staticizer_3/staticizer_one_5/Vdd!" "m1_1843_911#" 42.294
cap "staticizer_3/staticizer_one_5/a_60_n45#" "staticizer_3/in5" 150.065
cap "staticizer_3/staticizer_one_5/GND!" "m1_1843_911#" 117.4
cap "latch_6/latch_one_5/a_12_n54#" "m1_1843_911#" 4.948
cap "a_678_924#" "latch_6/latch_one_5/Vdd!" 58.7
cap "staticizer_3/staticizer_one_5/c" "a_2764_919#" 58.7
cap "latch_6/latch_one_5/c" "staticizer_3/Vdd!" 1073
cap "latch_6/latch_one_5/c" "staticizer_3/in5" 9.252
cap "staticizer_3/staticizer_one_5/GND!" "a_678_924#" 181.284
subcap "a_2699_924#" -134.51
cap "latch_7/latch_one_5/GND!" "latch_7/out5" 10.156
cap "latch_7/latch_one_5/c" "latch_7/latch_one_5/Vdd!" -2.576
cap "latch_7/latch_one_5/GND!" "a_2764_919#" 77.41
cap "staticizer_4/Vdd!" "a_2764_919#" 58.7
cap "staticizer_3/staticizer_one_5/out" "staticizer_3/staticizer_one_5/a_95_n27#" 2.948
cap "staticizer_4/staticizer_one_5/a_60_n45#" "latch_7/latch_one_5/Vdd!" 7.10543e-15
cap "latch_7/latch_one_5/c" "latch_7/out5" 9.252
cap "staticizer_3/staticizer_one_5/c" "staticizer_3/staticizer_one_5/GND!" -1.42109e-14
cap "latch_7/latch_one_5/Vdd!" "latch_7/in5" 286.786
cap "staticizer_3/staticizer_one_5/a_77_n45#" "staticizer_3/staticizer_one_5/out" 4.948
cap "latch_7/in5" "staticizer_3/staticizer_one_5/Vdd!" 11.463
cap "latch_7/latch_one_5/c" "a_2764_919#" 58.7
cap "staticizer_4/staticizer_one_5/a_60_n45#" "latch_7/out5" 150.065
cap "latch_7/latch_one_5/Vdd!" "latch_7/out5" 68.852
cap "latch_7/latch_one_5/c" "staticizer_4/Vdd!" 1073
cap "latch_7/latch_one_5/c" "latch_7/latch_one_5/GND!" 13.8522
cap "latch_7/latch_one_5/Vdd!" "a_2764_919#" 58.7
cap "staticizer_3/staticizer_one_5/out" "staticizer_3/staticizer_one_5/a_60_n45#" -5.616
cap "latch_7/latch_one_5/a_n5_n54#" "latch_7/in5" 57.7175
cap "latch_7/latch_one_5/Vdd!" "latch_7/latch_one_5/GND!" -1.13687e-13
cap "latch_7/latch_one_5/GND!" "latch_7/in5" 6.956
cap "staticizer_3/staticizer_one_5/a_77_n45#" "staticizer_3/staticizer_one_5/Vdd!" -3.55271e-15
cap "staticizer_3/staticizer_one_5/GND!" "latch_7/in5" 17.972
cap "staticizer_3/staticizer_one_5/out" "latch_7/in5" 57.7175
cap "staticizer_3/staticizer_one_5/out" "staticizer_3/staticizer_one_5/Vdd!" 11.855
subcap "a_2764_919#" -842.542
subcap "a_2823_924#" -178.082
cap "latch_8/latch_one_5/Vdd!" "latch_8/out5" -1.162
cap "latch_8/latch_one_5/GND!" "latch_8/in5" 6.956
cap "latch_8/latch_one_5/c" "latch_8/out5" -0.42
cap "latch_8/latch_one_5/Vdd!" "latch_8/in5" 367.261
cap "staticizer_4/staticizer_one_5/c" "latch_8/in5" 58.7
cap "staticizer_4/staticizer_one_5/Vdd!" "latch_8/in5" 11.463
cap "latch_8/in5" "staticizer_4/staticizer_one_5/GND!" 21.105
cap "staticizer_4/staticizer_one_5/a_60_n45#" "staticizer_4/staticizer_one_5/GND!" 2.84217e-14
cap "latch_8/latch_one_5/a_n5_n54#" "latch_8/in5" 57.7175
cap "latch_8/in5" "staticizer_4/staticizer_one_5/out" 57.7175
subcap "a_2823_924#" -85.11
cap "latch_8/latch_one_5/GND!" "staticizer_5/staticizer_one_5/a_60_n45#" -7.10543e-15
cap "latch_8/latch_one_5/c" "latch_8/latch_one_5/Vdd!" -2.576
cap "latch_8/latch_one_5/c" "staticizer_5/Vdd!" 1073
cap "latch_8/latch_one_5/Vdd!" "staticizer_5/staticizer_one_5/a_60_n45#" 7.10543e-15
cap "latch_8/latch_one_5/GND!" "latch_8/out5" 10.156
cap "latch_8/latch_one_5/Vdd!" "latch_8/out5" 68.852
cap "latch_8/latch_one_5/c" "latch_8/out5" 9.252
cap "latch_8/out5" "staticizer_5/staticizer_one_5/a_60_n45#" 150.065
cap "latch_8/latch_one_5/c" "latch_8/latch_one_5/GND!" 13.8522
cap "staticizer_1/staticizer_one_5/Vdd!" "latch_4/out5" 32.424
cap "staticizer_1/staticizer_one_5/Vdd!" "latch_4/c" 1073
subcap "data_in5" -223.416
subcap "rx5" -2054.95
cap "latch_0/latch_one_5/Vdd!" "latch_0/latch_one_5/a_12_n54#" -1.13687e-13
cap "latch_0/in5" "latch_0/latch_one_5/Vdd!" 40.2375
cap "latch_0/latch_one_5/Vdd!" "latch_0/c" 1073
cap "latch_0/out5" "latch_0/latch_one_5/Vdd!" 32.424
cap "latch_0/latch_one_5/Vdd!" "latch_0/GND!" 2.27374e-13
subcap "m1_160_945#" -2573.96
cap "staticizer_0/staticizer_one_5/Vdd!" "latch_0/out5" 9.415
cap "latch_3/latch_one_5/Vdd!" "shift_0/shift_one_5/inv_3/in" 46.174
cap "fblock_0/fblock_one_5/2mux_nr_2/s" "fblock_0/fblock_one_5/2mux_nr_2/Vdd!" -5.68434e-14
cap "fblock_0/fblock_one_5/2mux_nr_2/Vdd!" "fblock_0/g3" -3.55271e-15
cap "fblock_0/fblock_one_5/2mux_nr_0/Vdd!" "fblock_0/b5" 11.239
cap "fblock_0/fblock_one_5/2mux_nr_0/in1" "fblock_0/b5" 4.95
cap "fblock_0/g3" "fblock_0/b5" 140.424
cap "fblock_0/fblock_one_5/2mux_nr_2/in1" "fblock_0/b5" 11.825
cap "fblock_0/fblock_one_5/2mux_nr_0/a_n17_n11#" "fblock_0/b5" 33.597
cap "fblock_0/fblock_one_5/2mux_nr_0/in0" "fblock_0/b5" 7.975
cap "latch_3/latch_one_5/Vdd!" "latch_3/latch_one_5/a_12_n54#" 1.42109e-14
cap "fblock_0/g2" "fblock_0/b5" 58.7
cap "fblock_0/fblock_one_5/2mux_nr_0/GND!" "fblock_0/b5" 68.584
cap "fblock_0/fblock_one_5/2mux_nr_1/s" "a_678_924#" 16.386
cap "fblock_0/Vdd!" "a_678_924#" 58.7
cap "a_678_924#" "fblock_0/fblock_one_5/g0" 58.7
cap "fblock_0/fblock_one_5/2mux_nr_2/in0" "a_678_924#" 11.825
cap "latch_1/latch_one_5/Vdd!" "fblock_0/Vdd!" 1341.25
cap "fblock_0/fblock_one_5/2mux_nr_1/in1" "a_678_924#" 4.95
cap "latch_1/latch_one_5/Vdd!" "a_678_924#" 58.7
cap "fblock_0/fblock_one_5/2mux_nr_1/GND!" "a_678_924#" 24.128
cap "latch_1/GND!" "a_678_924#" 58.7
cap "fblock_0/fblock_one_5/2mux_nr_1/a_n17_n11#" "a_678_924#" 31.949
cap "fblock_0/fblock_one_5/2mux_nr_1/in0" "a_678_924#" 2.75
cap "a_678_924#" "fblock_0/fblock_one_5/f" 25.152
cap "a_678_924#" "fblock_0/fblock_one_5/g1" 58.7
subcap "a_678_924#" -2743.1
cap "addsub_0/b5" "addsub_0/xor_5/a_69_n42#" 2.457
cap "addsub_0/b5" "addsub_0/xor_5/a_89_n31#" 3.068
cap "addsub_0/xor_5/a_100_n42#" "addsub_0/b5" 0.707
cap "addsub_0/xor_5/GND!" "addsub_0/b5" 75.6667
cap "addsub_0/b5" "addsub_0/xor_5/b" 15.993
cap "addsub_0/b5" "addsub_0/xor_5/out" 31.486
cap "latch_1/c" "addsub_0/b5" 58.7
cap "addsub_0/b5" "addsub_0/xor_5/a_61_n31#" 7.218
cap "addsub_0/a5" "addsub_0/addsub_one_5/a_78_n41#" 11.825
cap "addsub_0/addsub_one_5/GND!" "addsub_0/addsub_one_5/a_35_n41#" -5.68434e-14
cap "addsub_0/addsub_one_5/a_89_9#" "addsub_0/a5" 4.7
cap "addsub_0/a5" "addsub_0/xor_5/a" 2.424
cap "addsub_0/xor_5/a_61_n1#" "addsub_0/a5" 141.539
cap "addsub_0/a5" "addsub_0/xor_5/Vdd!" 182.581
cap "addsub_0/xor_5/a_89_n31#" "addsub_0/a5" 2.424
cap "addsub_0/xor_5/b" "addsub_0/a5" 2.424
cap "addsub_0/a5" "addsub_0/addsub_one_5/a_35_n41#" 19.78
cap "addsub_0/a5" "addsub_0/addsub_one_5/b" 98.187
cap "addsub_0/addsub_one_5/GND!" "addsub_0/a5" 5.439
cap "addsub_0/a5" "addsub_0/xor_5/a_61_n31#" 2.424
cap "addsub_0/a5" "addsub_0/addsub_one_5/GND!" 20.114
cap "addsub_0/a5" "addsub_0/addsub_one_5/a_89_n41#" 2.35
cap "latch_2/latch_one_5/a_30_n35#" "rx5" 1.524
cap "latch_2/c" "rx5" 58.7
cap "reg_0/in5" "reg_0/r0" 153.495
cap "latch_2/latch_one_5/a_n5_n54#" "rx5" 2.844
cap "latch_2/latch_one_5/out" "rx5" 4.341
cap "addsub_0/addsub_one_5/b" "rx5" -2.068
cap "latch_2/latch_one_5/a_12_n54#" "rx5" 37.778
cap "latch_2/latch_one_5/c" "rx5" 2.844
cap "latch_2/GND!" "rx5" 58.7
cap "reg_0/r0" "rx5" 19.78
cap "latch_2/latch_one_5/Vdd!" "rx5" 116.636
cap "latch_2/latch_one_5/in" "rx5" 3.468
cap "addsub_0/addsub_one_5/GND!" "rx5" 24.915
cap "reg_0/in5" "latch_2/c" 429.2
cap "latch_2/latch_one_5/a_n5_n54#" "rx5" 3.351
cap "reg_0/reg_one_2/tmp" "m1_160_945#" 4.389
cap "rx5" "reg_0/reg_one_2/a_4_n13#" 24.041
cap "reg_0/reg_one_2/r1" "m1_160_945#" 58.7
cap "reg_0/reg_one_2/w" "m1_160_945#" 4.382
cap "m1_160_945#" "reg_0/r0" -7.416
cap "rx5" "reg_0/reg_one_2/tmp" 4.948
cap "reg_0/reg_one_2/a_16_27#" "m1_160_945#" 8.46
cap "rx5" "reg_0/w" 166
cap "rx5" "reg_0/GND!" 58.7
cap "reg_0/in5" "m1_160_945#" 14.786
cap "reg_0/reg_one_2/GND!" "rx5" 6.428
cap "m1_160_945#" "reg_1/r0" 63.6875
cap "rx5" "reg_0/reg_one_2/Vdd!" 136.941
cap "reg_0/reg_one_2/tmp" "m1_160_945#" 4.324
cap "reg_0/GND!" "m1_160_945#" 58.7
cap "reg_0/in5" "reg_0/r0" -5.072
cap "reg_0/w" "m1_160_945#" 58.7
cap "reg_0/reg_one_2/r1" "rx5" 70.642
cap "reg_0/reg_one_2/GND!" "reg_0/reg_one_2/Vdd!" -1.42109e-14
cap "rx5" "reg_0/r0" -7.416
cap "reg_0/reg_one_2/GND!" "m1_160_945#" 6.428
cap "reg_0/reg_one_2/Vdd!" "m1_160_945#" 165.183
cap "reg_0/reg_one_2/a_33_32#" "m1_160_945#" 64.099
cap "rx5" "reg_0/reg_one_2/a_21_n13#" 20.118
cap "reg_1/in5" "reg_1/w" 58.7
cap "reg_1/in5" "reg_1/reg_one_2/Vdd!" 165.183
cap "reg_1/in5" "reg_1/reg_one_2/GND!" 6.428
cap "reg_1/in5" "reg_1/reg_one_2/w" 4.382
cap "reg_1/in5" "reg_1/GND!" 58.7
cap "reg_1/in5" "reg_1/reg_one_2/a_16_27#" 8.46
cap "reg_1/in5" "reg_1/reg_one_2/tmp" 4.389
cap "reg_1/in5" "reg_1/reg_one_2/a_33_32#" 64.099
cap "reg_1/in5" "reg_1/r0" 89.8075
cap "reg_1/reg_one_2/Vdd!" "reg_1/reg_one_2/GND!" -1.42109e-14
cap "reg_1/in5" "reg_1/reg_one_2/r1" 58.7
cap "reg_1/in5" "reg_1/reg_one_2/tmp" 4.324
cap "reg_2/in5" "reg_2/reg_one_2/a_33_32#" 64.099
cap "reg_2/reg_one_2/r1" "reg_2/reg_one_2/Vdd!" 1.13687e-13
cap "reg_2/in5" "reg_2/w" 58.7
cap "reg_2/in5" "reg_2/GND!" 58.7
cap "reg_2/reg_one_2/GND!" "reg_2/in5" 6.428
cap "reg_2/in5" "reg_2/reg_one_2/a_16_27#" 8.46
cap "reg_2/in5" "reg_2/reg_one_2/Vdd!" 165.183
cap "reg_2/reg_one_2/GND!" "reg_2/reg_one_2/Vdd!" -1.42109e-14
cap "reg_2/r0" "reg_2/in5" 153.495
cap "reg_2/reg_one_2/r1" "reg_2/in5" 58.7
cap "reg_2/reg_one_2/tmp" "reg_2/in5" 4.324
cap "reg_2/in5" "reg_2/reg_one_2/tmp" 4.389
cap "reg_2/in5" "reg_2/reg_one_2/w" 4.382
cap "reg_3/in5" "reg_3/GND!" 58.7
cap "reg_3/in5" "reg_3/reg_one_2/w" 1.248
cap "reg_3/in5" "reg_3/reg_one_2/a_33_32#" 37.723
cap "reg_3/reg_one_2/r1" "reg_3/in5" 58.7
cap "reg_3/in5" "reg_3/reg_one_2/tmp" 6.6
cap "reg_3/reg_one_2/r1" "reg_3/reg_one_2/Vdd!" 1.13687e-13
cap "reg_3/reg_one_2/Vdd!" "reg_3/in5" 76.383
cap "reg_3/in5" "reg_3/reg_one_2/GND!" 17.683
cap "reg_3/in5" "reg_3/reg_one_2/GND!" 3.132
cap "reg_3/in5" "reg_3/r0" 153.495
cap "reg_3/in5" "reg_3/reg_one_2/a_16_27#" 4.95
cap "reg_3/in5" "reg_3/reg_one_2/tmp" 1.248
cap "reg_3/reg_one_2/GND!" "mux_8bit_0/in1_5" -2.948
cap "reg_3/reg_one_2/GND!" "mux_8bit_0/in1_5" -8.24
cap "mux_8bit_0/in1_5" "mux_8bit_0/mux_one_5/GND!" 15.908
cap "mux_8bit_0/mux_one_5/inv2_0/out" "mux_8bit_0/mux_one_5/GND!" 1.42109e-14
cap "mux_8bit_0/mux_one_5/inv2_0/out" "mux_8bit_0/in1_5" 18.535
cap "reg_3/reg_one_2/a_33_32#" "mux_8bit_0/in1_5" -4.455
cap "mux_8bit_0/in1_5" "mux_8bit_0/mux_one_5/2mux_nr_0/a_n17_n11#" 36.092
cap "reg_3/reg_one_2/w" "mux_8bit_0/in1_5" 58.7
cap "reg_3/reg_one_2/Vdd!" "mux_8bit_0/in1_5" -2.948
cap "reg_3/reg_one_2/GND!" "reg_3/reg_one_2/GND!" 8.88178e-16
cap "mux_8bit_0/mux_one_5/sel" "mux_8bit_0/in1_5" 63.256
cap "mux_8bit_0/mux_one_5/Vdd!" "mux_8bit_0/in1_5" 98.617
cap "reg_4/reg_one_2/Vdd!" "m1_160_945#" 58.7
cap "reg_4/reg_one_2/GND!" "m1_160_945#" 134.305
cap "reg_4/in5" "reg_4/reg_one_2/Vdd!" 16.268
cap "reg_4/GND!" "m1_160_945#" 58.7
cap "reg_4/reg_one_2/w" "m1_160_945#" 5.064
cap "m1_160_945#" "mux_8bit_0/mux_one_5/GND!" 67.786
cap "mux_8bit_0/mux_one_5/2mux_nr_0/a_n17_n11#" "m1_160_945#" -5.178
cap "reg_4/in5" "m1_160_945#" 2.844
cap "m1_160_945#" "reg_4/reg_one_2/a_16_27#" 7.71
cap "reg_4/reg_one_2/tmp" "m1_160_945#" 6.507
cap "reg_4/in5" "mux_8bit_0/mux_one_5/GND!" 86.5763
cap "reg_4/reg_one_2/a_33_32#" "m1_160_945#" 7.233
cap "reg_4/r0" "m1_160_945#" 19.78
cap "mux_8bit_0/mux_one_5/2mux_nr_0/s" "m1_160_945#" 4.948
cap "m1_160_945#" "reg_4/reg_one_2/r1" 58.7
cap "reg_4/r0" "mux_8bit_0/mux_one_5/GND!" 165.587
cap "reg_4/in5" "reg_4/r0" 37.21
cap "mux_8bit_0/mux_one_5/2mux_nr_0/a_n17_n11#" "mux_8bit_0/mux_one_5/GND!" 3.55271e-15
subcap "a_1545_928#" -73.342
subcap "a_1606_994#" -385.452
cap "m1_160_945#" "addsub_1/xor_5/a_61_n1#" 5.568
cap "m1_160_945#" "addsub_1/xor_5/Vdd!" 15.72
cap "addsub_1/a5" "addsub_1/xor_5/out" 36.877
cap "reg_4/reg_one_2/w" "m1_160_945#" 58.7
cap "addsub_1/xor_5/b" "addsub_1/a5" 2.424
cap "addsub_1/xor_5/a_89_n31#" "m1_160_945#" 17.316
cap "m1_160_945#" "addsub_1/b5" 26.517
cap "m1_160_945#" "reg_4/reg_one_2/GND!" -23.072
cap "addsub_1/a5" "addsub_1/xor_5/a_61_n31#" 2.424
cap "m1_160_945#" "addsub_1/xor_5/out" 97.913
cap "addsub_1/xor_5/b" "m1_160_945#" 11.825
cap "addsub_1/a5" "addsub_1/xor_5/a_61_n1#" 174.249
cap "addsub_1/xor_5/b" "addsub_1/b5" 2.3087
cap "addsub_1/a5" "addsub_1/xor_5/Vdd!" 123.156
cap "m1_160_945#" "reg_4/reg_one_2/GND!" -2.417
cap "reg_4/reg_one_2/a_33_32#" "m1_160_945#" -12.339
cap "m1_160_945#" "addsub_1/xor_5/a_61_n31#" 19.78
cap "addsub_1/xor_5/a_89_n31#" "addsub_1/a5" 2.424
cap "addsub_1/xor_5/a_61_n31#" "addsub_1/b5" -9.50351e-14
cap "addsub_1/a5" "addsub_1/b5" 2.424
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_72_n41#" 2.1
cap "addsub_1/addsub_one_5/cin" "m1_160_945#" 1.56
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_11_n41#" 11.28
cap "addsub_1/addsub_one_5/GND!" "m1_160_945#" 38.289
cap "addsub_1/addsub_one_5/a_78_n41#" "m1_160_945#" 35.835
cap "addsub_1/xor_5/Vdd!" "m1_160_945#" 3.171
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_89_n41#" 22.875
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_35_n41#" 14.854
cap "a_2510_1893#" "addsub_1/addsub_one_5/b" 16.816
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_66_n41#" 2.1
cap "addsub_1/addsub_one_5/GND!" "addsub_1/addsub_one_5/b" -2.27374e-13
cap "addsub_1/addsub_one_5/b" "m1_160_945#" 95.736
cap "addsub_1/addsub_one_5/a_35_n41#" "m1_160_945#" 51.712
cap "a_2510_1893#" "addsub_1/a5" 12.612
cap "a_2510_1893#" "addsub_1/addsub_one_5/cin" 12.612
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_78_n41#" 10.86
cap "addsub_1/addsub_one_5/GND!" "a_2510_1893#" 66.999
cap "a_2510_1893#" "addsub_1/addsub_one_5/a_29_n41#" 2.1
subcap "a_1776_924#" -120.065
cap "staticizer_2/GND!" "m1_160_945#" 58.7
cap "staticizer_2/c" "m1_160_945#" 58.7
cap "latch_5/c" "staticizer_2/staticizer_one_5/Vdd!" 1073
cap "latch_5/c" "m1_160_945#" 58.7
cap "staticizer_2/in5" "staticizer_2/staticizer_one_5/Vdd!" 37.056
cap "staticizer_2/staticizer_one_5/Vdd!" "m1_160_945#" 117.4
cap "staticizer_2/staticizer_one_5/a_60_n45#" "staticizer_2/staticizer_one_5/Vdd!" -1.42109e-14
cap "latch_5/GND!" "m1_160_945#" 58.7
cap "mux_8bit_1/mux_one_5/sel" "mux_8bit_1/in1_5" 63.256
cap "staticizer_2/staticizer_one_5/a_95_n27#" "staticizer_2/staticizer_one_5/out" 2.805
cap "mux_8bit_1/mux_one_5/Vdd!" "mux_8bit_1/in1_5" 96.331
cap "mux_8bit_1/mux_one_5/GND!" "mux_8bit_1/in1_5" 15.908
cap "mux_8bit_1/mux_one_5/2mux_nr_0/a_n17_n11#" "mux_8bit_1/in1_5" 36.092
cap "staticizer_2/staticizer_one_5/a_77_n45#" "staticizer_2/staticizer_one_5/out" 15.376
cap "mux_8bit_1/mux_one_5/inv2_0/out" "mux_8bit_1/in1_5" 18.535
cap "staticizer_2/staticizer_one_5/out" "staticizer_2/staticizer_one_5/Vdd!" 6.811
cap "mux_8bit_1/mux_one_5/GND!" "m1_160_945#" 67.786
cap "mux_8bit_1/mux_one_5/2mux_nr_0/a_n17_n11#" "mux_8bit_1/mux_one_5/GND!" 3.55271e-15
cap "reg_5/reg_one_2/Vdd!" "reg_5/in5" 16.268
cap "reg_5/in5" "reg_5/r0" 37.21
cap "reg_5/reg_one_2/w" "m1_160_945#" 5.064
cap "mux_8bit_1/mux_one_5/GND!" "reg_5/in5" 86.5763
cap "reg_5/in5" "m1_160_945#" 2.844
cap "mux_8bit_1/mux_one_5/2mux_nr_0/s" "m1_160_945#" 4.948
cap "reg_5/reg_one_2/tmp" "m1_160_945#" 6.507
cap "reg_5/reg_one_2/a_16_27#" "m1_160_945#" 7.71
cap "mux_8bit_1/mux_one_5/2mux_nr_0/a_n17_n11#" "m1_160_945#" -5.178
cap "reg_5/reg_one_2/Vdd!" "m1_160_945#" 58.7
cap "reg_5/reg_one_2/a_33_32#" "m1_160_945#" 7.233
cap "mux_8bit_1/mux_one_5/GND!" "reg_5/r0" 165.587
cap "reg_5/r0" "m1_160_945#" 19.78
cap "reg_5/reg_one_2/GND!" "m1_160_945#" 134.305
cap "reg_5/GND!" "m1_160_945#" 58.7
cap "reg_5/reg_one_2/r1" "m1_160_945#" 58.7
cap "reg_6/reg_one_2/a_16_27#" "reg_6/in5" 7.71
cap "reg_6/reg_one_2/Vdd!" "reg_6/in5" 58.7
cap "reg_6/reg_one_2/GND!" "reg_6/in5" 124.114
cap "reg_5/w" "reg_6/in5" 58.7
cap "reg_6/reg_one_2/r1" "reg_6/in5" 58.7
cap "reg_6/reg_one_2/w" "reg_6/in5" 2.844
cap "reg_5/reg_one_2/a_33_32#" "reg_6/in5" -12.339
cap "reg_6/r0" "reg_6/in5" 128.02
cap "reg_6/reg_one_2/w" "reg_6/in5" 2.22
cap "reg_5/reg_one_2/GND!" "reg_5/reg_one_2/GND!" 8.88178e-16
cap "reg_6/reg_one_2/tmp" "reg_6/in5" 4.461
cap "reg_6/GND!" "reg_6/in5" 58.7
cap "reg_5/reg_one_2/GND!" "reg_6/in5" -2.417
cap "reg_5/reg_one_2/GND!" "reg_6/in5" -23.072
cap "reg_6/reg_one_2/a_33_32#" "reg_6/in5" 2.844
cap "reg_6/reg_one_2/a_33_32#" "mux_8bit_2/in1_5" 4.389
cap "reg_6/reg_one_2/Vdd!" "reg_6/reg_one_2/GND!" -7.10543e-15
cap "reg_6/reg_one_2/GND!" "mux_8bit_2/in1_5" -1.886
cap "reg_6/reg_one_2/a_33_32#" "reg_6/reg_one_2/GND!" 2.84217e-14
cap "reg_6/reg_one_2/tmp" "mux_8bit_2/in1_5" -4.818
cap "reg_6/reg_one_2/GND!" "mux_8bit_2/in1_5" 8.836
cap "mux_8bit_2/mux_one_5/inv2_0/out" "mux_8bit_2/mux_one_5/GND!" 1.42109e-14
cap "reg_6/reg_one_2/w" "mux_8bit_2/in1_5" 97.0214
cap "mux_8bit_2/mux_one_5/GND!" "mux_8bit_2/in1_5" 2.035
cap "reg_6/reg_one_2/Vdd!" "reg_6/reg_one_2/a_33_32#" -7.10543e-15
cap "mux_8bit_2/mux_one_5/Vdd!" "mux_8bit_2/in1_5" 2.035
cap "reg_6/reg_one_2/GND!" "reg_6/reg_one_2/tmp" -7.10543e-15
cap "mux_8bit_2/mux_one_5/GND!" "mux_8bit_2/mux_one_5/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "mux_8bit_2/mux_one_5/GND!" "mux_8bit_2/mux_one_5/2mux_nr_0/out" 86.5763
cap "mux_8bit_2/mux_one_5/GND!" "reg_7/r0" 165.587
cap "reg_7/r0" "mux_8bit_2/mux_one_5/2mux_nr_0/out" 37.21
cap "mux_8bit_2/mux_one_5/2mux_nr_0/out" "reg_7/reg_one_2/Vdd!" 16.268
subcap "a_2406_994#" -772.549
cap "addsub_2/a5" "addsub_2/xor_5/a_89_n31#" 2.424
cap "addsub_2/a5" "addsub_2/b5" 2.424
cap "addsub_2/xor_5/a_61_n1#" "addsub_2/a5" 174.249
cap "addsub_2/xor_5/Vdd!" "addsub_2/a5" 123.156
cap "addsub_2/a5" "addsub_2/xor_5/out" 36.877
cap "addsub_2/xor_5/a_61_n31#" "addsub_2/b5" -1.13687e-13
cap "addsub_2/xor_5/a_61_n31#" "addsub_2/a5" 2.424
cap "addsub_2/a5" "addsub_2/xor_5/b" 2.424
cap "addsub_2/addsub_one_5/GND!" "addsub_2/addsub_one_5/b" -2.27374e-13
subcap "a_2575_924#" -109.58
cap "staticizer_3/staticizer_one_5/Vdd!" "staticizer_3/staticizer_one_5/a_60_n45#" -1.42109e-14
cap "staticizer_3/in5" "staticizer_3/staticizer_one_5/Vdd!" 37.056
cap "staticizer_3/staticizer_one_5/Vdd!" "latch_6/c" 1073
subcap "a_2699_924#" -182.462
cap "staticizer_3/staticizer_one_5/Vdd!" "staticizer_3/staticizer_one_5/a_77_n45#" 2.84217e-14
cap "latch_7/latch_one_5/Vdd!" "staticizer_4/staticizer_one_5/a_60_n45#" -7.10543e-15
cap "staticizer_4/in5" "latch_7/latch_one_5/Vdd!" 37.056
cap "staticizer_3/staticizer_one_5/Vdd!" "staticizer_3/staticizer_one_5/out" 11.064
cap "latch_7/latch_one_5/Vdd!" "latch_7/c" 1073
subcap "a_2823_924#" -211.432
subcap "a_2823_924#" -182.462
cap "staticizer_5/staticizer_one_5/Vdd!" "latch_8/c" 1073
cap "staticizer_5/staticizer_one_5/Vdd!" "staticizer_5/in5" 37.056
cap "staticizer_5/staticizer_one_5/Vdd!" "staticizer_5/staticizer_one_5/a_60_n45#" -7.10543e-15
cap "latch_4/latch_one_4/c" "staticizer_1/staticizer_one_4/GND!" 18.4696
cap "staticizer_1/staticizer_one_4/GND!" "staticizer_1/staticizer_one_4/Vdd!" 1.13687e-13
cap "staticizer_1/staticizer_one_4/a_60_n45#" "staticizer_1/staticizer_one_4/Vdd!" -1.13687e-13
cap "staticizer_1/staticizer_one_4/c" "latch_4/out4" 1.42109e-14
cap "latch_4/latch_one_4/c" "latch_4/out4" 0.492
cap "latch_4/out4" "staticizer_1/staticizer_one_4/Vdd!" 73.522
cap "latch_4/out4" "staticizer_1/staticizer_one_4/GND!" 18.828
cap "latch_4/out4" "staticizer_1/staticizer_one_4/a_60_n45#" 57.7175
cap "latch_4/latch_one_4/c" "staticizer_1/staticizer_one_4/Vdd!" 1073
subcap "a_109_1096#" -141.196
subcap "data_in4" -6.948
subcap "rx4" -1775.39
cap "latch_0/latch_one_4/GND!" "latch_4/in4" 59.993
cap "latch_4/in4" "latch_0/latch_one_4/c" 58.7
cap "staticizer_0/staticizer_one_4/a_60_n45#" "latch_0/latch_one_4/Vdd!" -4.648
cap "latch_4/latch_one_4/Vdd!" "latch_4/in4" 469.437
cap "latch_0/out4" "staticizer_0/staticizer_one_4/a_60_n45#" 57.7175
cap "latch_0/latch_one_4/a_n5_n54#" "latch_0/latch_one_4/Vdd!" 1.13687e-13
cap "latch_0/latch_one_4/GND!" "latch_0/latch_one_4/Vdd!" -0.246
cap "latch_0/out4" "latch_0/latch_one_4/Vdd!" 73.522
cap "latch_0/latch_one_4/Vdd!" "latch_0/latch_one_4/c" 1073
cap "latch_0/latch_one_4/GND!" "latch_0/latch_one_4/a_n5_n54#" 5.68434e-14
cap "latch_0/latch_one_4/GND!" "latch_0/out4" 18.828
cap "latch_0/out4" "latch_0/latch_one_4/c" 0.492
cap "latch_0/latch_one_4/GND!" "latch_0/latch_one_4/c" 18.4696
cap "latch_0/latch_one_4/Vdd!" "latch_0/in4" 67.0625
cap "latch_4/in4" "latch_0/latch_one_4/Vdd!" 96.12
cap "latch_0/latch_one_4/a_n5_n54#" "latch_0/in4" 32.9814
cap "latch_4/latch_one_4/a_n5_n54#" "latch_4/in4" 69.3743
subcap "m1_160_1121#" -2616.01
cap "shift_0/a4" "staticizer_0/staticizer_one_4/Vdd!" -12.11
cap "shift_0/a4" "staticizer_0/staticizer_one_4/c" 76.935
cap "latch_0/out4" "staticizer_0/staticizer_one_4/GND!" 6.22
cap "shift_0/a4" "shift_0/shift_one_4/Vdd!" 2.84217e-14
cap "staticizer_0/staticizer_one_4/Vdd!" "staticizer_0/staticizer_one_4/GND!" -0.984
cap "shift_0/a4" "shift_0/shift_one_4/ad" 125.762
cap "staticizer_0/staticizer_one_4/Vdd!" "latch_0/out4" 35.354
cap "latch_0/out4" "staticizer_0/staticizer_one_4/a_60_n45#" 31.249
cap "staticizer_0/staticizer_one_4/Vdd!" "staticizer_0/staticizer_one_4/a_60_n45#" -2.744
cap "shift_0/a4" "staticizer_0/staticizer_one_4/GND!" 73.425
cap "shift_0/a4" "latch_0/out4" 58.7
cap "shift_0/shift_one_4/Vdd!" "latch_0/out4" 8.24
cap "shift_0/shift_one_4/ad" "latch_0/out4" 58.7
cap "m1_160_1121#" "shift_0/shift_one_4/m1_n60_n65#" 11.825
cap "shift_0/u" "rx4" 58.7
cap "m1_160_1121#" "shift_0/shift_one_4/Vdd!" 91.858
cap "m1_160_1121#" "shift_0/shift_one_4/inv_3/GND!" 21.418
cap "shift_0/shift_one_4/Vdd!" "rx4" 7.239
cap "shift_0/Vdd!" "m1_160_1121#" 58.7
cap "shift_0/shift_one_4/inv_3/GND!" "rx4" 11.43
cap "shift_0/Vdd!" "rx4" 58.7
cap "shift_0/shift_one_4/inv_2/in" "rx4" 14.74
cap "shift_0/GND!" "m1_160_1121#" 58.7
cap "m1_160_1121#" "shift_0/shift_one_4/inv_2/out" 25.522
cap "shift_0/GND!" "rx4" 58.7
cap "shift_0/u" "m1_160_1121#" 58.7
cap "shift_0/shift_one_4/inv_3/in" "shift_0/o4" 57.7175
cap "shift_0/shift_one_4/inv_3/GND!" "rx4" 6.096
cap "latch_3/latch_one_4/a_n5_n54#" "latch_3/latch_one_4/Vdd!" -1.13687e-13
cap "rx4" "shift_0/o4" 20.945
cap "latch_3/latch_one_4/GND!" "shift_0/o4" 30.043
cap "latch_3/latch_one_4/GND!" "rx4" 107.383
cap "shift_0/s" "rx4" 58.7
cap "m1_160_1121#" "latch_3/latch_one_4/Vdd!" 64.715
cap "latch_3/latch_one_4/a_n5_n54#" "shift_0/o4" 57.7175
cap "shift_0/shift_one_4/inv_3/Vdd!" "shift_0/o4" 1.162
cap "shift_0/shift_one_4/inv_3/Vdd!" "rx4" 7.239
cap "m1_160_1121#" "shift_0/shift_one_4/inv_3/GND!" 3.152
cap "m1_160_1121#" "shift_0/shift_one_4/inv_3/in" 8.599
cap "latch_3/latch_one_4/c" "rx4" 3.12
cap "m1_160_1121#" "shift_0/o4" 2.184
cap "m1_160_1121#" "latch_3/latch_one_4/GND!" 66.689
cap "m1_160_1121#" "shift_0/s" 58.7
cap "latch_3/latch_one_4/a_12_n54#" "m1_160_1121#" 4.95
cap "m1_160_1121#" "latch_3/latch_one_4/a_n5_n54#" 30.853
cap "shift_0/shift_one_4/inv_3/in" "latch_3/latch_one_4/Vdd!" 46.174
cap "m1_160_1121#" "shift_0/shift_one_4/inv_3/Vdd!" 72.651
cap "shift_0/o4" "latch_3/latch_one_4/Vdd!" 9.594
cap "rx4" "latch_3/latch_one_4/Vdd!" 58.7
cap "m1_160_1121#" "latch_3/latch_one_4/c" 1.248
cap "latch_3/out4" "fblock_0/g3" 58.7
cap "fblock_0/fblock_one_4/2mux_nr_2/GND!" "fblock_0/a4" 56.9869
cap "latch_3/out4" "fblock_0/fblock_one_4/2mux_nr_2/out" 19.302
cap "fblock_0/a4" "latch_3/latch_one_4/c" 78.258
cap "fblock_0/g2" "latch_3/out4" 58.7
cap "fblock_0/a4" "fblock_0/g3" 542.798
cap "fblock_0/fblock_one_4/2mux_nr_2/a_n17_n11#" "latch_3/out4" 14.683
cap "fblock_0/fblock_one_4/2mux_nr_2/in1" "latch_3/out4" 9.35
cap "fblock_0/fblock_one_4/2mux_nr_2/out" "fblock_0/a4" 9.081
cap "latch_3/latch_one_4/GND!" "latch_3/out4" 1.209
cap "fblock_0/g2" "fblock_0/a4" 58.7
cap "fblock_0/fblock_one_4/2mux_nr_2/a_n17_n11#" "fblock_0/a4" 11.004
cap "fblock_0/fblock_one_4/2mux_nr_2/in1" "fblock_0/a4" 5.115
cap "latch_3/latch_one_4/GND!" "fblock_0/a4" 0.083
cap "fblock_0/a4" "fblock_0/fblock_one_4/2mux_nr_2/Vdd!" 82.685
cap "latch_3/out4" "fblock_0/a4" 4.948
cap "latch_3/out4" "fblock_0/GND!" 58.7
cap "fblock_0/a4" "fblock_0/GND!" 58.7
cap "fblock_0/fblock_one_4/2mux_nr_2/s" "fblock_0/a4" 0.486
cap "latch_3/latch_one_4/a_12_n54#" "latch_3/latch_one_4/Vdd!" 2.84217e-14
cap "latch_3/out4" "fblock_0/fblock_one_4/2mux_nr_2/in0" 7.975
cap "fblock_0/fblock_one_4/2mux_nr_2/in0" "fblock_0/a4" 4.389
cap "latch_3/out4" "latch_3/latch_one_4/Vdd!" 0.959
cap "latch_3/out4" "fblock_0/fblock_one_4/2mux_nr_2/GND!" 38.323
cap "latch_3/latch_one_4/GND!" "latch_3/latch_one_4/c" 2.84217e-14
cap "latch_3/out4" "latch_3/latch_one_4/c" 140.424
cap "latch_1/latch_one_4/GND!" "fblock_0/f4" 12.326
cap "latch_1/latch_one_4/Vdd!" "m1_160_1121#" 58.7
cap "latch_1/latch_one_4/Vdd!" "fblock_0/fblock_one_5/inv_4/Vdd!" 1341.25
cap "m1_160_1121#" "fblock_0/fblock_one_5/inv_4/Vdd!" 58.7
cap "fblock_0/fblock_one_5/g0" "m1_160_1121#" 58.7
cap "fblock_0/fblock_one_4/inv_0/GND!" "fblock_0/fblock_one_4/inv_0/in" 5.68434e-14
cap "rx4" "fblock_0/fblock_one_4/inv_0/in" 2.844
cap "latch_1/latch_one_4/Vdd!" "fblock_0/f4" 6.108
cap "rx4" "latch_1/latch_one_4/GND!" 58.7
cap "m1_160_1121#" "fblock_0/f4" 18.093
cap "fblock_0/fblock_one_5/inv_4/Vdd!" "fblock_0/f4" 12.684
cap "m1_160_1121#" "fblock_0/fblock_one_5/g1" 58.7
cap "fblock_0/fblock_one_4/inv_0/GND!" "m1_160_1121#" 20.977
cap "rx4" "fblock_0/fblock_one_4/f" 85.724
cap "latch_1/latch_one_4/Vdd!" "rx4" 103.828
cap "rx4" "fblock_0/fblock_one_5/inv_4/Vdd!" 58.7
cap "fblock_0/fblock_one_5/g0" "rx4" 58.7
cap "latch_1/latch_one_4/a_n5_n54#" "m1_160_1121#" 43.4
cap "rx4" "fblock_0/f4" 13.492
cap "rx4" "fblock_0/fblock_one_5/g1" 58.7
cap "latch_1/latch_one_4/a_n5_n54#" "fblock_0/f4" 57.7175
cap "m1_160_1121#" "latch_1/latch_one_4/a_12_n54#" 9.731
cap "m1_160_1121#" "latch_1/latch_one_4/c" 4.324
cap "m1_160_1121#" "fblock_0/fblock_one_4/inv_0/in" 4.123
cap "m1_160_1121#" "latch_1/latch_one_4/GND!" 69.742
cap "latch_1/latch_one_4/a_n5_n54#" "rx4" 7.807
subcap "a_678_1100#" -2525.47
cap "addsub_0/xor_4/b" "rx4" 11.825
cap "latch_1/latch_one_4/a_n5_n54#" "latch_1/out4" 15.975
cap "rx4" "addsub_0/xor_4/GND!" 24.038
cap "latch_1/out4" "latch_1/latch_one_4/GND!" 2.361
cap "latch_1/out4" "latch_1/latch_one_4/Vdd!" 1.221
cap "rx4" "addsub_0/xor_4/Vdd!" 8.496
cap "latch_1/out4" "latch_1/latch_one_4/c" 144.632
cap "latch_1/out4" "latch_1/latch_one_4/a_30_n54#" 1.524
cap "latch_1/latch_one_4/a_12_n54#" "rx4" 4.948
cap "addsub_0/xor_4/b" "addsub_0/b4" 1.194
cap "latch_1/out4" "latch_1/latch_one_4/GND!" 3.821
cap "latch_1/latch_one_4/Vdd!" "rx4" -4.367
cap "latch_1/latch_one_4/a_n5_n54#" "rx4" 4.948
cap "latch_1/out4" "addsub_0/xor_4/b" 11.825
cap "addsub_0/b4" "addsub_0/xor_4/GND!" 141.265
cap "addsub_0/b4" "rx4" 2.764
cap "rx4" "latch_1/latch_one_4/Vdd!" -1.405
cap "addsub_0/xor_4/out" "addsub_0/b4" 1.053
cap "rx4" "latch_1/latch_one_4/c" 58.7
cap "latch_1/out4" "addsub_0/xor_4/GND!" 11.825
cap "latch_1/out4" "rx4" 9.182
cap "latch_1/latch_one_4/a_30_n35#" "rx4" 4.828
cap "addsub_0/b4" "addsub_0/xor_4/a_69_n42#" 2.457
cap "addsub_0/addsub_one_4/GND!" "m1_160_1121#" 18.211
cap "addsub_0/addsub_one_4/a_35_n41#" "rx4" 19.78
cap "a_678_1100#" "addsub_0/xor_4/Vdd!" 28.817
cap "addsub_0/addsub_one_4/a_89_n41#" "rx4" 2.35
cap "addsub_0/addsub_one_4/GND!" "m1_160_1121#" 6.918
cap "addsub_0/addsub_one_4/GND!" "rx4" 20.114
cap "addsub_0/addsub_one_4/b" "rx4" 61.31
cap "addsub_0/addsub_one_4/GND!" "rx4" 5.439
cap "rx4" "addsub_0/xor_4/a_61_n1#" 72.796
cap "addsub_0/xor_4/Vdd!" "m1_160_1121#" 50.747
cap "rx4" "addsub_0/xor_4/b" 2.424
cap "addsub_0/addsub_one_4/GND!" "a_678_1100#" 28.848
cap "addsub_0/addsub_one_4/cout" "a_678_1100#" 12.85
cap "addsub_0/xor_4/a" "rx4" 2.424
cap "addsub_0/addsub_one_4/a_78_n41#" "rx4" 11.825
cap "rx4" "addsub_0/xor_4/Vdd!" 90.279
cap "addsub_0/addsub_one_4/a_89_9#" "rx4" 4.7
cap "addsub_0/addsub_one_4/a_35_n41#" "m1_160_1121#" 69.173
subcap "a_841_1097#" -38.45
cap "a_678_1100#" "latch_2/latch_one_4/GND!" 110.895
cap "latch_2/out4" "addsub_0/addsub_one_4/a_35_n41#" -1.814
cap "addsub_0/s4" "latch_2/latch_one_4/Vdd!" 19.399
cap "latch_2/latch_one_4/Vdd!" "rx4" 116.636
cap "latch_2/latch_one_4/a_n5_n54#" "addsub_0/s4" 57.7175
cap "a_678_1100#" "reg_0/reg_one_3/r0" 17.308
cap "latch_2/latch_one_4/a_n5_n54#" "rx4" 6.195
cap "a_678_1100#" "latch_2/latch_one_4/c" 81.378
cap "latch_2/out4" "latch_2/latch_one_4/Vdd!" 59.921
cap "latch_2/latch_one_4/a_n5_n54#" "latch_2/out4" 12.196
cap "rx4" "latch_2/latch_one_4/GND!" 58.7
cap "addsub_0/addsub_one_4/GND!" "rx4" 7.942
cap "latch_2/latch_one_4/a_12_n54#" "rx4" 37.778
cap "a_678_1100#" "addsub_0/addsub_one_5/GND!" 20.633
cap "reg_0/reg_one_3/r0" "rx4" 19.78
cap "latch_2/out4" "latch_2/latch_one_4/GND!" 90.233
cap "addsub_0/s4" "rx4" 3.468
cap "latch_2/out4" "addsub_0/addsub_one_4/GND!" 3.399
cap "latch_2/out4" "latch_2/latch_one_4/a_12_n54#" 12.473
cap "latch_2/latch_one_4/c" "rx4" 61.544
cap "latch_2/out4" "reg_0/reg_one_3/r0" 63.6875
cap "addsub_0/s4" "latch_2/out4" 4.948
cap "addsub_0/addsub_one_4/b" "rx4" -2.068
cap "latch_2/out4" "rx4" 4.341
cap "latch_2/out4" "latch_2/latch_one_4/c" 619.757
cap "a_678_1100#" "latch_2/latch_one_4/Vdd!" 58.7
cap "addsub_0/s4" "addsub_0/addsub_one_5/GND!" 76.9567
cap "latch_2/out4" "latch_2/latch_one_4/a_30_n54#" 2.592
cap "addsub_0/addsub_one_5/GND!" "rx4" 16.973
cap "latch_2/latch_one_4/a_30_n35#" "rx4" 1.524
cap "latch_2/out4" "addsub_0/addsub_one_5/GND!" 19.247
cap "a_678_1100#" "addsub_0/a_127_360#" 1.486
cap "reg_0/w" "reg_0/reg_one_3/GND!" 2.84217e-14
cap "reg_0/port40" "reg_0/reg_one_3/Vdd!" 136.941
cap "reg_0/port40" "reg_0/reg_one_3/GND!" 167.028
cap "reg_0/w" "reg_0/port41" 127.744
cap "reg_0/port41" "reg_0/reg_one_3/r0" 23.228
cap "reg_0/port40" "reg_0/reg_one_3/tmp" 4.948
cap "reg_0/reg_one_3/a_21_n13#" "reg_0/port40" 20.118
cap "reg_0/port40" "reg_0/w" 434.25
cap "reg_0/port40" "reg_0/reg_one_3/r0" -7.416
cap "reg_0/reg_one_3/Vdd!" "reg_0/reg_one_3/GND!" 2.84217e-14
cap "reg_0/reg_one_3/r1" "reg_0/port41" 58.7
cap "reg_0/reg_one_3/a_4_n13#" "reg_0/port40" 24.041
cap "reg_0/reg_one_3/Vdd!" "reg_0/port41" 58.7
cap "reg_0/reg_one_3/r1" "reg_0/port40" 70.642
cap "reg_0/port41" "reg_0/reg_one_3/GND!" 114.209
cap "reg_1/port40" "reg_1/w" 125.762
cap "reg_1/reg_one_3/Vdd!" "reg_1/w" -1.77636e-15
cap "reg_1/reg_one_3/Vdd!" "reg_1/port40" 75.004
cap "reg_1/w" "reg_1/reg_one_3/GND!" 2.84217e-14
cap "reg_1/reg_one_3/r1" "reg_1/port41" 58.7
cap "reg_1/reg_one_3/a_4_n13#" "reg_1/port40" 118.494
cap "reg_1/port40" "reg_1/reg_one_3/r0" 21.144
cap "reg_1/port40" "reg_1/reg_one_3/GND!" 171.438
cap "reg_1/reg_one_3/Vdd!" "reg_1/reg_one_3/GND!" 2.84217e-14
cap "reg_1/port40" "reg_1/reg_one_3/a_21_n13#" 2.238
cap "reg_1/port41" "reg_1/w" 127.744
cap "reg_1/reg_one_3/r1" "reg_1/port40" 60.064
cap "reg_1/port41" "reg_1/port40" 3.85
cap "reg_1/port41" "reg_1/reg_one_3/Vdd!" 58.7
cap "reg_1/port41" "reg_1/reg_one_3/r0" 47.952
cap "reg_1/port40" "reg_1/reg_one_3/tmp" 7.096
cap "reg_1/port41" "reg_1/reg_one_3/GND!" 114.209
cap "reg_2/w" "reg_1/port40" 92.2312
cap "reg_2/w" "reg_2/reg_one_3/Vdd!" -1.77636e-15
cap "reg_2/w" "reg_2/port41" 94.2122
cap "reg_2/reg_one_3/r0" "reg_1/port40" 21.144
cap "reg_1/port40" "reg_2/reg_one_3/GND!" 120.488
cap "reg_2/reg_one_3/GND!" "reg_2/reg_one_3/Vdd!" 2.84217e-14
cap "reg_2/reg_one_3/r0" "reg_2/port41" 47.952
cap "reg_2/port41" "reg_2/reg_one_3/GND!" 114.209
cap "reg_1/port40" "reg_2/reg_one_3/Vdd!" 75.004
cap "reg_2/reg_one_3/a_4_n13#" "reg_1/port40" 118.494
cap "reg_1/port40" "reg_2/reg_one_3/r1" 60.064
cap "reg_2/reg_one_3/Vdd!" "reg_2/reg_one_3/r1" 2.27374e-13
cap "reg_2/w" "reg_2/reg_one_3/GND!" 2.84217e-14
cap "reg_2/port41" "reg_1/port40" 3.85
cap "reg_1/port40" "reg_2/reg_one_3/tmp" 7.096
cap "reg_2/reg_one_3/a_21_n13#" "reg_1/port40" 2.238
cap "reg_2/port41" "reg_2/reg_one_3/Vdd!" 58.7
cap "reg_2/port41" "reg_2/reg_one_3/r1" 58.7
cap "reg_3/reg_one_3/r0" "reg_2/port40" 21.144
cap "reg_3/reg_one_3/GND!" "reg_2/port40" 66.192
cap "reg_3/reg_one_3/r0" "reg_2/port41" 47.952
cap "reg_2/port40" "reg_3/port41" 3.85
cap "reg_3/reg_one_3/GND!" "reg_2/port41" 111.819
cap "reg_3/port41" "reg_2/port41" 73.199
cap "reg_2/port40" "reg_3/reg_one_3/a_4_n13#" 118.494
cap "reg_3/reg_one_3/GND!" "reg_3/port41" 1.628
cap "reg_2/port40" "reg_3/port40" 7.59
cap "reg_3/reg_one_3/r1" "reg_3/reg_one_3/Vdd!" 2.27374e-13
cap "reg_2/port40" "reg_2/reg_one_3/GND!" 50.95
cap "reg_2/port40" "reg_2/w" 33.5312
cap "reg_2/port40" "reg_3/reg_one_3/tmp" 7.096
cap "reg_3/w" "reg_3/port41" 5.072
cap "reg_3/reg_one_3/Vdd!" "reg_2/port40" 74.473
cap "reg_3/reg_one_3/r1" "reg_2/port40" 60.064
cap "reg_2/port41" "reg_2/w" 33.5312
cap "reg_3/reg_one_3/Vdd!" "reg_2/port41" 58.7
cap "reg_3/reg_one_3/r1" "reg_2/port41" 58.7
cap "reg_2/port40" "reg_3/reg_one_3/a_21_n13#" 2.238
subcap "m1_1343_1087#" -536.026
cap "mux_8bit_0/out4" "mux_8bit_0/in0_4" 30.603
cap "mux_8bit_0/mux_one_4/inv2_2/out" "mux_8bit_0/in0_4" 29.025
cap "reg_3/reg_one_3/GND!" "reg_3/port40" 93.66
cap "mux_8bit_0/sel" "reg_3/port41" 58.7
cap "mux_8bit_0/Vdd!" "mux_8bit_0/in0_4" 58.7
cap "mux_8bit_0/mux_one_4/inv2_1/GND!" "mux_8bit_0/in0_4" 12.279
cap "reg_3/reg_one_3/Vdd!" "reg_3/reg_one_3/GND!" -7.10543e-15
cap "reg_3/w" "reg_3/port40" 125.762
cap "mux_8bit_0/in0_4" "mux_8bit_0/mux_one_4/inv2_1/in" 19.462
cap "reg_3/w" "reg_3/reg_one_3/Vdd!" -1.77636e-15
cap "reg_3/w" "reg_3/port41" 127.744
cap "reg_3/reg_one_3/GND!" "reg_3/port40" -3.379
cap "reg_3/port41" "mux_8bit_0/Vdd!" 58.7
cap "mux_8bit_0/mux_one_4/inv2_1/GND!" "reg_3/port41" 63.013
cap "mux_8bit_0/sel" "mux_8bit_0/in0_4" 58.7
cap "reg_3/reg_one_3/Vdd!" "reg_3/port40" -2.898
cap "reg_3/reg_one_3/GND!" "reg_3/port41" -1.039
cap "mux_8bit_0/mux_one_4/inv2_0/Vdd!" "mux_8bit_0/in0_4" 20.196
cap "mux_8bit_0/mux_one_4/inv2_0/Vdd!" "mux_8bit_0/Vdd!" 2.84217e-14
subcap "m1_1434_1126#" -172.782
cap "reg_4/reg_one_3/GND!" "reg_4/w" -5.072
cap "reg_4/reg_one_3/Vdd!" "m1_1343_1087#" 75.802
cap "m1_1343_1087#" "mux_8bit_0/mux_one_4/inv2_1/in" -1.132
cap "reg_4/reg_one_3/GND!" "reg_4/reg_one_3/r0" 1.13687e-13
cap "reg_4/in4" "reg_4/reg_one_3/r0" 25.91
cap "reg_4/reg_one_3/GND!" "reg_4/port41" 1.628
cap "a_678_1100#" "reg_4/reg_one_3/Vdd!" 58.7
cap "reg_4/reg_one_3/r1" "m1_1343_1087#" 59.948
cap "a_678_1100#" "reg_4/reg_one_3/r1" 58.7
cap "reg_4/port40" "m1_1343_1087#" 8.162
cap "reg_4/reg_one_3/a_4_n13#" "m1_1343_1087#" 47.175
cap "reg_4/reg_one_3/r0" "m1_1343_1087#" 21.028
cap "reg_4/in4" "reg_4/reg_one_3/Vdd!" 6.972
cap "reg_4/reg_one_3/tmp" "m1_1343_1087#" 2.496
cap "m1_1343_1087#" "reg_4/port41" 4.95
cap "mux_8bit_0/mux_one_4/inv2_1/GND!" "m1_1343_1087#" 6.72
cap "a_678_1100#" "reg_4/reg_one_3/r0" 47.952
cap "reg_4/reg_one_3/GND!" "m1_1343_1087#" 76.35
cap "mux_8bit_0/GND!" "m1_1343_1087#" 58.7
cap "mux_8bit_0/mux_one_4/inv2_1/GND!" "a_678_1100#" -6.916
cap "a_678_1100#" "reg_4/port41" 73.199
cap "reg_4/reg_one_3/GND!" "a_678_1100#" 111.819
cap "reg_4/w" "reg_4/port41" 5.072
cap "mux_8bit_0/GND!" "a_678_1100#" 58.7
cap "mux_8bit_0/mux_one_4/2mux_nr_0/a_n17_n11#" "mux_8bit_0/mux_one_4/inv2_1/GND!" 3.55271e-15
cap "addsub_1/b4" "addsub_1/xor_4/b" 11.5435
cap "reg_4/reg_one_3/GND!" "reg_4/port41" -1.039
cap "addsub_1/b4" "reg_4/port41" 11.825
cap "reg_4/w" "reg_4/port41" 127.744
cap "addsub_1/xor_4/Vdd!" "reg_4/port41" 11.825
cap "addsub_1/b4" "addsub_1/xor_4/a_61_n31#" 2.84217e-14
cap "addsub_1/xor_4/a_61_n1#" "reg_4/port40" 67.028
cap "reg_4/port40" "m1_1343_1087#" -7.348
cap "addsub_1/xor_4/b" "reg_4/port41" 11.825
cap "reg_4/reg_one_3/GND!" "m1_1343_1087#" -8.24
cap "reg_4/port40" "reg_4/reg_one_3/GND!" 63.6875
cap "reg_4/reg_one_3/GND!" "m1_1343_1087#" -3.379
cap "addsub_1/b4" "m1_1343_1087#" 7.975
cap "reg_4/port40" "addsub_1/b4" 38.809
cap "reg_4/w" "m1_1343_1087#" 58.7
cap "reg_4/reg_one_3/Vdd!" "m1_1343_1087#" -2.948
cap "addsub_1/xor_4/Vdd!" "m1_1343_1087#" 11.825
cap "reg_4/port40" "addsub_1/xor_4/Vdd!" 23.31
cap "addsub_1/xor_4/b" "m1_1343_1087#" 7.975
cap "reg_4/port40" "addsub_1/xor_4/b" 96.5265
subcap "a_1716_1097#" -30.357
cap "addsub_1/addsub_one_4/GND!" "m1_1343_1087#" 10.505
cap "addsub_1/addsub_one_4/a_35_n41#" "a_2510_1893#" 4.204
cap "addsub_1/addsub_one_4/cout" "a_2510_1893#" 14.329
cap "a_2510_1893#" "addsub_1/addsub_one_4/b" 4.204
cap "addsub_1/addsub_one_5/GND!" "m1_1343_1087#" 55.484
cap "addsub_1/addsub_one_4/Vdd!" "m1_1343_1087#" 32.72
cap "addsub_1/s4" "addsub_1/addsub_one_5/GND!" 76.9567
cap "addsub_1/addsub_one_5/a" "a_2510_1893#" 4.204
cap "addsub_1/addsub_one_4/cout" "a_678_1100#" 17.812
cap "addsub_1/addsub_one_4/a" "a_2510_1893#" 4.204
cap "latch_5/latch_one_4/Vdd!" "addsub_1/s4" -12.402
cap "addsub_1/s4" "latch_5/latch_one_4/a_n5_n54#" 19.2392
cap "addsub_1/addsub_one_4/GND!" "a_2510_1893#" 32.475
cap "addsub_1/addsub_one_4/a_35_n41#" "m1_1343_1087#" 24.622
cap "addsub_1/addsub_one_4/a_35_n41#" "addsub_1/addsub_one_5/GND!" 5.68434e-14
cap "addsub_1/s4" "a_2510_1893#" 41.11
cap "addsub_1/addsub_one_4/a_89_n41#" "a_2510_1893#" 11.175
cap "addsub_1/addsub_one_5/a_11_n41#" "a_2510_1893#" 10.65
cap "a_2510_1893#" "addsub_1/addsub_one_5/GND!" 54.437
cap "addsub_1/addsub_one_5/GND!" "addsub_1/addsub_one_4/b" -5.68434e-14
cap "addsub_1/addsub_one_4/Vdd!" "a_678_1100#" 9.108
cap "a_678_1100#" "addsub_1/addsub_one_5/GND!" 48.35
cap "addsub_1/addsub_one_4/a_78_n41#" "a_2510_1893#" 4.204
subcap "a_1716_1097#" -99.769
cap "a_678_1100#" "staticizer_2/staticizer_one_4/Vdd!" 117.4
cap "staticizer_2/in4" "latch_5/latch_one_4/a_12_n54#" 9.731
cap "staticizer_2/in4" "staticizer_2/staticizer_one_4/GND!" 167.247
cap "a_678_1100#" "staticizer_2/staticizer_one_4/c" 76.935
cap "staticizer_2/staticizer_one_4/Vdd!" "latch_5/latch_one_4/c" 1071.03
cap "latch_5/latch_one_4/a_n5_n54#" "addsub_1/s4" 57.7175
cap "staticizer_2/staticizer_one_4/Vdd!" "latch_5/latch_one_4/a_12_n54#" 1.13687e-13
cap "staticizer_2/staticizer_one_4/GND!" "staticizer_2/staticizer_one_4/Vdd!" -0.984
cap "staticizer_2/in4" "staticizer_2/staticizer_one_4/a_60_n45#" 212.283
cap "staticizer_2/in4" "staticizer_2/staticizer_one_4/Vdd!" 229.112
cap "addsub_1/GND!" "addsub_1/s4" 19.2392
cap "staticizer_2/in4" "addsub_1/s4" 4.324
cap "staticizer_2/in4" "staticizer_2/staticizer_one_4/c" 63.648
cap "staticizer_2/staticizer_one_4/GND!" "staticizer_2/staticizer_one_4/c" -5.68434e-14
cap "a_678_1100#" "latch_5/latch_one_4/c" 81.378
cap "staticizer_2/in4" "staticizer_2/staticizer_one_4/a_77_n45#" 9.998
cap "latch_5/latch_one_4/a_30_n54#" "staticizer_2/in4" 1.524
cap "a_678_1100#" "staticizer_2/staticizer_one_4/GND!" 181.284
cap "staticizer_2/staticizer_one_4/Vdd!" "addsub_1/s4" 19.399
cap "staticizer_2/in4" "latch_5/latch_one_4/c" 75.182
cap "staticizer_2/in4" "latch_5/latch_one_4/a_n5_n54#" 59.375
cap "staticizer_2/staticizer_one_4/GND!" "latch_5/latch_one_4/c" 13.8522
subcap "m1_1843_1087#" -933.549
cap "staticizer_2/staticizer_one_4/out" "staticizer_2/staticizer_one_4/a_95_n27#" 5.61
cap "staticizer_2/staticizer_one_4/a_60_n45#" "staticizer_2/staticizer_one_4/out" -5.616
cap "staticizer_2/staticizer_one_4/out" "staticizer_2/staticizer_one_4/GND!" 2.59
cap "mux_8bit_1/Vdd!" "a_678_1100#" 58.7
cap "staticizer_2/staticizer_one_4/out" "staticizer_2/staticizer_one_4/a_77_n45#" 19.052
cap "mux_8bit_1/in0_4" "mux_8bit_1/mux_one_4/inv2_1/GND!" 18.437
cap "mux_8bit_1/mux_one_4/inv2_1/in" "mux_8bit_1/in0_4" 4.95
cap "a_678_1100#" "mux_8bit_1/sel" 58.7
cap "mux_8bit_1/mux_one_4/inv2_0/Vdd!" "mux_8bit_1/in0_4" 81.239
cap "mux_8bit_1/Vdd!" "mux_8bit_1/in0_4" 58.7
cap "mux_8bit_1/mux_one_4/inv2_2/out" "mux_8bit_1/in0_4" 34.083
cap "a_678_1100#" "staticizer_2/staticizer_one_4/GND!" 4.329
cap "mux_8bit_1/Vdd!" "mux_8bit_1/mux_one_4/inv2_0/Vdd!" 2.84217e-14
cap "mux_8bit_1/in0_4" "mux_8bit_1/sel" 58.7
cap "staticizer_2/staticizer_one_4/out" "staticizer_2/staticizer_one_4/a_95_n45#" 4.212
cap "staticizer_2/staticizer_one_4/out" "staticizer_2/staticizer_one_4/Vdd!" 11.587
cap "staticizer_2/staticizer_one_4/out" "staticizer_2/staticizer_one_4/c" 3.996
cap "a_678_1100#" "mux_8bit_1/mux_one_4/inv2_1/GND!" 63.013
subcap "m1_1934_1126#" -172.782
cap "reg_5/w" "reg_5/port41" 5.072
cap "m1_1843_1087#" "reg_5/reg_one_3/a_54_5#" 4.828
cap "a_678_1100#" "reg_5/reg_one_3/r1" 58.7
cap "reg_5/reg_one_3/Vdd!" "reg_5/in4" 6.972
cap "reg_5/reg_one_3/r0" "a_678_1100#" 47.952
cap "m1_1843_1087#" "reg_5/reg_one_3/a_4_n13#" 27.497
cap "reg_5/reg_one_3/r0" "reg_5/in4" 25.91
cap "m1_1843_1087#" "reg_5/reg_one_3/tmp" 4.948
cap "reg_5/reg_one_3/r0" "reg_5/reg_one_3/GND!" 1.13687e-13
cap "mux_8bit_1/mux_one_4/2mux_nr_0/a_n17_n11#" "mux_8bit_1/mux_one_4/inv2_1/GND!" 3.55271e-15
cap "m1_1843_1087#" "mux_8bit_1/GND!" 58.7
cap "reg_5/port41" "a_678_1100#" 73.199
cap "m1_1843_1087#" "reg_5/reg_one_3/GND!" 61.832
cap "mux_8bit_1/GND!" "a_678_1100#" 58.7
cap "reg_5/reg_one_3/GND!" "reg_5/port41" 1.628
cap "m1_1843_1087#" "reg_5/port40" 6.6
cap "m1_1843_1087#" "reg_5/reg_one_3/Vdd!" 161.6
cap "m1_1843_1087#" "mux_8bit_1/mux_one_4/inv2_1/GND!" 8.954
cap "m1_1843_1087#" "reg_5/reg_one_3/r1" 58.7
cap "reg_5/reg_one_3/GND!" "a_678_1100#" 111.819
cap "m1_1843_1087#" "reg_5/reg_one_3/r0" 24.728
cap "a_678_1100#" "reg_5/reg_one_3/Vdd!" 58.7
cap "mux_8bit_1/mux_one_4/inv2_1/GND!" "a_678_1100#" -6.916
cap "reg_6/reg_one_3/GND!" "m1_1843_1087#" 58.7
cap "reg_6/reg_one_3/a_21_n13#" "reg_5/port40" 3.96
cap "reg_5/port41" "reg_6/reg_one_3/GND!" 58.7
cap "reg_6/reg_one_3/r1" "reg_5/port40" 64.504
cap "a_678_1100#" "reg_6/reg_one_3/Vdd!" 58.7
cap "reg_5/port40" "reg_6/reg_one_3/r0" 26.208
cap "reg_5/port40" "reg_6/reg_one_3/tmp" 5.92
cap "a_678_1100#" "reg_5/port41" -17.146
cap "m1_1843_1087#" "reg_5/w" 58.7
cap "reg_5/port40" "reg_6/reg_one_3/a_4_n13#" 87.672
cap "reg_5/reg_one_3/Vdd!" "reg_5/w" -1.77636e-15
cap "reg_5/port41" "reg_5/w" 69.0435
cap "reg_6/reg_one_3/a_54_5#" "m1_1843_1087#" 4.828
cap "reg_6/reg_one_3/GND!" "reg_6/reg_one_3/r0" 1.13687e-13
cap "reg_6/reg_one_3/port1" "reg_5/port40" 5.5
cap "reg_6/reg_one_3/Vdd!" "m1_1843_1087#" 160.588
cap "reg_6/reg_one_3/GND!" "reg_5/port40" 151.215
cap "reg_6/reg_one_3/r1" "a_678_1100#" 58.7
cap "a_678_1100#" "reg_6/reg_one_3/r0" 47.952
cap "reg_5/port41" "reg_6/reg_one_3/Vdd!" 58.7
cap "reg_5/reg_one_3/Vdd!" "m1_1843_1087#" -2.417
cap "a_678_1100#" "reg_5/reg_one_3/GND!" -2.667
cap "reg_5/reg_one_3/GND!" "m1_1843_1087#" -8.24
cap "reg_5/reg_one_3/GND!" "reg_5/reg_one_3/Vdd!" -7.10543e-15
cap "reg_5/port40" "reg_5/w" 67.0625
cap "a_678_1100#" "reg_6/reg_one_3/port1" 68.579
cap "reg_6/reg_one_3/r1" "m1_1843_1087#" 58.7
cap "a_678_1100#" "reg_6/reg_one_3/GND!" 106.485
cap "reg_6/reg_one_3/r0" "m1_1843_1087#" 24.728
cap "reg_6/reg_one_3/r1" "reg_5/port41" 58.7
cap "reg_5/port41" "reg_6/reg_one_3/r0" 19.78
cap "reg_6/reg_one_3/tmp" "m1_1843_1087#" 4.948
cap "reg_5/port40" "reg_6/reg_one_3/Vdd!" 58.7
cap "reg_6/reg_one_3/a_4_n13#" "m1_1843_1087#" 17.113
cap "reg_5/port41" "reg_5/reg_one_3/GND!" 1.628
cap "reg_5/reg_one_3/GND!" "reg_5/port40" 101.9
cap "a_678_1100#" "reg_5/w" 58.7
cap "a_2406_1170#" "reg_6/reg_one_3/GND!" -2.667
cap "reg_6/port40" "reg_6/reg_one_3/Vdd!" -7.10543e-15
cap "mux_8bit_2/in0_4" "mux_8bit_2/mux_one_4/inv2_0/Vdd!" 103.83
cap "mux_8bit_2/in0_4" "mux_8bit_2/mux_one_4/inv2_2/out" 31.608
cap "reg_6/port41" "mux_8bit_2/Vdd!" 58.7
cap "reg_6/w" "a_2406_1170#" 58.7
cap "a_2406_1170#" "reg_6/reg_one_3/a_4_n13#" -10.448
cap "mux_8bit_2/sel" "reg_6/port41" 58.7
cap "mux_8bit_2/mux_one_4/inv2_0/Vdd!" "a_2406_1170#" 17.542
cap "reg_6/reg_one_3/Vdd!" "reg_6/reg_one_3/GND!" -7.10543e-15
cap "a_2406_1170#" "mux_8bit_2/mux_one_4/inv2_2/out" 30.259
cap "mux_8bit_2/in0_4" "reg_6/reg_one_3/Vdd!" -1.405
cap "reg_6/reg_one_3/GND!" "reg_6/port41" 4.295
cap "mux_8bit_2/in0_4" "mux_8bit_2/mux_one_4/inv2_1/GND!" 12.155
cap "reg_6/w" "reg_6/port41" 127.744
cap "reg_6/reg_one_3/a_33_32#" "reg_6/reg_one_3/GND!" -3.55271e-15
cap "a_2406_1170#" "mux_8bit_2/mux_one_4/inv2_1/GND!" 22.523
cap "reg_6/port40" "mux_8bit_2/in0_4" 3.171
cap "a_2406_1170#" "mux_8bit_2/out4" 19.905
cap "mux_8bit_2/in0_4" "mux_8bit_2/Vdd!" 58.7
cap "a_2764_1095#" "mux_8bit_2/Vdd!" 58.7
cap "mux_8bit_2/sel" "a_2764_1095#" 58.7
cap "mux_8bit_2/in0_4" "mux_8bit_2/sel" 58.7
cap "mux_8bit_2/mux_one_4/inv2_1/in" "mux_8bit_2/in0_4" 13.19
cap "reg_6/port40" "a_2406_1170#" 4.026
cap "mux_8bit_2/in0_4" "reg_6/reg_one_3/GND!" 6.428
cap "a_2406_1170#" "mux_8bit_2/Vdd!" 58.7
cap "a_2406_1170#" "mux_8bit_2/sel" 58.7
cap "mux_8bit_2/mux_one_4/inv2_0/Vdd!" "mux_8bit_2/Vdd!" 2.84217e-14
cap "reg_6/port41" "mux_8bit_2/mux_one_4/inv2_1/GND!" 63.013
cap "a_2406_1170#" "reg_6/reg_one_3/GND!" 16.316
cap "mux_8bit_2/in0_4" "reg_6/reg_one_3/a_4_n13#" -1.152
cap "reg_6/w" "a_2764_1095#" 58.7
cap "mux_8bit_2/in0_4" "reg_6/w" 58.7
cap "mux_8bit_2/in0_4" "a_2406_1170#" 16.569
subcap "m1_2234_1126#" -172.782
cap "mux_8bit_2/mux_one_4/2mux_nr_0/out" "reg_7/reg_one_3/r0" 25.91
cap "m1_1843_1087#" "reg_7/reg_one_3/a_54_5#" 2.948
cap "a_678_1100#" "reg_7/port41" 73.199
cap "m1_1843_1087#" "reg_7/reg_one_3/GND!" 61.832
cap "a_2406_1170#" "reg_7/reg_one_3/a_4_n13#" 93.704
cap "a_678_1100#" "reg_7/reg_one_3/r1" 58.7
cap "mux_8bit_2/mux_one_4/2mux_nr_0/out" "reg_7/reg_one_3/Vdd!" 6.972
cap "mux_8bit_2/mux_one_4/inv2_1/GND!" "mux_8bit_2/mux_one_4/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "mux_8bit_2/mux_one_4/inv2_1/GND!" "a_2406_1170#" 12.194
cap "a_2764_1095#" "reg_7/reg_one_3/r1" 58.7
cap "a_2406_1170#" "reg_7/reg_one_3/a_21_n13#" 3.96
cap "a_2406_1170#" "reg_7/port41" 5.5
cap "m1_1843_1087#" "reg_7/reg_one_3/a_4_n13#" 26.037
cap "reg_7/reg_one_3/r1" "a_2406_1170#" 64.504
cap "a_678_1100#" "reg_7/reg_one_3/r0" 47.952
cap "reg_7/w" "reg_7/port41" 5.072
cap "m1_1843_1087#" "mux_8bit_2/mux_one_4/inv2_1/GND!" 16.082
cap "reg_7/reg_one_3/tmp" "a_2406_1170#" 5.92
cap "a_678_1100#" "mux_8bit_2/GND!" 58.7
cap "reg_7/reg_one_3/Vdd!" "a_678_1100#" 58.7
cap "m1_1843_1087#" "reg_7/reg_one_3/a_21_n13#" 2.354
cap "m1_1843_1087#" "reg_7/port41" 2.475
cap "a_2764_1095#" "reg_7/reg_one_3/r0" 19.78
cap "m1_1843_1087#" "reg_7/reg_one_3/r1" 69.199
cap "a_2406_1170#" "reg_7/reg_one_3/r0" 26.208
cap "a_2764_1095#" "mux_8bit_2/GND!" 58.7
cap "reg_7/reg_one_3/Vdd!" "a_2764_1095#" 58.7
cap "m1_1843_1087#" "reg_7/reg_one_3/tmp" 6.312
cap "mux_8bit_2/GND!" "a_2406_1170#" 58.7
cap "a_678_1100#" "reg_7/reg_one_3/GND!" 111.819
cap "reg_7/reg_one_3/Vdd!" "a_2406_1170#" 58.7
cap "reg_7/reg_one_3/GND!" "reg_7/port41" 1.628
cap "m1_1843_1087#" "reg_7/reg_one_3/r0" 24.728
cap "a_2406_1170#" "reg_7/port40" 5.621
cap "a_2764_1095#" "reg_7/reg_one_3/GND!" 58.7
cap "m1_1843_1087#" "mux_8bit_2/GND!" 58.7
cap "m1_1843_1087#" "reg_7/reg_one_3/Vdd!" 172.472
cap "reg_7/reg_one_3/GND!" "a_2406_1170#" 164.616
cap "mux_8bit_2/mux_one_4/inv2_1/GND!" "a_678_1100#" -6.916
cap "reg_7/reg_one_3/GND!" "reg_7/reg_one_3/r0" 1.13687e-13
cap "m1_1843_1087#" "reg_7/port40" 5.874
cap "reg_7/reg_one_3/GND!" "a_678_1100#" -2.667
cap "addsub_2/xor_4/b" "reg_7/port41" 11.825
cap "reg_7/port40" "reg_7/w" 125.762
cap "reg_7/reg_one_3/GND!" "reg_7/port40" -3.048
cap "reg_7/port40" "addsub_2/xor_4/a_61_n1#" 67.028
cap "a_678_1100#" "addsub_2/b4" 11.825
cap "reg_7/port40" "addsub_2/b4" 38.809
cap "addsub_2/xor_4/Vdd!" "reg_7/port41" 11.825
cap "m1_1843_1087#" "addsub_2/xor_4/b" 11.825
cap "m1_1843_1087#" "reg_7/reg_one_3/GND!" -8.24
cap "a_678_1100#" "reg_7/port41" -17.146
cap "reg_7/w" "reg_7/port41" 127.744
cap "reg_7/reg_one_3/GND!" "reg_7/port41" 1.628
cap "addsub_2/b4" "reg_7/port41" 11.825
cap "reg_7/reg_one_3/Vdd!" "reg_7/reg_one_3/GND!" -7.10543e-15
cap "m1_1843_1087#" "addsub_2/xor_4/Vdd!" 29.836
cap "a_678_1100#" "addsub_2/xor_4/b" 11.825
cap "reg_7/port40" "addsub_2/xor_4/b" 115.766
cap "reg_7/port40" "reg_7/reg_one_3/GND!" 92.836
cap "m1_1843_1087#" "reg_7/reg_one_3/Vdd!" -2.417
cap "m1_1843_1087#" "reg_7/w" 58.7
cap "a_678_1100#" "addsub_2/xor_4/Vdd!" 11.825
cap "reg_7/port40" "addsub_2/xor_4/Vdd!" 23.31
cap "m1_1843_1087#" "addsub_2/b4" 30.233
cap "addsub_2/b4" "addsub_2/xor_4/a_61_n31#" 2.84217e-14
cap "reg_7/reg_one_3/Vdd!" "reg_7/w" -1.77636e-15
cap "a_678_1100#" "reg_7/w" 58.7
subcap "a_2516_1097#" -30.357
cap "addsub_2/addsub_one_4/Vdd!" "a_2764_1095#" -4.455
cap "addsub_2/addsub_one_4/a_35_n41#" "m1_1843_1087#" 19.78
cap "latch_6/in4" "latch_6/latch_one_4/Vdd!" -12.402
cap "addsub_2/addsub_one_4/Vdd!" "m1_1843_1087#" 27.812
cap "latch_6/in4" "latch_6/latch_one_4/a_n5_n54#" 19.2392
cap "a_678_1100#" "addsub_2/addsub_one_5/GND!" 52.91
cap "addsub_2/addsub_one_4/a_78_n41#" "m1_1843_1087#" 54.237
cap "addsub_2/addsub_one_4/a_35_n41#" "addsub_2/addsub_one_5/GND!" 5.68434e-14
cap "a_678_1100#" "addsub_2/addsub_one_4/cout" 19.952
cap "latch_6/in4" "m1_1843_1087#" 101.742
cap "a_678_1100#" "addsub_2/addsub_one_4/Vdd!" 9.108
cap "latch_6/in4" "addsub_2/addsub_one_5/GND!" 76.9567
cap "addsub_2/addsub_one_5/GND!" "a_2764_1095#" 45.221
cap "addsub_2/addsub_one_4/GND!" "m1_1843_1087#" 18.16
cap "addsub_2/addsub_one_5/GND!" "addsub_2/addsub_one_4/b" -5.68434e-14
cap "addsub_2/addsub_one_5/GND!" "m1_1843_1087#" 33.095
cap "addsub_2/addsub_one_4/cout" "a_2764_1095#" 2.474
subcap "a_2516_1097#" -99.769
cap "latch_6/latch_one_4/c" "staticizer_3/staticizer_one_4/GND!" 13.8522
cap "staticizer_3/staticizer_one_4/Vdd!" "m1_1843_1087#" 224.207
cap "staticizer_3/in4" "staticizer_3/staticizer_one_4/GND!" 10.156
cap "m1_1843_1087#" "latch_6/latch_one_4/a_n5_n54#" 12.755
cap "m1_1843_1087#" "staticizer_3/staticizer_one_4/GND!" 117.4
cap "staticizer_3/staticizer_one_4/Vdd!" "staticizer_3/staticizer_one_4/GND!" -2.27374e-13
cap "a_678_1100#" "staticizer_3/staticizer_one_4/c" 76.935
cap "staticizer_3/staticizer_one_4/c" "a_2764_1095#" 58.7
cap "staticizer_3/in4" "staticizer_3/staticizer_one_4/a_60_n45#" 150.065
cap "a_678_1100#" "latch_6/latch_one_4/c" 81.378
cap "m1_1843_1087#" "latch_6/latch_one_4/a_12_n54#" 4.948
cap "a_2764_1095#" "latch_6/latch_one_4/c" 58.7
cap "staticizer_3/staticizer_one_4/Vdd!" "latch_6/latch_one_4/a_12_n54#" 1.13687e-13
cap "m1_1843_1087#" "latch_6/latch_one_4/a_30_n35#" 4.828
cap "m1_1843_1087#" "staticizer_3/staticizer_one_4/a_60_n45#" 12.285
cap "m1_1843_1087#" "latch_6/in4" 4.948
cap "staticizer_3/staticizer_one_4/c" "m1_1843_1087#" 60.064
cap "staticizer_3/in4" "latch_6/latch_one_4/c" 9.252
cap "staticizer_3/staticizer_one_4/Vdd!" "latch_6/in4" 19.399
cap "a_678_1100#" "staticizer_3/staticizer_one_4/Vdd!" 117.4
cap "staticizer_3/staticizer_one_4/Vdd!" "a_2764_1095#" 117.4
cap "latch_6/latch_one_4/a_n5_n54#" "latch_6/in4" 57.7175
cap "m1_1843_1087#" "latch_6/latch_one_4/c" 58.7
cap "a_678_1100#" "staticizer_3/staticizer_one_4/GND!" 181.284
cap "m1_1843_1087#" "staticizer_3/staticizer_one_4/a_77_n45#" 3.355
cap "staticizer_3/in4" "m1_1843_1087#" 12.904
cap "staticizer_3/staticizer_one_4/Vdd!" "latch_6/latch_one_4/c" 1070.42
cap "a_2764_1095#" "staticizer_3/staticizer_one_4/GND!" 117.4
cap "addsub_2/GND!" "latch_6/in4" 19.2392
cap "staticizer_3/in4" "staticizer_3/staticizer_one_4/Vdd!" 105.908
subcap "a_2699_1100#" -77.552
cap "latch_7/latch_one_4/GND!" "latch_7/out4" 10.156
cap "latch_7/latch_one_4/GND!" "latch_7/latch_one_4/c" 13.8522
cap "a_2764_1095#" "latch_7/latch_one_4/Vdd!" 117.4
cap "latch_7/out4" "staticizer_4/staticizer_one_4/a_60_n45#" 150.065
cap "latch_7/latch_one_4/a_n5_n54#" "latch_7/latch_one_4/Vdd!" -1.13687e-13
cap "latch_7/latch_one_4/GND!" "a_2764_1095#" 77.41
cap "staticizer_3/staticizer_one_4/GND!" "staticizer_3/staticizer_one_4/c" -1.42109e-14
cap "latch_7/latch_one_4/GND!" "latch_7/latch_one_4/Vdd!" -0.738
cap "staticizer_3/staticizer_one_4/out" "staticizer_3/staticizer_one_4/a_60_n45#" -5.616
cap "staticizer_3/staticizer_one_4/Vdd!" "staticizer_3/staticizer_one_4/a_77_n45#" 2.84217e-14
cap "latch_7/latch_one_4/a_n5_n54#" "latch_7/in4" 57.7175
cap "latch_7/in4" "latch_7/latch_one_4/Vdd!" 286.786
cap "latch_7/latch_one_4/Vdd!" "latch_7/latch_one_4/a_12_n54#" 1.13687e-13
cap "staticizer_3/staticizer_one_4/GND!" "latch_7/in4" 17.972
cap "staticizer_3/staticizer_one_4/out" "staticizer_3/staticizer_one_4/a_77_n45#" 4.948
cap "latch_7/latch_one_4/GND!" "latch_7/in4" 6.956
cap "staticizer_3/staticizer_one_4/Vdd!" "latch_7/in4" 11.463
cap "latch_7/latch_one_4/c" "latch_7/out4" 9.252
cap "staticizer_3/staticizer_one_4/Vdd!" "staticizer_3/staticizer_one_4/out" 16.519
cap "staticizer_3/staticizer_one_4/out" "latch_7/in4" 57.7175
cap "latch_7/latch_one_4/c" "a_2764_1095#" 58.7
cap "latch_7/latch_one_4/c" "latch_7/latch_one_4/Vdd!" 1070.42
cap "latch_7/out4" "latch_7/latch_one_4/Vdd!" 105.908
cap "staticizer_3/staticizer_one_4/out" "staticizer_3/staticizer_one_4/a_95_n27#" 2.948
subcap "a_2764_1095#" -836.866
subcap "a_2823_1100#" -286.008
cap "staticizer_4/staticizer_one_4/c" "latch_8/in4" 58.7
cap "latch_8/latch_one_4/GND!" "latch_8/in4" 6.956
cap "latch_8/latch_one_4/c" "latch_8/out4" -0.42
cap "latch_8/in4" "staticizer_4/staticizer_one_4/Vdd!" 11.463
cap "latch_8/in4" "latch_8/latch_one_4/Vdd!" 367.261
cap "staticizer_4/staticizer_one_4/out" "latch_8/in4" 57.7175
cap "staticizer_4/staticizer_one_4/a_60_n45#" "staticizer_4/staticizer_one_4/GND!" 2.84217e-14
cap "staticizer_4/staticizer_one_4/out" "staticizer_4/staticizer_one_4/Vdd!" -2.84217e-14
cap "latch_8/latch_one_4/a_n5_n54#" "latch_8/in4" 57.7175
cap "latch_8/latch_one_4/a_12_n54#" "latch_8/latch_one_4/Vdd!" 1.13687e-13
cap "latch_8/out4" "latch_8/latch_one_4/Vdd!" -1.162
cap "latch_8/in4" "staticizer_4/staticizer_one_4/GND!" 21.105
cap "latch_8/latch_one_4/a_n5_n54#" "latch_8/latch_one_4/Vdd!" -1.13687e-13
subcap "a_2823_1100#" -51.524
cap "latch_8/latch_one_4/c" "latch_8/latch_one_4/GND!" 13.8522
cap "latch_8/latch_one_4/Vdd!" "latch_8/out4" 105.908
cap "latch_8/out4" "staticizer_5/staticizer_one_4/a_60_n45#" 150.065
cap "latch_8/out4" "latch_8/latch_one_4/GND!" 10.156
cap "latch_8/latch_one_4/Vdd!" "staticizer_5/staticizer_one_4/a_60_n45#" -1.42109e-14
cap "latch_8/latch_one_4/c" "latch_8/out4" 9.252
cap "staticizer_5/staticizer_one_4/a_60_n45#" "latch_8/latch_one_4/GND!" -7.10543e-15
cap "latch_8/latch_one_4/c" "latch_8/latch_one_4/Vdd!" 1070.42
cap "staticizer_1/Vdd!" "latch_4/c" 1073
cap "latch_0/c" "staticizer_0/Vdd!" 1073
cap "fblock_0/fblock_one_4/g2" "fblock_0/b4" 58.7
cap "fblock_0/b4" "fblock_0/fblock_one_4/g3" 140.424
cap "fblock_0/fblock_one_4/2mux_nr_0/a_n17_n11#" "fblock_0/b4" 33.597
cap "fblock_0/GND!" "fblock_0/b4" 58.7
cap "fblock_0/fblock_one_4/2mux_nr_0/Vdd!" "fblock_0/b4" 11.239
cap "fblock_0/fblock_one_4/2mux_nr_0/in0" "fblock_0/b4" 7.975
cap "fblock_0/fblock_one_4/2mux_nr_0/in1" "fblock_0/b4" 4.95
cap "fblock_0/fblock_one_4/2mux_nr_0/out" "fblock_0/b4" 11.825
cap "fblock_0/fblock_one_4/2mux_nr_0/GND!" "fblock_0/b4" 9.884
cap "fblock_0/fblock_one_4/2mux_nr_1/out" "a_678_1100#" 11.825
cap "a_678_1100#" "latch_1/GND!" 58.7
cap "fblock_0/fblock_one_4/2mux_nr_1/Vdd!" "latch_1/Vdd!" 1341.25
cap "fblock_0/fblock_one_4/2mux_nr_1/in1" "a_678_1100#" 4.95
cap "latch_1/Vdd!" "a_678_1100#" 58.7
cap "fblock_0/fblock_one_4/2mux_nr_1/Vdd!" "a_678_1100#" 83.852
cap "fblock_0/fblock_one_4/2mux_nr_1/GND!" "a_678_1100#" 24.128
cap "fblock_0/fblock_one_4/2mux_nr_1/a_n17_n11#" "a_678_1100#" 31.949
cap "fblock_0/fblock_one_4/2mux_nr_1/s" "a_678_1100#" 16.386
cap "fblock_0/fblock_one_4/2mux_nr_1/in0" "a_678_1100#" 2.75
cap "fblock_0/fblock_one_4/g0" "a_678_1100#" 58.7
cap "fblock_0/fblock_one_4/g1" "a_678_1100#" 58.7
cap "a_678_1100#" "addsub_0/xor_4/b" 14.799
cap "addsub_0/xor_4/a_61_n31#" "a_678_1100#" 7.218
cap "addsub_0/xor_4/a_100_n42#" "a_678_1100#" 0.707
cap "a_678_1100#" "addsub_0/xor_4/out" 30.433
cap "addsub_0/xor_4/GND!" "a_678_1100#" 32.209
cap "a_678_1100#" "addsub_0/xor_4/a_89_n31#" 3.068
cap "latch_1/c" "a_678_1100#" 58.7
cap "addsub_0/a4" "addsub_0/xor_4/a_89_n31#" 2.424
cap "addsub_0/a4" "addsub_0/addsub_one_4/Vdd!" 76.9567
cap "addsub_0/a4" "addsub_0/xor_4/a_61_n31#" 2.424
cap "addsub_0/a4" "addsub_0/xor_4/a_61_n1#" 72.103
cap "addsub_0/addsub_one_4/b" "addsub_0/a4" 36.877
cap "addsub_0/a4" "addsub_0/xor_4/Vdd!" 22.66
cap "addsub_0/addsub_one_4/GND!" "addsub_0/addsub_one_4/a_35_n41#" 2.27374e-13
cap "latch_2/c" "reg_0/in4" 107.3
cap "reg_0/in4" "reg_0/r0" 153.495
cap "reg_0/reg_one_3/tmp" "m1_160_1121#" 8.713
cap "reg_0/reg_one_3/Vdd!" "m1_160_1121#" 18.325
cap "reg_0/reg_one_3/w" "m1_160_1121#" 61.66
cap "reg_0/r1" "m1_160_1121#" 58.7
cap "reg_0/r0" "m1_160_1121#" -7.416
cap "reg_0/reg_one_3/a_16_27#" "m1_160_1121#" 5.5
cap "reg_0/GND!" "m1_160_1121#" 58.7
cap "reg_0/reg_one_3/GND!" "reg_0/reg_one_3/Vdd!" 1.77636e-15
cap "reg_0/reg_one_3/w" "reg_0/reg_one_3/GND!" -2.27374e-13
cap "reg_0/reg_one_3/Vdd!" "m1_160_1121#" 88.158
cap "reg_0/r0" "reg_0/in4" -5.072
cap "reg_1/r0" "m1_160_1121#" 63.6875
cap "reg_0/reg_one_3/GND!" "m1_160_1121#" 6.428
cap "reg_0/in4" "m1_160_1121#" 14.786
cap "reg_0/reg_one_3/a_16_27#" "m1_160_1121#" 2.96
cap "reg_0/reg_one_3/w" "m1_160_1121#" 1.422
cap "reg_0/Vdd!" "m1_160_1121#" 58.7
cap "reg_0/reg_one_3/w" "reg_0/reg_one_3/Vdd!" -7.10543e-15
cap "reg_0/reg_one_3/a_33_32#" "m1_160_1121#" 64.099
cap "reg_1/reg_one_3/a_33_32#" "reg_1/in4" 64.099
cap "reg_1/r0" "reg_1/in4" 89.8075
cap "reg_1/in4" "reg_1/reg_one_3/w" 61.66
cap "reg_1/in4" "reg_1/GND!" 58.7
cap "reg_1/reg_one_3/Vdd!" "reg_1/in4" 88.158
cap "reg_1/Vdd!" "reg_1/in4" 58.7
cap "reg_1/reg_one_3/a_16_27#" "reg_1/in4" 5.5
cap "reg_1/r1" "reg_1/in4" 58.7
cap "reg_1/reg_one_3/Vdd!" "reg_1/reg_one_3/GND!" 1.77636e-15
cap "reg_1/reg_one_3/tmp" "reg_1/in4" 8.713
cap "reg_1/reg_one_3/a_16_27#" "reg_1/in4" 2.96
cap "reg_1/reg_one_3/Vdd!" "reg_1/reg_one_3/w" -7.10543e-15
cap "reg_1/reg_one_3/GND!" "reg_1/reg_one_3/w" -2.27374e-13
cap "reg_1/reg_one_3/w" "reg_1/in4" 1.422
cap "reg_1/reg_one_3/Vdd!" "reg_1/in4" 18.325
cap "reg_1/reg_one_3/GND!" "reg_1/in4" 6.428
cap "reg_2/in4" "reg_2/reg_one_3/Vdd!" 18.325
cap "reg_2/reg_one_3/GND!" "reg_2/reg_one_3/Vdd!" 1.77636e-15
cap "reg_2/reg_one_3/w" "reg_2/in4" 1.422
cap "reg_2/in4" "reg_2/reg_one_3/a_16_27#" 2.96
cap "reg_2/reg_one_3/Vdd!" "reg_2/reg_one_3/w" -7.10543e-15
cap "reg_2/in4" "reg_2/reg_one_3/GND!" 6.428
cap "reg_2/in4" "reg_2/reg_one_3/a_33_32#" 64.099
cap "reg_2/in4" "reg_2/r0" 153.495
cap "reg_2/in4" "reg_2/reg_one_3/a_16_27#" 5.5
cap "reg_2/in4" "reg_2/reg_one_3/Vdd!" 88.158
cap "reg_2/in4" "reg_2/reg_one_3/w" 61.66
cap "reg_2/r1" "reg_2/in4" 58.7
cap "reg_2/reg_one_3/GND!" "reg_2/reg_one_3/w" -2.27374e-13
cap "reg_2/in4" "reg_2/Vdd!" 58.7
cap "reg_2/GND!" "reg_2/in4" 58.7
cap "reg_2/in4" "reg_2/reg_one_3/tmp" 8.713
cap "reg_3/r1" "reg_3/in4" 58.7
cap "reg_3/in4" "reg_3/reg_one_3/Vdd!" 17.683
cap "reg_3/reg_one_3/GND!" "reg_3/in4" 20.815
cap "reg_3/reg_one_3/a_16_27#" "reg_3/in4" 4.95
cap "reg_3/GND!" "reg_3/in4" 58.7
cap "reg_3/r0" "reg_3/in4" 153.495
cap "reg_3/Vdd!" "reg_3/in4" 58.7
cap "reg_3/reg_one_3/a_33_32#" "reg_3/in4" 37.723
cap "reg_3/reg_one_3/tmp" "reg_3/in4" 7.848
cap "reg_3/reg_one_3/w" "reg_3/in4" 1.248
cap "reg_3/reg_one_3/GND!" "mux_8bit_0/in1_4" -8.24
cap "reg_3/reg_one_3/w" "reg_3/reg_one_3/GND!" -1.42109e-14
cap "mux_8bit_0/in1_4" "mux_8bit_0/mux_one_4/Vdd!" 98.617
cap "mux_8bit_0/mux_one_4/GND!" "mux_8bit_0/in1_4" 15.908
cap "mux_8bit_0/mux_one_4/GND!" "mux_8bit_0/mux_one_4/inv2_0/out" 1.42109e-14
cap "reg_3/reg_one_3/w" "mux_8bit_0/in1_4" 58.7
cap "mux_8bit_0/in1_4" "mux_8bit_0/mux_one_4/inv2_0/out" 18.535
cap "mux_8bit_0/in1_4" "reg_3/reg_one_3/a_33_32#" -4.455
cap "reg_3/reg_one_3/GND!" "reg_3/reg_one_3/GND!" 8.88178e-16
cap "mux_8bit_0/mux_one_4/sel" "mux_8bit_0/in1_4" 63.256
cap "reg_3/reg_one_3/Vdd!" "mux_8bit_0/in1_4" -2.948
cap "mux_8bit_0/in1_4" "mux_8bit_0/mux_one_4/2mux_nr_0/a_n17_n11#" 36.092
cap "reg_3/reg_one_3/GND!" "mux_8bit_0/in1_4" -2.948
subcap "m1_1434_1126#" -46.038
cap "reg_4/in4" "m1_160_1121#" 2.844
cap "reg_4/reg_one_3/a_16_27#" "m1_160_1121#" 1.11
cap "reg_4/GND!" "m1_160_1121#" 58.7
cap "reg_4/reg_one_3/GND!" "m1_160_1121#" 134.305
cap "mux_8bit_0/mux_one_4/GND!" "reg_4/r0" 165.587
cap "reg_4/reg_one_3/a_33_32#" "m1_160_1121#" 7.233
cap "reg_4/r0" "m1_160_1121#" 19.78
cap "reg_4/reg_one_3/Vdd!" "reg_4/in4" 9.296
cap "mux_8bit_0/mux_one_4/2mux_nr_0/s" "m1_160_1121#" 4.948
cap "mux_8bit_0/mux_one_4/GND!" "m1_160_1121#" 67.786
cap "reg_4/r0" "reg_4/in4" 11.3
cap "reg_4/reg_one_3/tmp" "m1_160_1121#" 6.507
cap "mux_8bit_0/mux_one_4/2mux_nr_0/a_n17_n11#" "m1_160_1121#" -5.178
cap "reg_4/reg_one_3/w" "m1_160_1121#" 5.064
cap "reg_4/r1" "m1_160_1121#" 58.7
cap "reg_4/Vdd!" "m1_160_1121#" 58.7
cap "mux_8bit_0/mux_one_4/GND!" "reg_4/in4" 86.5763
cap "reg_4/reg_one_3/a_16_27#" "m1_160_1121#" 6.6
subcap "a_1606_1170#" -258.82
cap "addsub_1/xor_4/a_61_n31#" "m1_160_1121#" 19.78
cap "addsub_1/xor_4/a_61_n1#" "addsub_1/a4" 110.581
cap "m1_160_1121#" "addsub_1/xor_4/out" 97.913
cap "addsub_1/Vdd!" "addsub_1/a4" 76.9567
cap "reg_4/reg_one_3/GND!" "m1_160_1121#" -2.417
cap "m1_160_1121#" "addsub_1/xor_4/a_61_n1#" 5.568
cap "m1_160_1121#" "addsub_1/Vdd!" 6.6
cap "reg_4/reg_one_3/GND!" "m1_160_1121#" -23.072
cap "addsub_1/a4" "addsub_1/xor_4/a_89_n31#" 2.424
cap "addsub_1/xor_4/Vdd!" "addsub_1/a4" 27.249
cap "m1_160_1121#" "reg_4/reg_one_3/w" 58.7
cap "addsub_1/xor_4/a_61_n31#" "addsub_1/a4" 2.424
cap "addsub_1/xor_4/out" "addsub_1/a4" 36.877
cap "m1_160_1121#" "addsub_1/xor_4/a_89_n31#" 17.316
cap "m1_160_1121#" "reg_4/reg_one_3/a_33_32#" -12.339
cap "m1_160_1121#" "addsub_1/xor_4/Vdd!" 9.12
cap "m1_160_1121#" "addsub_1/xor_4/GND!" 26.517
cap "m1_160_1121#" "addsub_1/xor_4/b" 11.825
cap "addsub_1/addsub_one_4/GND!" "a_2510_1893#" 58.163
cap "addsub_1/addsub_one_4/a_66_n41#" "a_2510_1893#" 2.1
cap "a_2510_1893#" "addsub_1/addsub_one_4/cin" 12.612
cap "a_2510_1893#" "addsub_1/addsub_one_4/a_11_n41#" 21.93
cap "addsub_1/addsub_one_4/GND!" "m1_160_1121#" 38.289
cap "a_2510_1893#" "addsub_1/addsub_one_4/b" 12.612
cap "addsub_1/addsub_one_4/a_78_n41#" "a_2510_1893#" 10.86
cap "m1_160_1121#" "addsub_1/addsub_one_4/Vdd!" 2.145
cap "a_2510_1893#" "addsub_1/addsub_one_4/a_35_n41#" 14.854
cap "m1_160_1121#" "addsub_1/addsub_one_4/cin" 1.56
cap "m1_160_1121#" "addsub_1/addsub_one_4/b" 95.736
cap "a_2510_1893#" "addsub_1/addsub_one_4/a_89_n41#" 11.7
cap "a_2510_1893#" "addsub_1/addsub_one_4/a_29_n41#" 2.1
cap "addsub_1/addsub_one_4/a_78_n41#" "m1_160_1121#" 35.835
cap "m1_160_1121#" "addsub_1/addsub_one_4/a_35_n41#" 51.712
cap "addsub_1/addsub_one_4/a_72_n41#" "a_2510_1893#" 2.1
cap "m1_160_1121#" "addsub_1/xor_4/Vdd!" 1.026
cap "a_2510_1893#" "addsub_1/a4" 12.612
cap "m1_160_1121#" "latch_5/c" 58.7
cap "m1_160_1121#" "staticizer_2/c" 58.7
cap "m1_160_1121#" "staticizer_2/Vdd!" 58.7
cap "m1_160_1121#" "staticizer_2/GND!" 58.7
cap "latch_5/c" "staticizer_2/Vdd!" 1073
cap "m1_160_1121#" "latch_5/GND!" 58.7
cap "latch_5/Vdd!" "m1_160_1121#" 58.7
cap "mux_8bit_1/in1_4" "mux_8bit_1/mux_one_4/2mux_nr_0/a_n17_n11#" 36.092
cap "mux_8bit_1/in1_4" "mux_8bit_1/mux_one_4/inv2_0/out" 18.535
cap "mux_8bit_1/mux_one_4/Vdd!" "mux_8bit_1/in1_4" 96.331
cap "mux_8bit_1/in1_4" "mux_8bit_1/mux_one_4/sel" 63.256
cap "mux_8bit_1/mux_one_4/GND!" "mux_8bit_1/in1_4" 15.908
subcap "m1_1934_1126#" -46.038
cap "mux_8bit_1/mux_one_4/GND!" "m1_160_1121#" 67.786
cap "reg_5/reg_one_3/GND!" "m1_160_1121#" 134.305
cap "m1_160_1121#" "reg_5/in4" 2.844
cap "reg_5/reg_one_3/a_16_27#" "m1_160_1121#" 1.11
cap "reg_5/Vdd!" "m1_160_1121#" 58.7
cap "reg_5/r1" "m1_160_1121#" 58.7
cap "reg_5/reg_one_3/w" "m1_160_1121#" 5.064
cap "reg_5/r0" "mux_8bit_1/mux_one_4/GND!" 165.587
cap "reg_5/GND!" "m1_160_1121#" 58.7
cap "reg_5/reg_one_3/Vdd!" "reg_5/in4" 9.296
cap "reg_5/r0" "reg_5/in4" 11.3
cap "reg_5/reg_one_3/a_16_27#" "m1_160_1121#" 6.6
cap "mux_8bit_1/mux_one_4/2mux_nr_0/a_n17_n11#" "m1_160_1121#" -5.178
cap "reg_5/reg_one_3/a_33_32#" "m1_160_1121#" 7.233
cap "mux_8bit_1/mux_one_4/2mux_nr_0/s" "m1_160_1121#" 4.948
cap "reg_5/r0" "m1_160_1121#" 19.78
cap "mux_8bit_1/mux_one_4/GND!" "reg_5/in4" 86.5763
cap "reg_5/reg_one_3/tmp" "m1_160_1121#" 6.507
cap "reg_6/in4" "reg_5/reg_one_3/GND!" -2.417
cap "reg_5/reg_one_3/Vdd!" "reg_5/reg_one_3/GND!" 1.77636e-15
cap "reg_6/in4" "reg_6/Vdd!" 58.7
cap "reg_5/reg_one_3/w" "reg_5/reg_one_3/GND!" -1.42109e-14
cap "reg_6/in4" "reg_5/reg_one_3/GND!" -23.072
cap "reg_6/reg_one_3/tmp" "reg_6/in4" 4.461
cap "reg_6/in4" "reg_6/reg_one_3/a_33_32#" 2.844
cap "reg_5/reg_one_3/GND!" "reg_5/reg_one_3/GND!" 8.88178e-16
cap "reg_6/in4" "reg_6/r1" 58.7
cap "reg_6/in4" "reg_6/r0" 128.02
cap "reg_6/in4" "reg_6/reg_one_3/a_16_27#" 6.6
cap "reg_5/reg_one_3/w" "reg_5/reg_one_3/Vdd!" 4.44089e-16
cap "reg_6/in4" "reg_5/reg_one_3/a_33_32#" -12.339
cap "reg_6/in4" "reg_5/reg_one_3/w" 58.7
cap "reg_6/in4" "reg_6/reg_one_3/a_16_27#" 1.11
cap "reg_6/in4" "reg_6/reg_one_3/w" 5.064
cap "reg_6/in4" "reg_6/reg_one_3/GND!" 124.114
cap "reg_6/in4" "reg_6/GND!" 58.7
cap "reg_6/reg_one_3/GND!" "mux_8bit_2/in1_4" 8.836
cap "reg_6/reg_one_3/a_33_32#" "mux_8bit_2/in1_4" 4.389
cap "mux_8bit_2/mux_one_4/Vdd!" "mux_8bit_2/in1_4" 2.035
cap "reg_6/reg_one_3/tmp" "reg_6/reg_one_3/GND!" -7.10543e-15
cap "reg_6/reg_one_3/w" "mux_8bit_2/in1_4" 97.0214
cap "reg_6/reg_one_3/tmp" "mux_8bit_2/in1_4" -4.818
cap "mux_8bit_2/in1_4" "reg_6/reg_one_3/GND!" -1.886
cap "mux_8bit_2/mux_one_4/GND!" "mux_8bit_2/in1_4" 2.035
cap "mux_8bit_2/mux_one_4/GND!" "mux_8bit_2/mux_one_4/inv2_0/out" 1.42109e-14
cap "reg_6/reg_one_3/GND!" "reg_6/reg_one_3/w" -1.42109e-14
subcap "m1_2234_1126#" -46.038
cap "mux_8bit_2/mux_one_4/2mux_nr_0/out" "mux_8bit_2/mux_one_4/GND!" 86.5763
cap "reg_7/r0" "mux_8bit_2/mux_one_4/2mux_nr_0/out" 11.3
cap "reg_7/r0" "mux_8bit_2/mux_one_4/GND!" 165.587
cap "reg_7/reg_one_3/Vdd!" "mux_8bit_2/mux_one_4/2mux_nr_0/out" 9.296
subcap "a_2406_1170#" -645.917
cap "addsub_2/a4" "addsub_2/xor_4/a_61_n1#" 110.581
cap "addsub_2/a4" "addsub_2/xor_4/a_61_n31#" 2.424
cap "addsub_2/a4" "addsub_2/xor_4/a_89_n31#" 2.424
cap "addsub_2/a4" "addsub_2/xor_4/Vdd!" 27.249
cap "addsub_2/a4" "addsub_2/Vdd!" 76.9567
cap "addsub_2/xor_4/out" "addsub_2/a4" 36.877
cap "latch_6/c" "staticizer_3/Vdd!" 1073
cap "staticizer_4/Vdd!" "latch_7/c" 1073
cap "staticizer_5/Vdd!" "latch_8/c" 1073
cap "staticizer_1/staticizer_one_3/c" "latch_4/out3" 1.42109e-14
cap "staticizer_1/staticizer_one_3/Vdd!" "staticizer_1/staticizer_one_3/a_60_n45#" -1.13687e-13
cap "latch_4/latch_one_3/c" "staticizer_1/staticizer_one_3/GND!" 18.4696
cap "staticizer_1/staticizer_one_3/Vdd!" "staticizer_1/staticizer_one_3/GND!" 1.13687e-13
cap "staticizer_1/staticizer_one_3/Vdd!" "latch_4/latch_one_3/c" 1073
cap "staticizer_1/staticizer_one_3/a_60_n45#" "latch_4/out3" 57.7175
cap "staticizer_1/staticizer_one_3/GND!" "latch_4/out3" 18.828
cap "latch_4/latch_one_3/c" "latch_4/out3" 0.492
cap "staticizer_1/staticizer_one_3/Vdd!" "latch_4/out3" 73.522
subcap "a_109_1272#" -141.196
subcap "data_in3" -6.948
subcap "rx3" -1775.39
cap "latch_4/in3" "latch_0/latch_one_3/GND!" 59.993
cap "latch_0/latch_one_3/a_n5_n54#" "latch_0/latch_one_3/Vdd!" 1.13687e-13
cap "latch_0/latch_one_3/c" "latch_0/latch_one_3/GND!" 18.4696
cap "latch_0/in3" "latch_0/latch_one_3/a_n5_n54#" 32.9814
cap "staticizer_0/staticizer_one_3/a_60_n45#" "latch_0/latch_one_3/Vdd!" -4.648
cap "staticizer_0/staticizer_one_3/a_60_n45#" "latch_0/out3" 57.7175
cap "latch_0/out3" "latch_0/latch_one_3/Vdd!" 73.522
cap "latch_0/latch_one_3/GND!" "latch_0/latch_one_3/a_n5_n54#" 5.68434e-14
cap "latch_4/latch_one_3/Vdd!" "latch_4/in3" 469.437
cap "latch_4/in3" "latch_0/latch_one_3/Vdd!" 96.12
cap "latch_0/in3" "latch_0/latch_one_3/Vdd!" 67.0625
cap "latch_0/latch_one_3/c" "latch_0/latch_one_3/Vdd!" 1073
cap "latch_0/latch_one_3/c" "latch_0/out3" 0.492
cap "latch_0/latch_one_3/GND!" "latch_0/latch_one_3/Vdd!" -0.246
cap "latch_0/latch_one_3/c" "latch_4/in3" 58.7
cap "latch_4/in3" "latch_4/latch_one_3/a_n5_n54#" 69.3743
cap "latch_0/latch_one_3/GND!" "latch_0/out3" 18.828
subcap "m1_160_1297#" -2616.01
cap "latch_0/out3" "staticizer_0/staticizer_one_3/Vdd!" 35.354
cap "staticizer_0/staticizer_one_3/c" "shift_0/a3" 76.935
cap "latch_0/out3" "staticizer_0/staticizer_one_3/GND!" 6.22
cap "latch_0/out3" "shift_0/a3" 58.7
cap "latch_0/out3" "staticizer_0/staticizer_one_3/a_60_n45#" 31.249
cap "latch_0/out3" "shift_0/shift_one_3/ad" 58.7
cap "staticizer_0/staticizer_one_3/Vdd!" "staticizer_0/staticizer_one_3/GND!" -0.984
cap "staticizer_0/staticizer_one_3/Vdd!" "shift_0/a3" -12.11
cap "staticizer_0/staticizer_one_3/Vdd!" "staticizer_0/staticizer_one_3/a_60_n45#" -2.744
cap "shift_0/a3" "staticizer_0/staticizer_one_3/GND!" 73.425
cap "latch_0/out3" "shift_0/shift_one_3/Vdd!" 8.24
cap "shift_0/shift_one_3/ad" "shift_0/a3" 125.763
cap "shift_0/shift_one_3/inv_2/in" "rx3" 14.74
cap "shift_0/shift_one_3/m1_n60_n65#" "m1_160_1297#" 11.825
cap "m1_160_1297#" "shift_0/shift_one_3/inv_3/GND!" 21.418
cap "m1_160_1297#" "shift_0/shift_one_3/inv_2/out" 25.522
cap "m1_160_1297#" "shift_0/Vdd!" 58.7
cap "shift_0/shift_one_3/Vdd!" "rx3" 7.239
cap "rx3" "shift_0/u" 58.7
cap "shift_0/shift_one_3/inv_3/GND!" "rx3" 11.43
cap "shift_0/Vdd!" "rx3" 58.7
cap "m1_160_1297#" "shift_0/GND!" 58.7
cap "m1_160_1297#" "shift_0/u" 58.7
cap "shift_0/shift_one_3/Vdd!" "m1_160_1297#" 91.858
cap "rx3" "shift_0/GND!" 58.7
cap "m1_160_1297#" "shift_0/o3" 2.184
cap "latch_3/latch_one_3/GND!" "shift_0/o3" 30.043
cap "latch_3/latch_one_3/Vdd!" "shift_0/shift_one_3/inv_3/in" 46.174
cap "latch_3/latch_one_3/a_12_n54#" "m1_160_1297#" 4.95
cap "shift_0/shift_one_3/inv_3/in" "shift_0/o3" 57.7175
cap "latch_3/latch_one_3/c" "rx3" 3.12
cap "latch_3/latch_one_3/c" "m1_160_1297#" 1.248
cap "rx3" "latch_3/latch_one_3/GND!" 107.383
cap "latch_3/latch_one_3/Vdd!" "latch_3/latch_one_3/a_n5_n54#" -1.13687e-13
cap "latch_3/latch_one_3/GND!" "m1_160_1297#" 66.689
cap "rx3" "shift_0/shift_one_3/inv_3/GND!" 6.096
cap "shift_0/o3" "latch_3/latch_one_3/a_n5_n54#" 57.7175
cap "latch_3/latch_one_3/Vdd!" "shift_0/o3" 9.594
cap "shift_0/shift_one_3/inv_3/Vdd!" "shift_0/o3" 1.162
cap "shift_0/shift_one_3/inv_3/GND!" "m1_160_1297#" 3.152
cap "shift_0/shift_one_3/inv_3/in" "m1_160_1297#" 8.599
cap "rx3" "shift_0/s" 58.7
cap "m1_160_1297#" "shift_0/s" 58.7
cap "latch_3/latch_one_3/Vdd!" "rx3" 58.7
cap "rx3" "shift_0/shift_one_3/inv_3/Vdd!" 7.239
cap "latch_3/latch_one_3/Vdd!" "m1_160_1297#" 64.715
cap "m1_160_1297#" "latch_3/latch_one_3/a_n5_n54#" 30.853
cap "rx3" "shift_0/o3" 20.945
cap "shift_0/shift_one_3/inv_3/Vdd!" "m1_160_1297#" 72.651
cap "latch_3/out3" "fblock_0/fblock_one_3/2mux_nr_2/in0" 7.975
cap "fblock_0/a3" "fblock_0/g2" 58.7
cap "latch_3/out3" "fblock_0/g3" 58.7
cap "fblock_0/fblock_one_3/2mux_nr_0/in0" "fblock_0/b3" 5.192
cap "fblock_0/a3" "fblock_0/fblock_one_3/2mux_nr_2/a_n17_n11#" 11.004
cap "latch_3/out3" "latch_3/latch_one_3/c" 140.424
cap "fblock_0/fblock_one_3/2mux_nr_0/a_n17_n11#" "fblock_0/b3" 23.594
cap "fblock_0/fblock_one_3/2mux_nr_2/in1" "fblock_0/b3" 7.975
cap "latch_3/latch_one_3/c" "latch_3/latch_one_3/GND!" 2.84217e-14
cap "fblock_0/a3" "fblock_0/fblock_one_3/2mux_nr_2/out" 9.081
cap "fblock_0/a3" "fblock_0/fblock_one_3/2mux_nr_2/in0" 4.389
cap "fblock_0/a3" "fblock_0/fblock_one_3/2mux_nr_2/GND!" 115.687
cap "latch_3/out3" "latch_3/latch_one_3/Vdd!" 0.959
cap "fblock_0/a3" "fblock_0/fblock_one_3/2mux_nr_2/Vdd!" 82.685
cap "fblock_0/g2" "fblock_0/b3" 39.805
cap "fblock_0/fblock_one_3/2mux_nr_2/GND!" "fblock_0/fblock_one_3/2mux_nr_2/a_n17_n11#" 5.68434e-14
cap "fblock_0/a3" "fblock_0/g3" 542.798
cap "latch_3/latch_one_3/a_12_n54#" "latch_3/latch_one_3/Vdd!" 2.84217e-14
cap "latch_3/out3" "latch_3/latch_one_3/GND!" 1.209
cap "fblock_0/fblock_one_3/2mux_nr_2/out" "fblock_0/fblock_one_3/2mux_nr_2/GND!" 5.68434e-14
cap "fblock_0/a3" "latch_3/latch_one_3/c" 78.258
cap "fblock_0/fblock_one_3/2mux_nr_0/Vdd!" "fblock_0/b3" 25.648
cap "latch_3/out3" "fblock_0/fblock_one_3/2mux_nr_2/in1" 9.35
cap "fblock_0/fblock_one_3/2mux_nr_2/GND!" "fblock_0/b3" 49.689
cap "latch_3/out3" "fblock_0/g2" 58.7
cap "fblock_0/g3" "fblock_0/b3" 104.003
cap "fblock_0/a3" "latch_3/out3" 4.948
cap "fblock_0/a3" "latch_3/latch_one_3/GND!" 0.083
cap "fblock_0/fblock_one_3/2mux_nr_0/in1" "fblock_0/b3" 2.475
cap "latch_3/out3" "fblock_0/fblock_one_3/2mux_nr_2/a_n17_n11#" 14.683
cap "latch_3/out3" "fblock_0/fblock_one_3/2mux_nr_2/out" 19.302
cap "fblock_0/a3" "fblock_0/fblock_one_3/2mux_nr_2/in1" 5.115
cap "latch_3/out3" "fblock_0/fblock_one_3/2mux_nr_2/GND!" 97.023
cap "m1_160_1297#" "latch_1/latch_one_3/c" 4.324
cap "fblock_0/g1" "rx3" 58.7
cap "fblock_0/fblock_one_3/2mux_nr_1/GND!" "a_678_1276#" 17.7
cap "a_678_1276#" "latch_1/latch_one_3/GND!" 51.73
cap "a_678_1276#" "fblock_0/fblock_one_3/2mux_nr_1/a_n17_n11#" 23.594
cap "fblock_0/g0" "m1_160_1297#" 58.7
cap "a_678_1276#" "fblock_0/fblock_one_3/2mux_nr_1/s" 13.064
cap "a_678_1276#" "latch_1/latch_one_3/Vdd!" 51.73
cap "fblock_0/fblock_one_3/f" "a_678_1276#" 13.352
cap "latch_1/latch_one_3/a_n5_n54#" "m1_160_1297#" 43.4
cap "latch_1/latch_one_3/GND!" "m1_160_1297#" 69.742
cap "fblock_0/g0" "rx3" 58.7
cap "latch_1/latch_one_3/a_n5_n54#" "fblock_0/f3" 57.7175
cap "a_678_1276#" "fblock_0/fblock_one_4/inv_4/Vdd!" 51.73
cap "fblock_0/f3" "latch_1/latch_one_3/GND!" 12.326
cap "latch_1/latch_one_3/Vdd!" "m1_160_1297#" 58.7
cap "a_678_1276#" "fblock_0/g1" 51.73
cap "fblock_0/fblock_one_3/inv_0/GND!" "m1_160_1297#" 20.977
cap "fblock_0/fblock_one_3/2mux_nr_1/in0" "a_678_1276#" 1.606
cap "latch_1/latch_one_3/a_n5_n54#" "rx3" 7.807
cap "m1_160_1297#" "fblock_0/fblock_one_3/inv_0/in" 4.123
cap "latch_1/latch_one_3/GND!" "rx3" 58.7
cap "fblock_0/f3" "latch_1/latch_one_3/Vdd!" 6.108
cap "fblock_0/fblock_one_3/inv_0/GND!" "fblock_0/fblock_one_3/inv_0/in" 5.68434e-14
cap "fblock_0/fblock_one_3/2mux_nr_2/in0" "a_678_1276#" 7.975
cap "fblock_0/f3" "m1_160_1297#" 18.093
cap "a_678_1276#" "fblock_0/fblock_one_3/2mux_nr_0/Vdd!" 22.117
cap "latch_1/latch_one_3/a_12_n54#" "m1_160_1297#" 9.731
cap "fblock_0/fblock_one_3/2mux_nr_1/in1" "a_678_1276#" 2.475
cap "latch_1/latch_one_3/Vdd!" "fblock_0/fblock_one_4/inv_4/Vdd!" 1341.25
cap "fblock_0/fblock_one_4/inv_4/Vdd!" "m1_160_1297#" 58.7
cap "latch_1/latch_one_3/Vdd!" "rx3" 103.828
cap "fblock_0/fblock_one_3/f" "rx3" 85.724
cap "fblock_0/g1" "m1_160_1297#" 58.7
cap "fblock_0/fblock_one_3/inv_0/in" "rx3" 2.844
cap "fblock_0/f3" "fblock_0/fblock_one_4/inv_4/Vdd!" 12.684
cap "fblock_0/f3" "rx3" 13.492
cap "fblock_0/g0" "a_678_1276#" 51.73
cap "fblock_0/fblock_one_4/inv_4/Vdd!" "rx3" 58.7
subcap "a_678_1276#" -2518.72
cap "latch_1/latch_one_3/a_30_n54#" "latch_1/out3" 1.524
cap "latch_1/latch_one_3/GND!" "latch_1/out3" 3.821
cap "latch_1/latch_one_3/a_n5_n54#" "rx3" 4.948
cap "addsub_0/xor_3/a_100_n42#" "addsub_0/b3" 0.707
cap "addsub_0/xor_3/GND!" "latch_1/out3" 11.825
cap "addsub_0/xor_3/GND!" "addsub_0/b3" 173.754
cap "rx3" "latch_1/latch_one_3/c" 58.7
cap "latch_1/latch_one_3/a_n5_n54#" "latch_1/out3" 15.975
cap "rx3" "latch_1/latch_one_3/a_30_n35#" 4.828
cap "addsub_0/xor_3/Vdd!" "rx3" 8.496
cap "rx3" "latch_1/latch_one_3/Vdd!" -1.405
cap "addsub_0/b3" "addsub_0/xor_3/a_69_n42#" 2.457
cap "latch_1/latch_one_3/GND!" "latch_1/out3" 2.361
cap "rx3" "addsub_0/xor_3/b" 11.825
cap "addsub_0/xor_3/a_89_n31#" "addsub_0/b3" 3.068
cap "addsub_0/b3" "latch_1/latch_one_3/c" 51.73
cap "latch_1/out3" "latch_1/latch_one_3/c" 144.632
cap "rx3" "latch_1/latch_one_3/Vdd!" -4.367
cap "rx3" "latch_1/latch_one_3/a_12_n54#" 4.948
cap "addsub_0/xor_3/a_61_n31#" "addsub_0/b3" 5.316
cap "addsub_0/b3" "addsub_0/xor_3/out" 31.486
cap "latch_1/latch_one_3/Vdd!" "latch_1/out3" 1.221
cap "addsub_0/xor_3/GND!" "rx3" 24.038
cap "latch_1/out3" "addsub_0/xor_3/b" 11.825
cap "addsub_0/b3" "addsub_0/xor_3/b" 14.618
cap "rx3" "latch_1/out3" 9.182
cap "rx3" "addsub_0/b3" 2.764
cap "addsub_0/addsub_one_3/Vdd!" "m1_160_1297#" 50.747
cap "rx3" "addsub_0/addsub_one_3/a_78_n41#" 11.825
cap "addsub_0/addsub_one_3/GND!" "rx3" 20.114
cap "addsub_0/addsub_one_3/Vdd!" "a_678_1276#" 28.817
cap "rx3" "addsub_0/xor_3/a_61_n1#" 103.788
cap "m1_160_1297#" "addsub_0/addsub_one_3/a_35_n41#" 69.173
cap "a_678_1276#" "addsub_0/addsub_one_3/cout" 13.278
cap "addsub_0/addsub_one_3/Vdd!" "rx3" 93.561
cap "m1_160_1297#" "addsub_0/addsub_one_3/GND!" 6.918
cap "rx3" "addsub_0/addsub_one_3/a_89_9#" 4.7
cap "addsub_0/addsub_one_3/a_35_n41#" "rx3" 19.78
cap "rx3" "addsub_0/addsub_one_3/a_89_n41#" 2.35
cap "rx3" "addsub_0/xor_3/a" 2.424
cap "rx3" "addsub_0/xor_3/b" 2.424
cap "rx3" "addsub_0/xor_3/a_61_n31#" 1.95
cap "rx3" "addsub_0/addsub_one_3/GND!" 5.439
cap "m1_160_1297#" "addsub_0/addsub_one_3/GND!" 18.211
cap "addsub_0/addsub_one_3/GND!" "a_678_1276#" 28.748
cap "rx3" "addsub_0/addsub_one_3/b" 98.187
cap "addsub_0/xor_3/a_89_n31#" "rx3" 2.424
subcap "a_841_1273#" -38.45
cap "latch_2/out3" "addsub_0/addsub_one_3/GND!" 3.399
cap "a_678_1276#" "addsub_0/addsub_one_4/GND!" 8.808
cap "a_678_1276#" "latch_2/latch_one_3/c" 81.378
cap "rx3" "latch_2/latch_one_3/GND!" 58.7
cap "latch_2/out3" "latch_2/latch_one_3/a_n5_n54#" 12.196
cap "latch_2/out3" "addsub_0/s3" 4.948
cap "latch_2/out3" "rx3" 4.341
cap "latch_2/out3" "latch_2/latch_one_3/a_30_n54#" 2.592
cap "latch_2/out3" "addsub_0/GND!" 11.825
cap "latch_2/out3" "latch_2/latch_one_3/Vdd!" 59.921
cap "latch_2/latch_one_3/a_12_n54#" "rx3" 37.778
cap "latch_2/out3" "reg_0/reg_one_4/r0" 217.183
cap "rx3" "addsub_0/addsub_one_4/GND!" 5.148
cap "a_678_1276#" "latch_2/latch_one_3/Vdd!" 58.7
cap "addsub_0/GND!" "a_678_1276#" 11.825
cap "rx3" "latch_2/latch_one_3/c" 61.544
cap "reg_0/reg_one_4/r0" "a_678_1276#" 17.308
cap "rx3" "addsub_0/addsub_one_3/b" -2.068
cap "latch_2/out3" "latch_2/latch_one_3/GND!" 90.233
cap "rx3" "addsub_0/addsub_one_3/GND!" 7.942
cap "latch_2/latch_one_3/a_n5_n54#" "addsub_0/s3" 57.7175
cap "latch_2/out3" "addsub_0/addsub_one_3/a_35_n41#" -1.814
cap "rx3" "latch_2/latch_one_3/a_30_n35#" 1.524
cap "latch_2/out3" "latch_2/latch_one_3/a_12_n54#" 12.473
cap "latch_2/latch_one_3/a_n5_n54#" "rx3" 6.195
cap "rx3" "addsub_0/s3" 3.468
cap "a_678_1276#" "latch_2/latch_one_3/GND!" 110.895
cap "addsub_0/GND!" "addsub_0/s3" 76.9567
cap "latch_2/latch_one_3/Vdd!" "addsub_0/s3" 19.399
cap "rx3" "latch_2/latch_one_3/Vdd!" 116.636
cap "addsub_0/GND!" "rx3" 11.825
cap "addsub_0/a_126_536#" "a_678_1276#" 1.486
cap "latch_2/out3" "addsub_0/addsub_one_4/GND!" 7.422
cap "reg_0/reg_one_4/r0" "rx3" 19.78
cap "latch_2/out3" "latch_2/latch_one_3/c" 727.057
cap "reg_0/port30" "reg_0/w" 434.25
cap "reg_0/port30" "reg_0/reg_one_4/GND!" 167.028
cap "reg_0/reg_one_4/Vdd!" "m1_160_1297#" 165.183
cap "reg_0/reg_one_4/GND!" "reg_0/w" -5.68434e-14
cap "reg_0/in3" "m1_160_1297#" 14.786
cap "reg_0/port30" "reg_0/reg_one_4/Vdd!" 136.941
cap "reg_0/port31" "reg_0/w" 127.744
cap "reg_0/port31" "reg_0/reg_one_4/GND!" 114.209
cap "reg_0/reg_one_4/r0" "m1_160_1297#" -7.416
cap "m1_160_1297#" "reg_0/reg_one_4/tmp" 4.324
cap "reg_0/reg_one_4/r1" "m1_160_1297#" 58.7
cap "reg_0/reg_one_4/a_16_27#" "m1_160_1297#" 8.46
cap "reg_0/port31" "reg_0/reg_one_4/Vdd!" 58.7
cap "reg_0/reg_one_4/r0" "reg_0/port30" -7.416
cap "reg_0/port30" "reg_0/reg_one_4/tmp" 4.948
cap "reg_0/port30" "reg_0/reg_one_4/r1" 70.642
cap "reg_1/reg_one_4/r0" "m1_160_1297#" 63.6875
cap "reg_0/reg_one_4/r0" "reg_0/port31" 23.228
cap "reg_0/reg_one_4/a_33_32#" "m1_160_1297#" 64.099
cap "reg_0/reg_one_4/r1" "reg_0/port31" 58.7
cap "reg_0/port30" "reg_0/reg_one_4/a_4_n13#" 24.041
cap "reg_0/reg_one_4/r0" "reg_0/in3" -5.072
cap "m1_160_1297#" "reg_0/reg_one_4/tmp" 4.389
cap "reg_0/port30" "reg_0/reg_one_4/a_21_n13#" 20.118
cap "reg_0/reg_one_4/w" "m1_160_1297#" 4.382
cap "m1_160_1297#" "reg_0/w" 58.7
cap "reg_0/reg_one_4/GND!" "m1_160_1297#" 65.128
cap "reg_1/in3" "reg_1/w" 58.7
cap "reg_1/port31" "reg_1/reg_one_4/Vdd!" 58.7
cap "reg_1/in3" "reg_1/reg_one_4/tmp" 4.324
cap "reg_1/port31" "reg_1/w" 127.744
cap "reg_1/in3" "reg_1/reg_one_4/a_16_27#" 8.46
cap "reg_1/port30" "reg_1/reg_one_4/a_21_n13#" 2.238
cap "reg_1/port30" "reg_1/reg_one_4/Vdd!" 75.004
cap "reg_1/in3" "reg_1/reg_one_4/GND!" 65.128
cap "reg_1/port30" "reg_1/w" 125.762
cap "reg_1/port30" "reg_1/reg_one_4/tmp" 7.096
cap "reg_1/in3" "reg_1/reg_one_4/r0" 89.8075
cap "reg_1/port31" "reg_1/reg_one_4/GND!" 114.209
cap "reg_1/in3" "reg_1/reg_one_4/r1" 58.7
cap "reg_1/port30" "reg_1/reg_one_4/GND!" 171.438
cap "reg_1/reg_one_4/r0" "reg_1/port31" 47.952
cap "reg_1/port30" "reg_1/reg_one_4/a_4_n13#" 118.494
cap "reg_1/port31" "reg_1/reg_one_4/r1" 58.7
cap "reg_1/reg_one_4/tmp" "reg_1/in3" 4.389
cap "reg_1/port30" "reg_1/reg_one_4/r0" 21.144
cap "reg_1/port30" "reg_1/reg_one_4/r1" 60.064
cap "reg_1/in3" "reg_1/reg_one_4/a_33_32#" 64.099
cap "reg_1/w" "reg_1/reg_one_4/GND!" -5.68434e-14
cap "reg_1/port30" "reg_1/port31" 3.85
cap "reg_1/in3" "reg_1/reg_one_4/Vdd!" 165.183
cap "reg_1/in3" "reg_1/reg_one_4/w" 4.382
cap "reg_2/reg_one_4/tmp" "reg_2/in3" 4.324
cap "reg_1/port30" "reg_2/reg_one_4/tmp" 7.096
cap "reg_2/reg_one_4/GND!" "reg_2/w" -5.68434e-14
cap "reg_2/reg_one_4/GND!" "reg_2/port31" 114.209
cap "reg_2/port31" "reg_2/reg_one_4/r0" 47.952
cap "reg_2/reg_one_4/r1" "reg_2/port31" 58.7
cap "reg_2/reg_one_4/GND!" "reg_2/in3" 65.128
cap "reg_2/reg_one_4/r0" "reg_2/in3" 153.495
cap "reg_2/reg_one_4/a_16_27#" "reg_2/in3" 8.46
cap "reg_2/reg_one_4/r1" "reg_2/in3" 58.7
cap "reg_1/port30" "reg_2/reg_one_4/GND!" 120.488
cap "reg_2/reg_one_4/a_33_32#" "reg_2/in3" 64.099
cap "reg_1/port30" "reg_2/reg_one_4/r0" 21.144
cap "reg_2/port31" "reg_2/reg_one_4/Vdd!" 58.7
cap "reg_2/port31" "reg_2/w" 94.2122
cap "reg_2/reg_one_4/r1" "reg_1/port30" 60.064
cap "reg_2/w" "reg_2/in3" 58.7
cap "reg_2/reg_one_4/Vdd!" "reg_2/in3" 165.183
cap "reg_2/reg_one_4/tmp" "reg_2/in3" 4.389
cap "reg_1/port30" "reg_2/reg_one_4/a_4_n13#" 118.494
cap "reg_2/reg_one_4/w" "reg_2/in3" 4.382
cap "reg_1/port30" "reg_2/w" 92.2312
cap "reg_1/port30" "reg_2/port31" 3.85
cap "reg_1/port30" "reg_2/reg_one_4/Vdd!" 75.004
cap "reg_2/reg_one_4/a_21_n13#" "reg_1/port30" 2.238
cap "reg_2/port30" "reg_2/reg_one_4/GND!" 50.95
cap "reg_3/reg_one_4/GND!" "reg_2/port31" 111.819
cap "reg_2/port30" "reg_3/port30" 7.59
cap "reg_3/port31" "reg_2/port31" 73.199
cap "reg_3/in3" "reg_3/reg_one_4/a_33_32#" 37.723
cap "reg_3/reg_one_4/r1" "reg_2/port31" 58.7
cap "reg_2/port31" "reg_3/reg_one_4/Vdd!" 58.7
cap "reg_3/reg_one_4/GND!" "reg_3/port31" 1.628
cap "reg_3/reg_one_4/w" "reg_3/in3" 1.248
cap "reg_3/reg_one_4/GND!" "reg_2/port30" 66.192
cap "reg_2/port30" "reg_3/port31" 3.85
cap "reg_3/reg_one_4/GND!" "reg_3/in3" 61.832
cap "reg_3/reg_one_4/r1" "reg_2/port30" 60.064
cap "reg_2/port30" "reg_3/reg_one_4/a_4_n13#" 118.494
cap "reg_2/port30" "reg_3/reg_one_4/Vdd!" 74.473
cap "reg_3/reg_one_4/r0" "reg_2/port31" 47.952
cap "reg_3/reg_one_4/r1" "reg_3/in3" 58.7
cap "reg_3/in3" "reg_3/reg_one_4/a_16_27#" 4.95
cap "reg_2/w" "reg_2/port31" 33.5312
cap "reg_3/in3" "reg_3/reg_one_4/Vdd!" 76.383
cap "reg_2/port30" "reg_3/reg_one_4/a_21_n13#" 2.238
cap "reg_3/port31" "reg_3/w" 5.072
cap "reg_2/port30" "reg_3/reg_one_4/tmp" 7.096
cap "reg_2/port30" "reg_3/reg_one_4/r0" 21.144
cap "reg_3/in3" "reg_3/reg_one_4/tmp" 1.248
cap "reg_3/reg_one_4/tmp" "reg_3/in3" 6.6
cap "reg_2/port30" "reg_2/w" 33.5312
cap "reg_3/in3" "reg_3/reg_one_4/r0" 153.495
cap "reg_3/reg_one_4/GND!" "reg_3/in3" 17.683
subcap "m1_1343_1263#" -536.026
cap "mux_8bit_0/mux_one_3/inv2_2/out" "mux_8bit_0/in0_3" 29.025
cap "mux_8bit_0/in1_3" "reg_3/reg_one_4/a_33_32#" -4.455
cap "reg_3/reg_one_4/GND!" "mux_8bit_0/in1_3" -2.948
cap "reg_3/port30" "reg_3/reg_one_4/Vdd!" -2.898
cap "reg_3/port31" "mux_8bit_0/sel" 58.7
cap "mux_8bit_0/sel" "mux_8bit_0/in0_3" 58.7
cap "mux_8bit_0/mux_one_3/inv2_1/in" "mux_8bit_0/in0_3" 19.462
cap "mux_8bit_0/in1_3" "reg_3/reg_one_4/Vdd!" -2.948
cap "reg_3/port31" "mux_8bit_0/mux_one_3/Vdd!" 58.7
cap "reg_3/reg_one_4/GND!" "reg_3/port30" 93.66
cap "mux_8bit_0/mux_one_3/Vdd!" "mux_8bit_0/in0_3" 78.896
cap "mux_8bit_0/in1_3" "mux_8bit_0/sel" 58.7
cap "reg_3/port31" "reg_3/reg_one_4/GND!" -1.039
cap "reg_3/reg_one_4/GND!" "reg_3/port30" -3.379
cap "reg_3/reg_one_4/GND!" "mux_8bit_0/in1_3" -8.24
cap "mux_8bit_0/in1_3" "mux_8bit_0/mux_one_3/Vdd!" 98.617
cap "mux_8bit_0/mux_one_3/2mux_nr_0/s" "mux_8bit_0/in1_3" 4.556
cap "reg_3/reg_one_4/GND!" "reg_3/reg_one_4/GND!" 8.88178e-16
cap "reg_3/port31" "mux_8bit_0/mux_one_3/inv2_1/GND!" 63.013
cap "mux_8bit_0/in1_3" "mux_8bit_0/mux_one_3/inv2_0/GND!" 11.098
cap "mux_8bit_0/mux_one_3/inv2_0/out" "mux_8bit_0/in1_3" 18.535
cap "mux_8bit_0/in0_3" "mux_8bit_0/mux_one_3/inv2_1/GND!" 12.279
cap "mux_8bit_0/in1_3" "mux_8bit_0/mux_one_3/2mux_nr_0/a_n17_n11#" 36.092
cap "reg_3/port31" "reg_3/reg_one_4/w" 127.744
cap "reg_3/reg_one_4/w" "reg_3/port30" 125.762
cap "mux_8bit_0/in1_3" "mux_8bit_0/mux_one_3/inv2_1/GND!" 4.81
cap "mux_8bit_0/in0_3" "mux_8bit_0/out3" 30.603
cap "reg_3/reg_one_4/GND!" "reg_3/reg_one_4/Vdd!" -7.10543e-15
cap "reg_3/reg_one_4/w" "mux_8bit_0/in1_3" 58.7
cap "m1_160_1297#" "reg_4/reg_one_4/a_33_32#" 7.233
cap "reg_4/reg_one_4/r1" "m1_1343_1263#" 59.948
cap "mux_8bit_0/GND!" "m1_160_1297#" 58.7
cap "m1_1343_1263#" "mux_8bit_0/mux_one_3/inv2_1/GND!" 6.72
cap "reg_4/reg_one_4/r0" "m1_160_1297#" 19.78
cap "reg_4/reg_one_4/r0" "mux_8bit_0/mux_one_3/inv2_1/GND!" 63.6875
cap "a_678_1276#" "reg_4/reg_one_4/Vdd!" 58.7
cap "reg_4/reg_one_4/r1" "m1_160_1297#" 58.7
cap "m1_1343_1263#" "reg_4/reg_one_4/GND!" 76.35
cap "reg_4/reg_one_4/r0" "reg_4/reg_one_4/GND!" 1.13687e-13
cap "a_678_1276#" "reg_4/port31" 73.199
cap "mux_8bit_0/mux_one_3/inv2_1/GND!" "m1_160_1297#" 9.086
cap "reg_4/reg_one_4/a_4_n13#" "m1_1343_1263#" 47.175
cap "reg_4/reg_one_4/r0" "reg_4/in3" 37.21
cap "m1_1343_1263#" "reg_4/reg_one_4/tmp" 2.496
cap "reg_4/reg_one_4/GND!" "m1_160_1297#" 193.005
cap "m1_160_1297#" "mux_8bit_0/mux_one_3/2mux_nr_0/a_n17_n11#" -5.178
cap "reg_4/reg_one_4/GND!" "reg_4/reg_one_4/w" -5.072
cap "m1_160_1297#" "reg_4/reg_one_4/w" 5.064
cap "reg_4/in3" "m1_160_1297#" 2.844
cap "m1_1343_1263#" "reg_4/reg_one_4/Vdd!" 75.802
cap "a_678_1276#" "mux_8bit_0/GND!" 58.7
cap "mux_8bit_0/mux_one_3/inv2_1/GND!" "reg_4/in3" 86.5763
cap "mux_8bit_0/mux_one_3/inv2_1/GND!" "mux_8bit_0/mux_one_3/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "m1_1343_1263#" "reg_4/port31" 4.95
cap "reg_4/reg_one_4/tmp" "m1_160_1297#" 6.507
cap "a_678_1276#" "reg_4/reg_one_4/r0" 47.952
cap "m1_1343_1263#" "mux_8bit_0/mux_one_3/inv2_1/in" -1.132
cap "a_678_1276#" "reg_4/reg_one_4/r1" 58.7
cap "m1_160_1297#" "reg_4/reg_one_4/Vdd!" 58.7
cap "a_678_1276#" "mux_8bit_0/mux_one_3/inv2_1/GND!" -6.916
cap "m1_160_1297#" "reg_4/reg_one_4/a_16_27#" 7.71
cap "m1_1343_1263#" "mux_8bit_0/GND!" 58.7
cap "reg_4/reg_one_4/w" "reg_4/port31" 5.072
cap "m1_1343_1263#" "reg_4/port30" 8.162
cap "a_678_1276#" "reg_4/reg_one_4/GND!" 111.819
cap "reg_4/reg_one_4/r0" "m1_1343_1263#" 21.028
cap "m1_160_1297#" "mux_8bit_0/mux_one_3/2mux_nr_0/s" 4.948
cap "reg_4/in3" "reg_4/reg_one_4/Vdd!" 16.268
cap "reg_4/reg_one_4/GND!" "reg_4/port31" 1.628
cap "reg_4/reg_one_4/Vdd!" "reg_4/reg_one_4/GND!" -7.10543e-15
cap "reg_4/reg_one_4/w" "m1_1343_1263#" 58.7
cap "addsub_1/xor_3/a_61_n31#" "m1_160_1297#" 19.78
cap "reg_4/reg_one_4/w" "reg_4/reg_one_4/GND!" 5.68434e-14
cap "addsub_1/b3" "addsub_1/xor_3/b" 11.5435
cap "addsub_1/xor_3/a_61_n1#" "m1_160_1297#" 5.568
cap "reg_4/reg_one_4/GND!" "reg_4/port31" -1.039
cap "reg_4/port30" "addsub_1/addsub_one_3/Vdd!" 26.592
cap "addsub_1/xor_3/b" "reg_4/port31" 11.825
cap "reg_4/port30" "addsub_1/xor_3/a_89_n31#" 2.424
cap "addsub_1/addsub_one_3/b" "m1_160_1297#" 97.913
cap "addsub_1/xor_3/b" "m1_160_1297#" 11.825
cap "reg_4/reg_one_4/w" "reg_4/port31" 127.744
cap "m1_1343_1263#" "reg_4/port30" -7.348
cap "reg_4/reg_one_4/GND!" "reg_4/port30" 63.6875
cap "reg_4/reg_one_4/w" "m1_160_1297#" 58.7
cap "m1_1343_1263#" "addsub_1/addsub_one_3/Vdd!" 11.825
cap "m1_160_1297#" "reg_4/reg_one_4/GND!" -2.417
cap "addsub_1/b3" "reg_4/port30" 38.809
cap "reg_4/reg_one_4/a_33_32#" "m1_160_1297#" -12.339
cap "addsub_1/xor_3/a_61_n31#" "reg_4/port30" 1.95
cap "reg_4/reg_one_4/GND!" "m1_1343_1263#" -8.24
cap "addsub_1/xor_3/a_61_n1#" "reg_4/port30" 98.02
cap "addsub_1/b3" "m1_1343_1263#" 7.975
cap "reg_4/port31" "addsub_1/addsub_one_3/Vdd!" 11.825
cap "m1_160_1297#" "addsub_1/addsub_one_3/Vdd!" 15.72
cap "addsub_1/addsub_one_3/b" "reg_4/port30" 36.877
cap "reg_4/port30" "addsub_1/xor_3/b" 96.5265
cap "m1_160_1297#" "addsub_1/xor_3/a_89_n31#" 17.316
cap "addsub_1/b3" "addsub_1/xor_3/a_61_n31#" 1.42109e-13
cap "reg_4/reg_one_4/GND!" "m1_1343_1263#" -3.379
cap "reg_4/reg_one_4/GND!" "m1_160_1297#" -23.072
cap "addsub_1/b3" "reg_4/port31" 11.825
cap "reg_4/reg_one_4/Vdd!" "m1_1343_1263#" -2.948
cap "addsub_1/b3" "m1_160_1297#" 26.517
cap "m1_1343_1263#" "addsub_1/xor_3/b" 7.975
subcap "a_1716_1273#" -30.357
cap "m1_160_1297#" "addsub_1/addsub_one_3/b" 95.736
cap "a_2510_1893#" "addsub_1/addsub_one_3/cin" 7.536
cap "m1_160_1297#" "addsub_1/GND!" 11.825
cap "addsub_1/addsub_one_4/GND!" "addsub_1/addsub_one_3/a_35_n41#" -1.13687e-13
cap "addsub_1/s3" "addsub_1/GND!" 76.9567
cap "addsub_1/addsub_one_4/GND!" "a_678_1276#" 36.425
cap "m1_1343_1263#" "addsub_1/addsub_one_3/GND!" 10.505
cap "latch_5/latch_one_3/Vdd!" "addsub_1/s3" -12.402
cap "m1_160_1297#" "addsub_1/addsub_one_3/a_78_n41#" 35.835
cap "a_2510_1893#" "addsub_1/s3" 41.11
cap "addsub_1/s3" "latch_5/latch_one_3/a_n5_n54#" 19.2392
cap "m1_1343_1263#" "addsub_1/addsub_one_3/Vdd!" 32.72
cap "a_678_1276#" "addsub_1/GND!" 11.825
cap "addsub_1/addsub_one_4/GND!" "a_2510_1893#" 40.362
cap "a_2510_1893#" "addsub_1/addsub_one_3/a_35_n41#" 8.408
cap "m1_160_1297#" "addsub_1/addsub_one_3/GND!" 11.825
cap "addsub_1/addsub_one_3/b" "a_2510_1893#" 4.204
cap "m1_160_1297#" "addsub_1/addsub_one_3/Vdd!" 3.171
cap "m1_160_1297#" "addsub_1/addsub_one_3/cin" 1.56
cap "addsub_1/addsub_one_4/GND!" "m1_1343_1263#" 43.659
cap "m1_1343_1263#" "addsub_1/addsub_one_3/a_35_n41#" 24.622
cap "a_2510_1893#" "addsub_1/addsub_one_3/a" 4.204
cap "addsub_1/addsub_one_3/cout" "a_678_1276#" 18.24
cap "a_2510_1893#" "addsub_1/addsub_one_3/a_78_n41#" 15.064
cap "m1_1343_1263#" "addsub_1/GND!" 11.825
cap "addsub_1/addsub_one_3/cout" "a_2510_1893#" 14.329
cap "addsub_1/addsub_one_3/Vdd!" "a_678_1276#" 9.108
cap "addsub_1/addsub_one_3/a_89_n41#" "a_2510_1893#" 22.875
cap "m1_160_1297#" "addsub_1/addsub_one_3/a_35_n41#" 51.712
cap "m1_160_1297#" "addsub_1/addsub_one_4/GND!" 14.639
cap "a_2510_1893#" "addsub_1/addsub_one_3/GND!" 33
subcap "a_1716_1273#" -99.769
cap "latch_5/latch_one_3/a_n5_n54#" "addsub_1/s3" 57.7175
cap "staticizer_2/in3" "latch_5/latch_one_3/a_n5_n54#" 59.375
cap "addsub_1/s3" "addsub_1/GND!" 19.2392
cap "staticizer_2/staticizer_one_3/GND!" "staticizer_2/staticizer_one_3/Vdd!" -0.984
cap "staticizer_2/staticizer_one_3/GND!" "latch_5/latch_one_3/c" 13.8522
cap "staticizer_2/in3" "staticizer_2/staticizer_one_3/a_77_n45#" 9.998
cap "staticizer_2/staticizer_one_3/GND!" "m1_160_1297#" 117.4
cap "staticizer_2/in3" "staticizer_2/staticizer_one_3/GND!" 167.247
cap "staticizer_2/staticizer_one_3/c" "m1_160_1297#" 58.7
cap "staticizer_2/in3" "staticizer_2/staticizer_one_3/c" 63.648
cap "a_678_1276#" "staticizer_2/staticizer_one_3/GND!" 181.284
cap "staticizer_2/staticizer_one_3/c" "a_678_1276#" 76.935
cap "latch_5/latch_one_3/c" "staticizer_2/staticizer_one_3/Vdd!" 1071.03
cap "addsub_1/s3" "staticizer_2/staticizer_one_3/Vdd!" 19.399
cap "staticizer_2/staticizer_one_3/Vdd!" "latch_5/latch_one_3/a_12_n54#" 1.13687e-13
cap "m1_160_1297#" "staticizer_2/staticizer_one_3/Vdd!" 117.4
cap "staticizer_2/in3" "staticizer_2/staticizer_one_3/Vdd!" 229.112
cap "latch_5/latch_one_3/c" "m1_160_1297#" 58.7
cap "staticizer_2/in3" "latch_5/latch_one_3/c" 75.182
cap "staticizer_2/in3" "latch_5/latch_one_3/a_12_n54#" 9.731
cap "staticizer_2/in3" "addsub_1/s3" 4.324
cap "a_678_1276#" "staticizer_2/staticizer_one_3/Vdd!" 117.4
cap "a_678_1276#" "latch_5/latch_one_3/c" 81.378
cap "staticizer_2/in3" "staticizer_2/staticizer_one_3/a_60_n45#" 212.283
cap "staticizer_2/staticizer_one_3/c" "staticizer_2/staticizer_one_3/GND!" -5.68434e-14
cap "staticizer_2/in3" "latch_5/latch_one_3/a_30_n54#" 1.524
subcap "m1_1843_1263#" -933.549
cap "a_678_1276#" "mux_8bit_1/sel" 58.7
cap "mux_8bit_1/mux_one_3/inv2_1/in" "mux_8bit_1/in0_3" 4.95
cap "a_678_1276#" "mux_8bit_1/mux_one_3/inv2_1/GND!" 63.013
cap "mux_8bit_1/mux_one_3/Vdd!" "mux_8bit_1/in1_3" 96.331
cap "mux_8bit_1/mux_one_3/Vdd!" "mux_8bit_1/in0_3" 139.939
cap "mux_8bit_1/sel" "mux_8bit_1/in1_3" 58.7
cap "mux_8bit_1/in1_3" "mux_8bit_1/mux_one_3/2mux_nr_0/a_n17_n11#" 36.092
cap "mux_8bit_1/sel" "mux_8bit_1/in0_3" 58.7
cap "mux_8bit_1/in1_3" "mux_8bit_1/mux_one_3/inv2_0/out" 18.535
cap "mux_8bit_1/in1_3" "mux_8bit_1/mux_one_3/inv2_1/GND!" 4.81
cap "staticizer_2/staticizer_one_3/out" "staticizer_2/staticizer_one_3/a_95_n45#" 4.212
cap "staticizer_2/staticizer_one_3/out" "staticizer_2/staticizer_one_3/GND!" 2.59
cap "mux_8bit_1/mux_one_3/inv2_1/GND!" "mux_8bit_1/in0_3" 18.437
cap "mux_8bit_1/mux_one_3/2mux_nr_0/s" "mux_8bit_1/in1_3" 4.556
cap "staticizer_2/staticizer_one_3/a_95_n27#" "staticizer_2/staticizer_one_3/out" 5.61
cap "staticizer_2/staticizer_one_3/out" "staticizer_2/staticizer_one_3/a_60_n45#" -5.616
cap "mux_8bit_1/mux_one_3/inv2_0/GND!" "mux_8bit_1/in1_3" 11.098
cap "a_678_1276#" "staticizer_2/staticizer_one_3/GND!" 4.329
cap "staticizer_2/staticizer_one_3/out" "staticizer_2/staticizer_one_3/c" 3.996
cap "staticizer_2/staticizer_one_3/out" "staticizer_2/staticizer_one_3/Vdd!" 11.587
cap "staticizer_2/staticizer_one_3/out" "staticizer_2/staticizer_one_3/a_77_n45#" 19.052
cap "a_678_1276#" "mux_8bit_1/mux_one_3/Vdd!" 58.7
cap "mux_8bit_1/mux_one_3/inv2_2/out" "mux_8bit_1/in0_3" 34.083
cap "mux_8bit_1/mux_one_3/inv2_1/GND!" "reg_5/in3" 86.5763
cap "m1_160_1297#" "reg_5/reg_one_4/GND!" 193.005
cap "reg_5/reg_one_4/Vdd!" "a_678_1276#" 58.7
cap "reg_5/reg_one_4/a_54_5#" "m1_1843_1263#" 4.828
cap "mux_8bit_1/GND!" "a_678_1276#" 58.7
cap "reg_5/port30" "m1_1843_1263#" 6.6
cap "mux_8bit_1/mux_one_3/inv2_1/GND!" "reg_5/reg_one_4/r0" 63.6875
cap "reg_5/reg_one_4/a_4_n13#" "m1_1843_1263#" 27.497
cap "reg_5/reg_one_4/GND!" "reg_5/port31" 1.628
cap "mux_8bit_1/mux_one_3/2mux_nr_0/a_n17_n11#" "mux_8bit_1/mux_one_3/inv2_1/GND!" 3.55271e-15
cap "reg_5/port31" "a_678_1276#" 73.199
cap "reg_5/reg_one_4/GND!" "a_678_1276#" 111.819
cap "reg_5/reg_one_4/Vdd!" "reg_5/in3" 16.268
cap "m1_160_1297#" "reg_5/in3" 2.844
cap "m1_160_1297#" "reg_5/reg_one_4/a_33_32#" 7.233
cap "reg_5/reg_one_4/r0" "m1_1843_1263#" 24.728
cap "m1_160_1297#" "reg_5/reg_one_4/a_16_27#" 7.71
cap "m1_1843_1263#" "reg_5/reg_one_4/r1" 58.7
cap "reg_5/reg_one_4/w" "reg_5/port31" 5.072
cap "m1_160_1297#" "reg_5/reg_one_4/r0" 19.78
cap "reg_5/reg_one_4/tmp" "m1_1843_1263#" 4.948
cap "m1_160_1297#" "reg_5/reg_one_4/r1" 58.7
cap "mux_8bit_1/mux_one_3/inv2_1/GND!" "m1_1843_1263#" 8.954
cap "reg_5/reg_one_4/GND!" "reg_5/reg_one_4/r0" 1.13687e-13
cap "m1_160_1297#" "reg_5/reg_one_4/tmp" 6.507
cap "m1_160_1297#" "mux_8bit_1/mux_one_3/inv2_1/GND!" 9.086
cap "reg_5/reg_one_4/r0" "a_678_1276#" 47.952
cap "a_678_1276#" "reg_5/reg_one_4/r1" 58.7
cap "m1_160_1297#" "mux_8bit_1/mux_one_3/2mux_nr_0/a_n17_n11#" -5.178
cap "reg_5/reg_one_4/Vdd!" "m1_1843_1263#" 161.6
cap "mux_8bit_1/GND!" "m1_1843_1263#" 58.7
cap "m1_160_1297#" "mux_8bit_1/mux_one_3/2mux_nr_0/s" 4.948
cap "mux_8bit_1/mux_one_3/inv2_1/GND!" "a_678_1276#" -6.916
cap "m1_160_1297#" "reg_5/reg_one_4/Vdd!" 58.7
cap "reg_5/reg_one_4/r0" "reg_5/in3" 37.21
cap "m1_160_1297#" "reg_5/reg_one_4/w" 5.064
cap "m1_160_1297#" "mux_8bit_1/GND!" 58.7
cap "reg_5/reg_one_4/GND!" "m1_1843_1263#" 61.832
cap "reg_5/port31" "reg_6/reg_one_4/Vdd!" 58.7
cap "reg_6/reg_one_4/r0" "reg_5/port30" 26.208
cap "reg_5/reg_one_4/GND!" "reg_5/port30" 101.9
cap "reg_6/in3" "reg_5/w" 58.7
cap "reg_6/reg_one_4/Vdd!" "reg_5/port30" 58.7
cap "reg_6/reg_one_4/w" "reg_6/in3" 2.844
cap "reg_6/reg_one_4/port1" "a_678_1276#" 68.579
cap "reg_6/reg_one_4/a_4_n13#" "reg_5/port30" 87.672
cap "reg_5/reg_one_4/GND!" "reg_5/reg_one_4/GND!" 8.88178e-16
cap "reg_6/reg_one_4/r0" "reg_6/in3" 128.02
cap "reg_6/reg_one_4/GND!" "a_678_1276#" 106.485
cap "reg_5/reg_one_4/GND!" "reg_6/in3" -23.072
cap "reg_6/reg_one_4/Vdd!" "reg_6/in3" 58.7
cap "reg_6/reg_one_4/GND!" "reg_6/reg_one_4/r0" 1.13687e-13
cap "reg_6/reg_one_4/tmp" "m1_1843_1263#" 4.948
cap "reg_6/reg_one_4/GND!" "m1_1843_1263#" 58.7
cap "a_678_1276#" "reg_5/reg_one_4/GND!" -2.667
cap "reg_6/reg_one_4/r1" "a_678_1276#" 58.7
cap "reg_6/reg_one_4/a_54_5#" "m1_1843_1263#" 4.828
cap "reg_6/reg_one_4/port1" "reg_5/port30" 5.5
cap "reg_6/reg_one_4/r1" "m1_1843_1263#" 58.7
cap "reg_6/reg_one_4/a_21_n13#" "reg_5/port30" 3.96
cap "reg_5/reg_one_4/Vdd!" "m1_1843_1263#" -2.417
cap "reg_5/port31" "reg_6/reg_one_4/GND!" 58.7
cap "reg_6/reg_one_4/a_33_32#" "reg_6/in3" 2.844
cap "a_678_1276#" "reg_5/w" 58.7
cap "reg_5/reg_one_4/a_33_32#" "reg_6/in3" -12.339
cap "reg_6/reg_one_4/tmp" "reg_5/port30" 5.92
cap "reg_6/reg_one_4/GND!" "reg_5/port30" 151.215
cap "reg_5/w" "m1_1843_1263#" 58.7
cap "reg_5/port31" "reg_5/reg_one_4/GND!" 1.628
cap "reg_5/port31" "reg_6/reg_one_4/r1" 58.7
cap "reg_6/reg_one_4/w" "reg_6/in3" 2.22
cap "reg_6/reg_one_4/r1" "reg_5/port30" 64.504
cap "reg_5/reg_one_4/GND!" "reg_6/in3" -2.417
cap "reg_6/reg_one_4/r0" "a_678_1276#" 47.952
cap "reg_6/reg_one_4/Vdd!" "a_678_1276#" 58.7
cap "reg_6/in3" "reg_6/reg_one_4/tmp" 4.461
cap "reg_6/reg_one_4/r0" "m1_1843_1263#" 24.728
cap "reg_5/reg_one_4/GND!" "m1_1843_1263#" -8.24
cap "reg_6/reg_one_4/GND!" "reg_6/in3" 182.814
cap "reg_5/port31" "reg_5/w" 69.0435
cap "reg_6/reg_one_4/Vdd!" "m1_1843_1263#" 160.588
cap "reg_5/w" "reg_5/port30" 67.0625
cap "reg_6/reg_one_4/a_16_27#" "reg_6/in3" 7.71
cap "reg_6/reg_one_4/r1" "reg_6/in3" 58.7
cap "reg_6/reg_one_4/a_4_n13#" "m1_1843_1263#" 17.113
cap "reg_5/port31" "a_678_1276#" -17.146
cap "reg_5/port31" "reg_6/reg_one_4/r0" 19.78
cap "mux_8bit_2/mux_one_3/Vdd!" "reg_6/port31" 58.7
cap "mux_8bit_2/in1_3" "reg_6/reg_one_4/tmp" -4.818
cap "mux_8bit_2/mux_one_3/Vdd!" "mux_8bit_2/in0_3" 162.53
cap "mux_8bit_2/in0_3" "reg_6/reg_one_4/w" 58.7
cap "reg_6/reg_one_4/w" "reg_6/port31" 127.744
cap "a_2406_1346#" "mux_8bit_2/mux_one_3/inv2_1/GND!" 22.523
cap "a_2406_1346#" "mux_8bit_2/mux_one_3/inv2_2/out" 30.259
cap "mux_8bit_2/mux_one_3/inv2_1/in" "mux_8bit_2/in0_3" 13.19
cap "reg_6/port30" "mux_8bit_2/in0_3" 3.171
cap "mux_8bit_2/mux_one_3/Vdd!" "mux_8bit_2/in1_3" 2.035
cap "mux_8bit_2/in1_3" "reg_6/reg_one_4/w" 97.0214
cap "reg_6/reg_one_4/GND!" "reg_6/reg_one_4/Vdd!" -1.42109e-14
cap "a_2406_1346#" "reg_6/reg_one_4/GND!" -2.667
cap "reg_6/reg_one_4/GND!" "reg_6/reg_one_4/a_33_32#" 2.84217e-14
cap "mux_8bit_2/in1_3" "reg_6/reg_one_4/GND!" -1.886
cap "a_2406_1346#" "reg_6/reg_one_4/a_4_n13#" -10.448
cap "a_2406_1346#" "reg_6/reg_one_4/GND!" 16.316
cap "mux_8bit_2/in1_3" "mux_8bit_2/mux_one_3/inv2_0/GND!" 2.035
cap "reg_6/port31" "mux_8bit_2/sel" 58.7
cap "mux_8bit_2/in0_3" "mux_8bit_2/sel" 58.7
cap "mux_8bit_2/in0_3" "reg_6/reg_one_4/Vdd!" -1.405
cap "mux_8bit_2/mux_one_3/Vdd!" "a_2764_1271#" 58.7
cap "mux_8bit_2/mux_one_3/Vdd!" "a_2406_1346#" 76.242
cap "reg_6/port30" "reg_6/reg_one_4/Vdd!" -7.10543e-15
cap "mux_8bit_2/mux_one_3/Vdd!" "mux_8bit_2/mux_one_3/inv2_2/out" -2.27374e-13
cap "a_2764_1271#" "reg_6/reg_one_4/w" 58.7
cap "a_2406_1346#" "reg_6/reg_one_4/w" 58.7
cap "reg_6/port31" "mux_8bit_2/mux_one_3/inv2_1/GND!" 63.013
cap "mux_8bit_2/in0_3" "mux_8bit_2/mux_one_3/inv2_1/GND!" 12.155
cap "mux_8bit_2/mux_one_3/inv2_2/out" "mux_8bit_2/in0_3" 31.608
cap "a_2406_1346#" "mux_8bit_2/in0_3" 16.569
cap "a_2406_1346#" "reg_6/port30" 4.026
cap "mux_8bit_2/in1_3" "reg_6/reg_one_4/a_33_32#" 4.389
cap "reg_6/port31" "reg_6/reg_one_4/GND!" 4.295
cap "reg_6/reg_one_4/a_4_n13#" "mux_8bit_2/in0_3" -1.152
cap "a_2764_1271#" "mux_8bit_2/sel" 58.7
cap "reg_6/reg_one_4/GND!" "mux_8bit_2/in0_3" 6.428
cap "reg_6/reg_one_4/a_33_32#" "reg_6/reg_one_4/Vdd!" -7.10543e-15
cap "a_2406_1346#" "mux_8bit_2/sel" 58.7
cap "a_2406_1346#" "mux_8bit_2/out3" 19.905
cap "reg_6/reg_one_4/GND!" "reg_6/reg_one_4/tmp" 3.55271e-15
cap "reg_6/reg_one_4/GND!" "mux_8bit_2/in1_3" 8.836
cap "reg_7/reg_one_4/GND!" "a_2764_1271#" 58.7
cap "mux_8bit_2/mux_one_3/2mux_nr_0/a_n17_n11#" "mux_8bit_2/mux_one_3/inv2_1/GND!" 3.55271e-15
cap "m1_1843_1263#" "reg_7/reg_one_4/a_54_5#" 2.948
cap "a_2406_1346#" "reg_7/reg_one_4/a_4_n13#" 93.704
cap "reg_7/port31" "a_2406_1346#" 5.5
cap "m1_1843_1263#" "reg_7/reg_one_4/a_4_n13#" 26.037
cap "mux_8bit_2/mux_one_3/inv2_1/GND!" "a_678_1276#" -6.916
cap "a_2406_1346#" "reg_7/reg_one_4/a_21_n13#" 3.96
cap "reg_7/reg_one_4/r0" "mux_8bit_2/mux_one_3/inv2_1/GND!" 63.6875
cap "reg_7/reg_one_4/Vdd!" "a_678_1276#" 58.7
cap "reg_7/port31" "m1_1843_1263#" 2.475
cap "reg_7/port30" "a_2406_1346#" 5.621
cap "m1_1843_1263#" "reg_7/reg_one_4/a_21_n13#" 2.354
cap "reg_7/reg_one_4/w" "reg_7/port31" 5.072
cap "mux_8bit_2/mux_one_3/2mux_nr_0/out" "mux_8bit_2/mux_one_3/inv2_1/GND!" 86.5763
cap "reg_7/port30" "m1_1843_1263#" 5.874
cap "reg_7/reg_one_4/r1" "a_678_1276#" 58.7
cap "mux_8bit_2/mux_one_3/2mux_nr_0/out" "reg_7/reg_one_4/Vdd!" 16.268
cap "mux_8bit_2/GND!" "a_678_1276#" 58.7
cap "reg_7/reg_one_4/r0" "a_678_1276#" 47.952
cap "mux_8bit_2/mux_one_3/inv2_1/GND!" "a_2406_1346#" 12.194
cap "reg_7/reg_one_4/tmp" "a_2406_1346#" 5.92
cap "reg_7/reg_one_4/Vdd!" "a_2406_1346#" 58.7
cap "reg_7/reg_one_4/GND!" "a_678_1276#" 111.819
cap "reg_7/reg_one_4/r0" "reg_7/reg_one_4/GND!" 1.13687e-13
cap "m1_1843_1263#" "mux_8bit_2/mux_one_3/inv2_1/GND!" 16.082
cap "reg_7/reg_one_4/tmp" "m1_1843_1263#" 6.312
cap "m1_1843_1263#" "reg_7/reg_one_4/Vdd!" 172.472
cap "reg_7/reg_one_4/r0" "mux_8bit_2/mux_one_3/2mux_nr_0/out" 37.21
cap "a_2764_1271#" "reg_7/reg_one_4/Vdd!" 58.7
cap "reg_7/reg_one_4/r1" "a_2406_1346#" 64.504
cap "mux_8bit_2/GND!" "a_2406_1346#" 58.7
cap "m1_1843_1263#" "reg_7/reg_one_4/r1" 69.199
cap "reg_7/reg_one_4/r0" "a_2406_1346#" 26.208
cap "a_2764_1271#" "reg_7/reg_one_4/r1" 58.7
cap "reg_7/reg_one_4/GND!" "a_2406_1346#" 164.616
cap "reg_7/port31" "a_678_1276#" 73.199
cap "m1_1843_1263#" "mux_8bit_2/GND!" 58.7
cap "reg_7/reg_one_4/r0" "m1_1843_1263#" 24.728
cap "a_2764_1271#" "mux_8bit_2/GND!" 58.7
cap "reg_7/port31" "reg_7/reg_one_4/GND!" 1.628
cap "reg_7/reg_one_4/r0" "a_2764_1271#" 19.78
cap "reg_7/reg_one_4/GND!" "m1_1843_1263#" 61.832
cap "reg_7/reg_one_4/GND!" "m1_1843_1263#" -8.24
cap "reg_7/reg_one_4/Vdd!" "reg_7/reg_one_4/GND!" -7.10543e-15
cap "reg_7/reg_one_4/w" "a_678_1276#" 58.7
cap "a_678_1276#" "reg_7/reg_one_4/GND!" -2.667
cap "reg_7/port30" "reg_7/reg_one_4/w" 125.762
cap "addsub_2/addsub_one_3/Vdd!" "a_678_1276#" 11.825
cap "reg_7/port30" "addsub_2/addsub_one_3/Vdd!" 26.592
cap "addsub_2/xor_3/b" "a_678_1276#" 11.825
cap "reg_7/port30" "reg_7/reg_one_4/GND!" -3.048
cap "a_678_1276#" "reg_7/port31" -17.146
cap "reg_7/port30" "addsub_2/xor_3/b" 115.766
cap "addsub_2/b3" "a_678_1276#" 11.825
cap "reg_7/port30" "addsub_2/xor_3/a_61_n31#" 1.95
cap "addsub_2/b3" "reg_7/port30" 38.809
cap "reg_7/port30" "addsub_2/xor_3/a_89_n31#" 2.424
cap "reg_7/reg_one_4/w" "m1_1843_1263#" 58.7
cap "reg_7/reg_one_4/Vdd!" "m1_1843_1263#" -2.417
cap "addsub_2/addsub_one_3/Vdd!" "m1_1843_1263#" 29.836
cap "addsub_2/xor_3/b" "m1_1843_1263#" 11.825
cap "reg_7/reg_one_4/w" "reg_7/port31" 127.744
cap "reg_7/port30" "reg_7/reg_one_4/GND!" 92.836
cap "reg_7/reg_one_4/GND!" "reg_7/port31" 1.628
cap "addsub_2/addsub_one_3/Vdd!" "reg_7/port31" 11.825
cap "addsub_2/xor_3/b" "reg_7/port31" 11.825
cap "addsub_2/b3" "m1_1843_1263#" 30.233
cap "reg_7/port30" "addsub_2/addsub_one_3/b" 36.877
cap "reg_7/port30" "addsub_2/xor_3/a_61_n1#" 98.02
cap "addsub_2/b3" "reg_7/port31" 11.825
cap "addsub_2/b3" "addsub_2/xor_3/a_61_n31#" 1.32339e-13
subcap "a_2516_1273#" -30.357
cap "addsub_2/addsub_one_4/GND!" "addsub_2/addsub_one_3/a_35_n41#" -1.13687e-13
cap "m1_1843_1263#" "addsub_2/GND!" 9.35
cap "a_678_1276#" "addsub_2/addsub_one_3/Vdd!" 9.108
cap "a_2764_1271#" "addsub_2/addsub_one_3/Vdd!" -4.455
cap "latch_6/latch_one_3/a_n5_n54#" "latch_6/in3" 19.2392
cap "addsub_2/addsub_one_4/GND!" "a_678_1276#" 40.985
cap "a_678_1276#" "addsub_2/addsub_one_3/cout" 20.38
cap "m1_1843_1263#" "latch_6/in3" 101.742
cap "addsub_2/addsub_one_4/GND!" "a_2764_1271#" 33.396
cap "a_678_1276#" "addsub_2/GND!" 11.825
cap "addsub_2/addsub_one_3/GND!" "m1_1843_1263#" 18.16
cap "a_2764_1271#" "addsub_2/addsub_one_3/cout" 2.474
cap "latch_6/in3" "latch_6/latch_one_3/Vdd!" -12.402
cap "addsub_2/GND!" "a_2764_1271#" 11.825
cap "m1_1843_1263#" "addsub_2/addsub_one_3/Vdd!" 27.812
cap "m1_1843_1263#" "addsub_2/addsub_one_3/a_78_n41#" 54.237
cap "m1_1843_1263#" "addsub_2/addsub_one_3/a_35_n41#" 19.78
cap "addsub_2/GND!" "latch_6/in3" 76.9567
cap "m1_1843_1263#" "addsub_2/addsub_one_4/GND!" 23.745
subcap "a_2516_1273#" -99.769
cap "staticizer_3/staticizer_one_3/Vdd!" "m1_1843_1263#" 224.207
cap "staticizer_3/in3" "staticizer_3/staticizer_one_3/GND!" 10.156
cap "a_678_1276#" "latch_6/latch_one_3/c" 81.378
cap "staticizer_3/staticizer_one_3/Vdd!" "latch_6/latch_one_3/c" 1070.42
cap "latch_6/latch_one_3/a_n5_n54#" "m1_1843_1263#" 12.755
cap "a_2764_1271#" "staticizer_3/staticizer_one_3/c" 58.7
cap "latch_6/latch_one_3/c" "m1_1843_1263#" 58.7
cap "staticizer_3/in3" "staticizer_3/staticizer_one_3/Vdd!" 105.908
cap "staticizer_3/staticizer_one_3/a_77_n45#" "m1_1843_1263#" 3.355
cap "a_678_1276#" "staticizer_3/staticizer_one_3/c" 76.935
cap "staticizer_3/in3" "m1_1843_1263#" 12.904
cap "staticizer_3/staticizer_one_3/Vdd!" "latch_6/latch_one_3/a_12_n54#" 1.13687e-13
cap "latch_6/latch_one_3/a_30_n35#" "m1_1843_1263#" 4.828
cap "a_2764_1271#" "staticizer_3/staticizer_one_3/GND!" 117.4
cap "staticizer_3/staticizer_one_3/a_60_n45#" "m1_1843_1263#" 12.285
cap "m1_1843_1263#" "staticizer_3/staticizer_one_3/c" 60.064
cap "latch_6/latch_one_3/a_12_n54#" "m1_1843_1263#" 4.948
cap "staticizer_3/in3" "latch_6/latch_one_3/c" 9.252
cap "staticizer_3/staticizer_one_3/Vdd!" "latch_6/in3" 19.399
cap "a_678_1276#" "staticizer_3/staticizer_one_3/GND!" 181.284
cap "staticizer_3/staticizer_one_3/Vdd!" "staticizer_3/staticizer_one_3/GND!" -7.95808e-13
cap "a_2764_1271#" "staticizer_3/staticizer_one_3/Vdd!" 117.4
cap "m1_1843_1263#" "latch_6/in3" 4.948
cap "m1_1843_1263#" "staticizer_3/staticizer_one_3/GND!" 117.4
cap "latch_6/latch_one_3/a_n5_n54#" "latch_6/in3" 57.7175
cap "staticizer_3/staticizer_one_3/a_60_n45#" "staticizer_3/in3" 150.065
cap "a_678_1276#" "staticizer_3/staticizer_one_3/Vdd!" 117.4
cap "latch_6/latch_one_3/c" "staticizer_3/staticizer_one_3/GND!" 13.8522
cap "a_2764_1271#" "latch_6/latch_one_3/c" 58.7
cap "addsub_2/GND!" "latch_6/in3" 19.2392
subcap "a_2699_1276#" -77.552
cap "latch_7/latch_one_3/GND!" "latch_7/out3" 10.156
cap "staticizer_3/staticizer_one_3/Vdd!" "staticizer_3/staticizer_one_3/out" 16.519
cap "latch_7/latch_one_3/Vdd!" "latch_7/in3" 286.786
cap "latch_7/latch_one_3/a_n5_n54#" "latch_7/in3" 57.7175
cap "latch_7/latch_one_3/Vdd!" "latch_7/latch_one_3/GND!" -0.738
cap "staticizer_3/staticizer_one_3/Vdd!" "latch_7/in3" 11.463
cap "latch_7/latch_one_3/c" "latch_7/latch_one_3/GND!" 13.8522
cap "latch_7/latch_one_3/Vdd!" "a_2764_1271#" 117.4
cap "latch_7/out3" "staticizer_4/staticizer_one_3/a_60_n45#" 150.065
cap "staticizer_3/staticizer_one_3/GND!" "staticizer_3/staticizer_one_3/c" -1.42109e-14
cap "staticizer_3/staticizer_one_3/out" "latch_7/in3" 57.7175
cap "latch_7/latch_one_3/c" "a_2764_1271#" 58.7
cap "latch_7/latch_one_3/GND!" "latch_7/in3" 6.956
cap "latch_7/latch_one_3/a_12_n54#" "latch_7/latch_one_3/Vdd!" 1.13687e-13
cap "staticizer_3/staticizer_one_3/a_95_n27#" "staticizer_3/staticizer_one_3/out" 2.948
cap "staticizer_3/staticizer_one_3/GND!" "latch_7/in3" 17.972
cap "latch_7/latch_one_3/Vdd!" "latch_7/out3" 105.908
cap "staticizer_3/staticizer_one_3/a_60_n45#" "staticizer_3/staticizer_one_3/out" -5.616
cap "staticizer_3/staticizer_one_3/a_77_n45#" "staticizer_3/staticizer_one_3/Vdd!" 2.84217e-14
cap "latch_7/latch_one_3/c" "latch_7/out3" 9.252
cap "latch_7/latch_one_3/GND!" "a_2764_1271#" 77.41
cap "latch_7/latch_one_3/Vdd!" "latch_7/latch_one_3/a_n5_n54#" -1.13687e-13
cap "staticizer_3/staticizer_one_3/a_77_n45#" "staticizer_3/staticizer_one_3/out" 4.948
cap "latch_7/latch_one_3/Vdd!" "latch_7/latch_one_3/c" 1070.42
subcap "a_2764_1271#" -836.866
subcap "a_2823_1276#" -286.008
cap "latch_8/in3" "latch_8/latch_one_3/GND!" 6.956
cap "latch_8/in3" "latch_8/latch_one_3/Vdd!" 367.261
cap "latch_8/latch_one_3/a_12_n54#" "latch_8/latch_one_3/Vdd!" 1.13687e-13
cap "latch_8/in3" "staticizer_4/staticizer_one_3/out" 57.7175
cap "staticizer_4/staticizer_one_3/a_60_n45#" "staticizer_4/staticizer_one_3/GND!" 2.84217e-14
cap "staticizer_4/staticizer_one_3/Vdd!" "staticizer_4/staticizer_one_3/out" -2.84217e-14
cap "latch_8/latch_one_3/a_n5_n54#" "latch_8/latch_one_3/Vdd!" -1.13687e-13
cap "staticizer_4/staticizer_one_3/c" "latch_8/in3" 58.7
cap "staticizer_4/staticizer_one_3/Vdd!" "latch_8/in3" 11.463
cap "latch_8/latch_one_3/a_n5_n54#" "latch_8/in3" 57.7175
cap "latch_8/in3" "staticizer_4/staticizer_one_3/GND!" 21.105
cap "latch_8/latch_one_3/c" "latch_8/out3" -0.42
cap "latch_8/out3" "latch_8/latch_one_3/Vdd!" -1.162
subcap "a_2823_1276#" -51.524
cap "latch_8/out3" "latch_8/latch_one_3/GND!" 10.156
cap "latch_8/latch_one_3/Vdd!" "latch_8/out3" 105.908
cap "staticizer_5/staticizer_one_3/a_60_n45#" "latch_8/latch_one_3/GND!" -7.10543e-15
cap "latch_8/latch_one_3/Vdd!" "staticizer_5/staticizer_one_3/a_60_n45#" -1.42109e-14
cap "staticizer_5/staticizer_one_3/a_60_n45#" "latch_8/out3" 150.065
cap "latch_8/latch_one_3/Vdd!" "latch_8/latch_one_3/c" 1070.42
cap "latch_8/latch_one_3/c" "latch_8/latch_one_3/GND!" 13.8522
cap "latch_8/out3" "latch_8/latch_one_3/c" 9.252
cap "staticizer_1/staticizer_one_2/GND!" "latch_4/latch_one_2/c" 18.4696
cap "staticizer_1/staticizer_one_2/GND!" "staticizer_1/Vdd!" -3.55271e-15
cap "staticizer_1/Vdd!" "latch_4/latch_one_2/c" 1073
cap "rx2" "latch_4/Vdd!" 187.775
cap "rx2" "staticizer_0/Vdd!" 37.42
cap "latch_0/latch_one_2/GND!" "latch_0/latch_one_2/c" 18.4696
cap "latch_0/latch_one_2/GND!" "rx2" 59.993
cap "rx2" "latch_0/latch_one_2/c" 58.7
cap "latch_0/latch_one_2/GND!" "staticizer_0/Vdd!" -0.246
cap "latch_0/latch_one_2/c" "staticizer_0/Vdd!" 1073
cap "latch_0/Vdd!" "rx2" 58.7
cap "shift_0/a3" "shift_0/a2" 125.762
cap "staticizer_0/staticizer_one_2/GND!" "shift_0/a2" 73.425
cap "staticizer_0/staticizer_one_2/c" "shift_0/a2" 76.935
cap "staticizer_0/Vdd!" "shift_0/a2" -12.11
cap "staticizer_0/Vdd!" "staticizer_0/staticizer_one_2/GND!" -0.984
cap "shift_0/Vdd!" "rx2" 58.7
cap "shift_0/u" "rx2" 58.7
cap "shift_0/shift_one_2/Vdd!" "rx2" 7.239
cap "shift_0/shift_one_2/inv_2/in" "rx2" 14.74
cap "shift_0/shift_one_2/inv_2/GND!" "rx2" 11.43
cap "shift_0/GND!" "rx2" 58.7
cap "rx2" "latch_3/latch_one_2/GND!" 107.383
cap "rx2" "latch_3/Vdd!" 58.7
cap "rx2" "shift_0/shift_one_3/s" 58.7
cap "rx2" "latch_3/latch_one_2/c" 3.12
cap "shift_0/shift_one_2/inv_3/Vdd!" "shift_0/o2" 1.162
cap "latch_3/latch_one_2/GND!" "shift_0/o2" 23.087
cap "shift_0/shift_one_2/inv_3/GND!" "rx2" 6.096
cap "shift_0/shift_one_2/inv_3/Vdd!" "rx2" 7.239
cap "rx2" "shift_0/o2" 20.945
cap "fblock_0/fblock_one_3/g3" "rx2" 187.775
cap "fblock_0/GND!" "fblock_0/b3" 18.895
cap "fblock_0/fblock_one_3/2mux_nr_0/in1" "fblock_0/b3" 2.475
cap "fblock_0/b3" "fblock_0/fblock_one_3/2mux_nr_0/out" 3.85
cap "fblock_0/fblock_one_3/2mux_nr_0/Vdd!" "fblock_0/b3" 10.789
cap "fblock_0/b3" "fblock_0/fblock_one_3/2mux_nr_0/in0" 2.783
cap "latch_3/latch_one_2/GND!" "latch_3/latch_one_2/c" 2.84217e-14
cap "fblock_0/b3" "fblock_0/fblock_one_3/2mux_nr_0/a_n17_n11#" 14.35
cap "fblock_0/b3" "fblock_0/fblock_one_3/2mux_nr_0/GND!" 27.522
cap "fblock_0/b3" "fblock_0/fblock_one_3/g2" 18.895
cap "latch_3/latch_one_2/GND!" "rx2" 0.083
cap "fblock_0/fblock_one_3/g3" "fblock_0/b3" 35.5805
cap "fblock_0/fblock_one_2/2mux_nr_2/out" "fblock_0/fblock_one_2/2mux_nr_2/GND!" 5.68434e-14
cap "latch_3/latch_one_2/c" "rx2" 78.258
cap "a_678_1276#" "fblock_0/fblock_one_3/2mux_nr_1/in0" 1.144
cap "a_678_1276#" "latch_1/Vdd!" 30.82
cap "fblock_0/fblock_one_3/2mux_nr_1/in1" "a_678_1276#" 2.475
cap "latch_1/Vdd!" "fblock_0/fblock_one_3/2mux_nr_1/Vdd!" 1341.25
cap "a_678_1276#" "fblock_0/fblock_one_3/2mux_nr_1/Vdd!" 46.34
cap "a_678_1276#" "fblock_0/fblock_one_3/2mux_nr_1/out" 3.85
cap "a_678_1276#" "latch_1/latch_one_2/GND!" 30.82
cap "fblock_0/fblock_one_3/g1" "a_678_1276#" 30.82
cap "fblock_0/fblock_one_3/inv_4/GND!" "a_678_1276#" 10.548
cap "fblock_0/fblock_one_3/2mux_nr_1/a_n17_n11#" "a_678_1276#" 12.702
cap "a_678_1276#" "fblock_0/fblock_one_3/2mux_nr_1/s" 7.442
cap "a_678_1276#" "fblock_0/fblock_one_3/g0" 30.82
cap "addsub_0/xor_3/out" "a_678_1276#" 1.98
cap "addsub_0/xor_3/a_61_n31#" "a_678_1276#" 6.876
cap "addsub_0/xor_3/GND!" "a_678_1276#" 14.188
cap "latch_1/latch_one_2/c" "a_678_1276#" 30.82
cap "addsub_0/sub" "a_678_1276#" 6.325
cap "addsub_0/xor_3/GND!" "a_678_1276#" 8.476
cap "addsub_0/addsub_one_3/Vdd!" "addsub_0/a3" 19.378
cap "addsub_0/addsub_one_3/Vdd!" "addsub_0/a3" 76.9567
cap "addsub_0/addsub_one_3/GND!" "a_678_1452#" 28.848
cap "addsub_0/addsub_one_3/GND!" "addsub_0/addsub_one_3/a_35_n41#" -5.68434e-14
cap "addsub_0/xor_3/a_61_n1#" "addsub_0/a3" 37.751
cap "a_678_1452#" "addsub_0/addsub_one_3/Vdd!" 11.825
cap "addsub_0/xor_3/a_61_n31#" "addsub_0/a3" 1.95
cap "addsub_0/addsub_one_2/cout" "a_678_1452#" 12.85
cap "a_678_1452#" "addsub_0/addsub_one_2/Vdd!" 16.992
cap "reg_0/reg_one_5/r0" "a_678_1452#" 17.308
cap "latch_2/latch_one_2/GND!" "a_678_1452#" 110.895
cap "a_678_1452#" "addsub_0/addsub_one_3/GND!" 20.633
cap "a_678_1452#" "latch_2/latch_one_2/c" 81.378
cap "a_678_1452#" "addsub_0/addsub_one_3/cin" 1.486
cap "a_678_1452#" "latch_2/Vdd!" 58.7
cap "reg_0/port21" "reg_0/reg_one_5/GND!" 114.209
cap "reg_0/reg_one_4/w" "reg_0/reg_one_5/GND!" -3.55271e-15
cap "reg_0/reg_one_5/r0" "reg_0/port21" 23.228
cap "reg_0/r1" "reg_0/port21" 58.7
cap "reg_0/reg_one_4/w" "reg_0/port21" 127.744
cap "reg_0/port21" "reg_0/Vdd!" 58.7
cap "reg_1/reg_one_5/GND!" "reg_1/r1" 1.77636e-15
cap "reg_1/reg_one_5/GND!" "reg_1/reg_one_4/w" -3.55271e-15
cap "reg_1/port21" "reg_1/r1" 58.7
cap "reg_1/port21" "reg_1/reg_one_4/w" 127.744
cap "reg_1/port21" "reg_1/reg_one_5/GND!" 114.209
cap "reg_1/reg_one_5/r0" "reg_1/port21" 47.952
cap "reg_1/port21" "reg_1/Vdd!" 58.7
cap "reg_2/port21" "reg_2/reg_one_5/r0" 47.952
cap "reg_2/reg_one_4/w" "reg_2/reg_one_5/GND!" -3.55271e-15
cap "reg_2/r1" "reg_2/port21" 58.7
cap "reg_2/reg_one_4/w" "reg_2/port21" 94.2122
cap "reg_2/reg_one_5/GND!" "reg_2/port21" 114.209
cap "reg_2/port21" "reg_2/Vdd!" 58.7
cap "reg_2/r1" "reg_2/reg_one_5/GND!" 1.77636e-15
cap "reg_3/port21" "reg_3/reg_one_4/w" 5.072
cap "reg_2/port21" "reg_3/reg_one_5/GND!" 111.819
cap "reg_3/Vdd!" "reg_2/port21" 58.7
cap "reg_2/port21" "reg_2/reg_one_4/w" 33.5312
cap "reg_3/port21" "reg_3/reg_one_5/GND!" 1.628
cap "reg_3/r1" "reg_3/reg_one_5/GND!" 1.77636e-15
cap "reg_3/port21" "reg_2/port21" 73.199
cap "reg_2/port21" "reg_3/r1" 58.7
cap "reg_2/port21" "reg_3/reg_one_5/r0" 47.952
subcap "m1_1343_1439#" -700.259
cap "reg_3/reg_one_4/w" "reg_3/port21" 127.744
cap "reg_3/port21" "mux_8bit_0/mux_one_3/Vdd!" 58.7
cap "reg_3/reg_one_5/GND!" "reg_3/port21" -1.039
cap "reg_3/port21" "mux_8bit_0/mux_one_3/sel" 58.7
cap "reg_3/port21" "mux_8bit_0/mux_one_2/inv2_2/GND!" 63.013
cap "a_678_1452#" "reg_4/reg_one_5/r0" 47.952
cap "a_678_1452#" "mux_8bit_0/mux_one_3/GND!" 58.7
cap "reg_4/port21" "reg_4/reg_one_4/w" 5.072
cap "a_678_1452#" "reg_4/Vdd!" 58.7
cap "reg_4/port21" "reg_4/reg_one_5/GND!" 1.628
cap "a_678_1452#" "mux_8bit_0/mux_one_2/inv2_1/GND!" -6.916
cap "mux_8bit_0/mux_one_3/GND!" "reg_4/reg_one_5/r0" 101.9
cap "a_678_1452#" "reg_4/r1" 58.7
cap "reg_4/port21" "a_678_1452#" 73.199
cap "a_678_1452#" "reg_4/reg_one_5/GND!" 111.819
subcap "a_1606_1346#" -178.41
cap "addsub_1/addsub_one_3/Vdd!" "addsub_1/a3" 23.967
cap "addsub_1/a3" "addsub_1/Vdd!" 76.9567
cap "reg_4/port21" "addsub_1/xor_3/GND!" 11.825
cap "addsub_1/xor_3/a_61_n1#" "addsub_1/a3" 76.2293
cap "reg_4/port21" "addsub_1/sub" 11.825
cap "addsub_1/a3" "addsub_1/xor_3/a_61_n31#" 1.95
cap "reg_4/port21" "addsub_1/Vdd!" 11.825
cap "reg_4/port21" "reg_4/reg_one_4/w" 127.744
cap "reg_4/port21" "reg_4/reg_one_5/GND!" -1.039
cap "addsub_1/addsub_one_3/a_66_n41#" "a_2510_1893#" 2.1
cap "a_2510_1893#" "addsub_1/addsub_one_3/a_72_n41#" 2.1
cap "a_2510_1893#" "addsub_1/addsub_one_3/GND!" 67.564
cap "addsub_1/addsub_one_3/a_35_n41#" "a_2510_1893#" 10.65
cap "a_2510_1893#" "addsub_1/addsub_one_3/cin" 19.18
cap "addsub_1/a3" "a_2510_1893#" 12.612
cap "a_678_1452#" "addsub_1/addsub_one_3/Vdd!" -4.455
cap "addsub_1/addsub_one_3/a_29_n41#" "a_2510_1893#" 2.1
cap "a_678_1452#" "addsub_1/addsub_one_3/GND!" 48.35
cap "addsub_1/addsub_one_2/Vdd!" "a_678_1452#" 13.563
cap "a_678_1452#" "addsub_1/addsub_one_3/cin" 17.812
cap "addsub_1/addsub_one_3/a_11_n41#" "a_2510_1893#" 21.93
cap "addsub_1/addsub_one_3/b" "a_2510_1893#" 12.612
cap "staticizer_2/staticizer_one_2/GND!" "a_678_1452#" 181.284
cap "staticizer_2/Vdd!" "a_678_1452#" 58.7
cap "a_678_1452#" "latch_5/Vdd!" 58.7
cap "latch_5/latch_one_2/c" "staticizer_2/staticizer_one_2/GND!" 13.8522
cap "latch_5/latch_one_2/c" "staticizer_2/Vdd!" 1073
cap "latch_5/latch_one_2/c" "a_678_1452#" 81.378
cap "a_678_1452#" "staticizer_2/staticizer_one_2/c" 76.935
subcap "m1_1843_1439#" -1050.18
cap "mux_8bit_1/mux_one_3/sel" "a_678_1452#" 58.7
cap "mux_8bit_1/mux_one_2/inv2_2/GND!" "a_678_1452#" 63.013
cap "staticizer_2/staticizer_one_2/GND!" "a_678_1452#" 4.329
cap "staticizer_2/staticizer_one_2/c" "staticizer_2/staticizer_one_2/GND!" -3.55271e-15
cap "mux_8bit_1/mux_one_3/Vdd!" "a_678_1452#" 58.7
cap "reg_5/port21" "a_678_1452#" 73.199
cap "reg_5/reg_one_5/GND!" "a_678_1452#" 111.819
cap "reg_5/r1" "a_678_1452#" 58.7
cap "mux_8bit_1/mux_one_3/GND!" "a_678_1452#" 58.7
cap "mux_8bit_1/mux_one_2/inv2_1/GND!" "a_678_1452#" -6.916
cap "reg_5/reg_one_5/GND!" "reg_5/port21" 1.628
cap "reg_5/Vdd!" "a_678_1452#" 58.7
cap "reg_5/reg_one_5/r0" "a_678_1452#" 47.952
cap "reg_5/port21" "reg_5/reg_one_4/w" 5.072
cap "mux_8bit_1/mux_one_3/GND!" "reg_5/reg_one_5/r0" 101.9
cap "a_678_1452#" "reg_5/reg_one_5/GND!" -2.667
cap "reg_6/reg_one_5/port1" "a_678_1452#" 68.579
cap "reg_6/reg_one_5/GND!" "a_678_1452#" 106.485
cap "reg_5/port21" "reg_6/Vdd!" 58.7
cap "reg_6/r1" "reg_5/port21" 58.7
cap "a_678_1452#" "reg_6/Vdd!" 58.7
cap "reg_5/port21" "a_678_1452#" -17.146
cap "reg_6/r1" "a_678_1452#" 58.7
cap "reg_5/port21" "reg_5/reg_one_4/w" 69.0435
cap "reg_5/reg_one_4/w" "reg_5/reg_one_4/GND!" 1.42109e-14
cap "reg_6/reg_one_5/r0" "reg_5/port21" 19.78
cap "reg_5/reg_one_4/w" "a_678_1452#" 58.7
cap "reg_5/port21" "reg_5/reg_one_5/GND!" 1.628
cap "reg_5/port21" "reg_6/reg_one_5/GND!" 58.7
cap "reg_6/reg_one_5/r0" "a_678_1452#" 47.952
subcap "m1_2132_1435#" -57.262
cap "a_2764_1447#" "reg_6/reg_one_4/w" 58.7
cap "reg_6/reg_one_4/GND!" "reg_6/reg_one_4/w" 2.84217e-14
cap "reg_6/port21" "mux_8bit_2/mux_one_3/sel" 58.7
cap "a_2764_1447#" "mux_8bit_2/mux_one_3/sel" 58.7
cap "reg_6/reg_one_5/GND!" "reg_6/port21" 4.295
cap "reg_6/port21" "mux_8bit_2/mux_one_2/inv2_2/GND!" 63.013
cap "reg_6/port21" "mux_8bit_2/mux_one_3/Vdd!" 58.7
cap "a_2764_1447#" "mux_8bit_2/mux_one_3/Vdd!" 58.7
cap "reg_6/port21" "reg_6/reg_one_4/w" 127.744
cap "a_678_1452#" "mux_8bit_2/mux_one_2/inv2_1/GND!" -6.916
cap "a_678_1452#" "reg_7/Vdd!" 58.7
cap "a_678_1452#" "reg_7/r1" 58.7
cap "reg_7/reg_one_5/r0" "mux_8bit_2/mux_one_3/GND!" 101.9
cap "a_678_1452#" "reg_7/port21" 73.199
cap "a_678_1452#" "reg_7/reg_one_5/r0" 47.952
cap "a_678_1452#" "reg_7/reg_one_5/GND!" 111.819
cap "a_678_1452#" "mux_8bit_2/mux_one_3/GND!" 58.7
cap "reg_7/reg_one_4/w" "reg_7/port21" 5.072
cap "a_2764_1447#" "reg_7/Vdd!" 58.7
cap "reg_7/r1" "a_2764_1447#" 58.7
cap "a_2764_1447#" "reg_7/reg_one_5/r0" 19.78
cap "a_2764_1447#" "reg_7/reg_one_5/GND!" 58.7
cap "a_2764_1447#" "mux_8bit_2/mux_one_3/GND!" 58.7
cap "reg_7/reg_one_5/GND!" "reg_7/port21" 1.628
subcap "a_2406_1346#" -565.507
cap "addsub_2/a3" "addsub_2/xor_3/a_61_n31#" 1.95
cap "addsub_2/a3" "addsub_2/Vdd!" 76.9567
cap "a_678_1452#" "addsub_2/sub" 11.825
cap "addsub_2/addsub_one_3/Vdd!" "addsub_2/a3" 23.967
cap "a_678_1452#" "reg_7/reg_one_4/w" 58.7
cap "addsub_2/sub" "reg_7/port21" 11.825
cap "addsub_2/a3" "addsub_2/xor_3/a_61_n1#" 76.2293
cap "reg_7/reg_one_4/w" "reg_7/port21" 127.744
cap "a_678_1452#" "reg_7/port21" -17.146
cap "reg_7/reg_one_5/GND!" "a_678_1452#" -2.667
cap "a_678_1452#" "addsub_2/xor_3/GND!" 11.825
cap "addsub_2/Vdd!" "a_678_1452#" 11.825
cap "reg_7/reg_one_5/GND!" "reg_7/port21" 1.628
cap "reg_7/port21" "addsub_2/xor_3/GND!" 11.825
cap "addsub_2/Vdd!" "reg_7/port21" 11.825
cap "addsub_2/addsub_one_3/cin" "a_2764_1447#" 2.474
cap "addsub_2/addsub_one_3/Vdd!" "a_2764_1447#" -4.455
cap "addsub_2/addsub_one_2/Vdd!" "a_678_1452#" 13.563
cap "addsub_2/addsub_one_3/Vdd!" "a_678_1452#" -4.455
cap "addsub_2/addsub_one_3/cin" "a_678_1452#" 19.952
cap "addsub_2/addsub_one_3/GND!" "a_2764_1447#" 45.221
cap "addsub_2/addsub_one_3/GND!" "a_678_1452#" 52.91
cap "staticizer_3/Vdd!" "a_678_1452#" 58.7
cap "staticizer_3/Vdd!" "a_2764_1447#" 58.7
cap "staticizer_3/staticizer_one_2/c" "a_678_1452#" 76.935
cap "staticizer_3/staticizer_one_2/c" "a_2764_1447#" 58.7
cap "latch_6/Vdd!" "a_678_1452#" 58.7
cap "a_2764_1447#" "latch_6/Vdd!" 58.7
cap "staticizer_3/staticizer_one_2/GND!" "a_678_1452#" 181.284
cap "a_2764_1447#" "staticizer_3/staticizer_one_2/GND!" 117.4
cap "staticizer_3/Vdd!" "latch_6/latch_one_2/c" 1073
cap "latch_6/latch_one_2/c" "a_678_1452#" 81.378
cap "a_2764_1447#" "latch_6/latch_one_2/c" 58.7
cap "staticizer_3/staticizer_one_2/GND!" "latch_6/latch_one_2/c" 13.8522
cap "a_2764_1447#" "latch_7/latch_one_2/c" 58.7
cap "latch_7/Vdd!" "a_2764_1447#" 58.7
cap "latch_7/latch_one_2/c" "staticizer_4/Vdd!" 1073
cap "a_2764_1447#" "staticizer_4/Vdd!" 58.7
cap "staticizer_3/staticizer_one_2/GND!" "a_678_1452#" 6.253
cap "latch_7/latch_one_2/GND!" "latch_7/latch_one_2/c" 13.8522
cap "a_2764_1447#" "latch_7/latch_one_2/GND!" 77.41
cap "latch_7/Vdd!" "a_678_1452#" 98.3583
cap "latch_8/Vdd!" "a_2764_1447#" 178.833
cap "staticizer_4/staticizer_one_2/GND!" "a_2764_1447#" 9.386
cap "a_2764_1447#" "staticizer_4/staticizer_one_2/c" 58.7
cap "latch_8/latch_one_2/c" "latch_8/latch_one_2/GND!" 13.8522
cap "staticizer_5/Vdd!" "latch_8/latch_one_2/c" 1073
cap "staticizer_1/staticizer_one_2/GND!" "latch_4/latch_one_2/c" -1.42109e-14
cap "staticizer_1/staticizer_one_2/GND!" "latch_4/out2" 18.828
cap "latch_4/latch_one_2/c" "staticizer_1/staticizer_one_2/Vdd!" 1073
cap "latch_4/latch_one_2/c" "latch_4/out2" 0.492
cap "staticizer_1/staticizer_one_2/Vdd!" "staticizer_1/staticizer_one_2/a_60_n45#" -1.13687e-13
cap "latch_4/out2" "staticizer_1/staticizer_one_2/a_60_n45#" 57.7175
cap "staticizer_1/staticizer_one_2/Vdd!" "latch_4/out2" 73.522
subcap "a_109_1448#" -136.466
subcap "data_in2" -6.948
subcap "rx2" -1849.03
cap "latch_0/out2" "latch_0/latch_one_2/c" 0.492
cap "latch_4/latch_one_2/Vdd!" "latch_4/in2" 281.662
cap "latch_4/in2" "latch_4/latch_one_2/a_n5_n54#" 69.3743
cap "latch_0/latch_one_2/GND!" "latch_0/out2" 18.828
cap "latch_0/latch_one_2/GND!" "latch_0/latch_one_2/a_n5_n54#" 5.68434e-14
cap "latch_0/in2" "latch_0/latch_one_2/a_n5_n54#" 32.9814
cap "latch_0/latch_one_2/GND!" "latch_0/latch_one_2/c" 1.13687e-13
cap "staticizer_0/staticizer_one_2/a_60_n45#" "latch_0/latch_one_2/Vdd!" -4.648
cap "latch_0/out2" "latch_0/latch_one_2/Vdd!" 73.522
cap "latch_0/latch_one_2/Vdd!" "latch_0/latch_one_2/a_n5_n54#" 1.13687e-13
cap "latch_0/latch_one_2/c" "latch_0/latch_one_2/Vdd!" 1073
cap "latch_0/latch_one_2/GND!" "latch_0/latch_one_2/Vdd!" 2.27374e-13
cap "staticizer_0/staticizer_one_2/a_60_n45#" "latch_0/out2" 57.7175
cap "latch_0/in2" "latch_0/latch_one_2/Vdd!" 67.0625
subcap "m1_160_1473#" -2620.64
cap "latch_0/out2" "shift_0/shift_one_2/Vdd!" 8.24
cap "staticizer_0/c" "staticizer_0/staticizer_one_2/GND!" 1.77636e-15
cap "staticizer_0/staticizer_one_2/GND!" "latch_0/out2" 6.22
cap "shift_0/a2" "latch_0/out2" 58.7
cap "staticizer_0/staticizer_one_2/Vdd!" "latch_0/out2" 35.354
cap "staticizer_0/staticizer_one_2/Vdd!" "staticizer_0/staticizer_one_2/GND!" 2.27374e-13
cap "staticizer_0/staticizer_one_2/a_60_n45#" "latch_0/out2" 31.249
cap "staticizer_0/staticizer_one_2/a_60_n45#" "staticizer_0/staticizer_one_2/Vdd!" -2.744
cap "shift_0/shift_one_2/ad" "latch_0/out2" 58.7
cap "shift_0/shift_one_2/inv_2/out" "m1_160_1473#" 25.522
cap "m1_160_1473#" "shift_0/shift_one_2/m1_n60_n65#" 11.825
cap "shift_0/shift_one_2/Vdd!" "m1_160_1473#" 91.858
cap "m1_160_1473#" "shift_0/GND!" 58.7
cap "shift_0/shift_one_2/inv_3/GND!" "m1_160_1473#" 21.418
cap "m1_160_1473#" "shift_0/Vdd!" 58.7
cap "m1_160_1473#" "shift_0/u" 58.7
subcap "a_373_1444#" -134.744
cap "shift_0/shift_one_2/inv_3/in" "latch_3/in2" 57.7175
cap "m1_160_1473#" "shift_0/shift_one_2/inv_3/in" 8.599
cap "latch_3/latch_one_2/a_n5_n54#" "latch_3/latch_one_2/Vdd!" -2.27374e-13
cap "m1_160_1473#" "shift_0/shift_one_2/inv_3/Vdd!" 72.651
cap "latch_3/latch_one_2/Vdd!" "shift_0/shift_one_2/inv_3/in" 46.174
cap "latch_3/latch_one_2/a_12_n54#" "m1_160_1473#" 4.95
cap "latch_3/latch_one_2/GND!" "latch_3/in2" 6.956
cap "latch_3/latch_one_2/GND!" "m1_160_1473#" 7.989
cap "latch_3/GND!" "m1_160_1473#" 58.7
cap "m1_160_1473#" "latch_3/in2" 2.184
cap "shift_0/shift_one_2/inv_3/GND!" "m1_160_1473#" 3.152
cap "latch_3/latch_one_2/Vdd!" "latch_3/in2" 9.594
cap "latch_3/latch_one_2/Vdd!" "m1_160_1473#" 64.715
cap "m1_160_1473#" "shift_0/shift_one_2/s" 58.7
cap "m1_160_1473#" "latch_3/latch_one_2/c" 1.248
cap "latch_3/latch_one_2/a_n5_n54#" "latch_3/in2" 57.7175
cap "latch_3/latch_one_2/a_n5_n54#" "m1_160_1473#" 30.853
cap "fblock_0/a2" "fblock_0/g3" 355.024
cap "fblock_0/fblock_one_2/2mux_nr_2/in1" "fblock_0/a2" 5.115
cap "fblock_0/fblock_one_2/inv_0/in" "latch_3/out2" 19.302
cap "fblock_0/fblock_one_2/2mux_nr_2/in1" "fblock_0/b2" 11.825
cap "fblock_0/g3" "fblock_0/b2" 140.424
cap "fblock_0/b2" "fblock_0/fblock_one_2/2mux_nr_0/in1" 4.95
cap "fblock_0/b2" "fblock_0/fblock_one_2/2mux_nr_0/Vdd!" 11.239
cap "fblock_0/a2" "fblock_0/fblock_one_2/2mux_nr_2/a_n17_n11#" 11.004
cap "fblock_0/a2" "fblock_0/fblock_one_2/2mux_nr_2/in0" 4.389
cap "fblock_0/a2" "fblock_0/g2" 58.7
cap "latch_3/latch_one_2/a_12_n54#" "latch_3/latch_one_2/Vdd!" 2.84217e-14
cap "fblock_0/fblock_one_2/2mux_nr_2/GND!" "fblock_0/a2" 115.687
cap "fblock_0/g3" "latch_3/out2" 58.7
cap "fblock_0/fblock_one_2/2mux_nr_2/in1" "latch_3/out2" 9.35
cap "fblock_0/a2" "fblock_0/fblock_one_2/2mux_nr_2/Vdd!" 82.685
cap "fblock_0/b2" "fblock_0/g2" 58.7
cap "fblock_0/a2" "latch_3/out2" 4.948
cap "fblock_0/a2" "fblock_0/fblock_one_2/inv_0/in" 9.081
cap "fblock_0/fblock_one_2/2mux_nr_2/GND!" "fblock_0/b2" 68.584
cap "latch_3/latch_one_2/Vdd!" "latch_3/out2" 0.959
cap "fblock_0/fblock_one_2/2mux_nr_2/a_n17_n11#" "latch_3/out2" 14.683
cap "fblock_0/b2" "fblock_0/fblock_one_2/2mux_nr_0/a_n17_n11#" 33.597
cap "latch_3/latch_one_2/c" "latch_3/out2" 140.424
cap "latch_3/latch_one_2/GND!" "latch_3/out2" 1.209
cap "fblock_0/fblock_one_2/2mux_nr_2/in0" "latch_3/out2" 7.975
cap "fblock_0/b2" "fblock_0/fblock_one_2/2mux_nr_0/in0" 7.975
cap "fblock_0/g2" "latch_3/out2" 58.7
cap "fblock_0/fblock_one_2/2mux_nr_2/GND!" "latch_3/out2" 97.023
cap "latch_1/latch_one_2/Vdd!" "fblock_0/Vdd!" 1341.25
cap "fblock_0/g1" "m1_160_1473#" 58.7
cap "a_678_1452#" "fblock_0/fblock_one_2/2mux_nr_2/in0" 11.825
cap "fblock_0/fblock_one_2/inv_0/in" "m1_160_1473#" 4.123
cap "a_678_1452#" "fblock_0/g1" 58.7
cap "m1_160_1473#" "latch_1/latch_one_2/a_n5_n54#" 43.4
cap "fblock_0/fblock_one_2/inv_0/GND!" "m1_160_1473#" 20.977
cap "rx2" "latch_1/latch_one_2/Vdd!" 103.828
cap "fblock_0/Vdd!" "fblock_0/f2" 12.684
cap "m1_160_1473#" "latch_1/GND!" 58.7
cap "rx2" "fblock_0/g0" 58.7
cap "latch_1/latch_one_2/GND!" "fblock_0/f2" 12.326
cap "rx2" "fblock_0/f2" 13.492
cap "a_678_1452#" "latch_1/GND!" 58.7
cap "a_678_1452#" "fblock_0/fblock_one_2/2mux_nr_1/in1" 4.95
cap "fblock_0/Vdd!" "m1_160_1473#" 58.7
cap "a_678_1452#" "fblock_0/fblock_one_2/f" 25.152
cap "a_678_1452#" "fblock_0/Vdd!" 58.7
cap "rx2" "fblock_0/g1" 58.7
cap "latch_1/latch_one_2/Vdd!" "fblock_0/f2" 6.108
cap "rx2" "fblock_0/fblock_one_2/inv_0/in" 2.844
cap "latch_1/latch_one_2/GND!" "m1_160_1473#" 11.042
cap "rx2" "latch_1/latch_one_2/a_n5_n54#" 7.807
cap "a_678_1452#" "fblock_0/fblock_one_2/2mux_nr_1/a_n17_n11#" 31.949
cap "a_678_1452#" "fblock_0/fblock_one_2/2mux_nr_1/s" 16.386
cap "latch_1/latch_one_2/Vdd!" "m1_160_1473#" 58.7
cap "rx2" "latch_1/GND!" 58.7
cap "a_678_1452#" "latch_1/latch_one_2/Vdd!" 58.7
cap "fblock_0/g0" "m1_160_1473#" 58.7
cap "latch_1/latch_one_2/a_12_n54#" "m1_160_1473#" 9.731
cap "rx2" "fblock_0/fblock_one_2/f" 85.724
cap "rx2" "fblock_0/Vdd!" 58.7
cap "m1_160_1473#" "latch_1/latch_one_2/c" 4.324
cap "a_678_1452#" "fblock_0/g0" 58.7
cap "m1_160_1473#" "fblock_0/f2" 18.093
cap "a_678_1452#" "fblock_0/fblock_one_2/2mux_nr_1/in0" 2.75
cap "fblock_0/f2" "latch_1/latch_one_2/a_n5_n54#" 57.7175
cap "a_678_1452#" "fblock_0/fblock_one_2/2mux_nr_1/GND!" 24.128
subcap "a_678_1452#" -2544.78
cap "addsub_0/b2" "addsub_0/xor_2/a_69_n42#" 2.457
cap "latch_1/out2" "addsub_0/xor_2/b" 11.825
cap "latch_1/out2" "latch_1/latch_one_2/a_30_n54#" 1.524
cap "latch_1/out2" "latch_1/latch_one_2/Vdd!" 1.221
cap "latch_1/out2" "latch_1/latch_one_2/GND!" 2.361
cap "addsub_0/b2" "addsub_0/xor_2/b" 15.993
cap "addsub_0/xor_2/b" "rx2" 11.825
cap "rx2" "latch_1/latch_one_2/Vdd!" -1.405
cap "latch_1/out2" "rx2" 9.182
cap "rx2" "latch_1/latch_one_2/a_12_n54#" 4.948
cap "latch_1/out2" "latch_1/latch_one_2/c" 144.632
cap "latch_1/out2" "latch_1/latch_one_2/a_n5_n54#" 15.975
cap "addsub_0/b2" "addsub_0/xor_2/a_89_n31#" 3.068
cap "addsub_0/xor_2/a_61_n31#" "addsub_0/b2" 7.218
cap "addsub_0/b2" "rx2" 2.764
cap "addsub_0/b2" "latch_1/latch_one_2/c" 58.7
cap "latch_1/latch_one_2/c" "rx2" 58.7
cap "rx2" "addsub_0/xor_2/Vdd!" 8.496
cap "latch_1/out2" "addsub_0/xor_2/GND!" 11.825
cap "rx2" "latch_1/latch_one_2/a_n5_n54#" 4.948
cap "addsub_0/xor_2/a_100_n42#" "addsub_0/b2" 0.707
cap "addsub_0/b2" "addsub_0/xor_2/GND!" 173.474
cap "rx2" "addsub_0/xor_2/GND!" 24.038
cap "addsub_0/xor_2/out" "addsub_0/b2" 31.486
cap "latch_1/out2" "latch_1/latch_one_2/GND!" 3.821
cap "rx2" "latch_1/latch_one_2/a_30_n35#" 4.828
cap "rx2" "latch_1/latch_one_2/Vdd!" -4.367
cap "addsub_0/addsub_one_2/a_35_n41#" "addsub_0/addsub_one_2/GND!" 2.27374e-13
cap "addsub_0/addsub_one_2/a_35_n41#" "addsub_0/a2" 19.78
cap "addsub_0/addsub_one_2/Vdd!" "addsub_0/a2" 189.896
cap "m1_160_1473#" "addsub_0/addsub_one_2/GND!" 18.211
cap "m1_160_1473#" "addsub_0/addsub_one_2/GND!" 6.918
cap "addsub_0/a2" "addsub_0/addsub_one_2/a_89_n41#" 2.35
cap "addsub_0/a2" "addsub_0/addsub_one_2/b" 98.187
cap "m1_160_1473#" "addsub_0/addsub_one_2/Vdd!" 50.747
cap "m1_160_1473#" "addsub_0/addsub_one_2/a_35_n41#" 69.173
cap "addsub_0/xor_2/a_61_n1#" "addsub_0/a2" 141.539
cap "addsub_0/xor_2/a_61_n31#" "addsub_0/a2" 2.424
cap "addsub_0/xor_2/b" "addsub_0/a2" 2.424
cap "addsub_0/addsub_one_2/a_78_n41#" "addsub_0/a2" 11.825
cap "addsub_0/a2" "addsub_0/xor_2/a" 2.424
cap "addsub_0/a2" "addsub_0/xor_2/a_89_n31#" 2.424
cap "addsub_0/a2" "addsub_0/addsub_one_2/a_89_9#" 4.7
cap "addsub_0/addsub_one_2/GND!" "addsub_0/a2" 5.439
cap "addsub_0/addsub_one_2/GND!" "addsub_0/a2" 20.114
subcap "a_841_1449#" -43.082
cap "latch_2/latch_one_2/a_12_n54#" "latch_2/out2" 12.473
cap "latch_2/out2" "reg_0/reg_one_5/r0" 217.183
cap "latch_2/out2" "latch_2/latch_one_2/a_30_n54#" 2.592
cap "latch_2/latch_one_2/a_12_n54#" "rx2" 37.778
cap "reg_0/reg_one_5/r0" "rx2" 19.78
cap "addsub_0/GND!" "addsub_0/s2" 76.9567
cap "latch_2/out2" "addsub_0/GND!" 11.825
cap "addsub_0/GND!" "rx2" 11.825
cap "addsub_0/addsub_one_2/b" "rx2" -2.068
cap "latch_2/out2" "latch_2/latch_one_2/c" 727.057
cap "latch_2/latch_one_2/a_30_n35#" "rx2" 1.524
cap "latch_2/out2" "addsub_0/addsub_one_2/GND!" 3.399
cap "latch_2/out2" "latch_2/latch_one_2/a_n5_n54#" 12.196
cap "latch_2/latch_one_2/a_n5_n54#" "addsub_0/s2" 57.7175
cap "latch_2/latch_one_2/c" "rx2" 61.544
cap "rx2" "addsub_0/addsub_one_2/GND!" 7.942
cap "latch_2/out2" "addsub_0/addsub_one_2/GND!" 7.422
cap "latch_2/latch_one_2/a_n5_n54#" "rx2" 6.195
cap "addsub_0/addsub_one_2/GND!" "rx2" 5.148
cap "latch_2/out2" "latch_2/latch_one_2/GND!" 90.233
cap "latch_2/out2" "addsub_0/addsub_one_2/a_35_n41#" -1.814
cap "latch_2/out2" "latch_2/latch_one_2/Vdd!" 59.921
cap "latch_2/out2" "addsub_0/s2" 4.948
cap "addsub_0/s2" "latch_2/latch_one_2/Vdd!" 19.399
cap "latch_2/latch_one_2/GND!" "rx2" 58.7
cap "rx2" "latch_2/latch_one_2/Vdd!" 116.636
cap "latch_2/out2" "rx2" 4.341
cap "addsub_0/s2" "rx2" 3.468
cap "reg_0/in2" "m1_160_1473#" 14.786
cap "reg_1/reg_one_5/r0" "m1_160_1473#" 63.6875
cap "reg_0/reg_one_5/r0" "m1_160_1473#" -7.416
cap "reg_0/reg_one_5/GND!" "reg_0/port20" 167.028
cap "reg_0/reg_one_5/tmp" "reg_0/port20" 4.948
cap "m1_160_1473#" "reg_0/reg_one_5/tmp" 4.389
cap "reg_0/reg_one_5/r0" "reg_0/in2" -5.072
cap "reg_0/reg_one_5/a_16_27#" "m1_160_1473#" 8.46
cap "m1_160_1473#" "reg_0/reg_one_5/r1" 58.7
cap "reg_0/reg_one_5/GND!" "reg_0/w" -5.68434e-14
cap "reg_0/port20" "reg_0/w" 434.25
cap "m1_160_1473#" "reg_0/reg_one_5/w" 4.382
cap "reg_0/reg_one_5/GND!" "m1_160_1473#" 65.128
cap "reg_0/reg_one_5/a_21_n13#" "reg_0/port20" 20.118
cap "reg_0/reg_one_5/a_4_n13#" "reg_0/port20" 24.041
cap "reg_0/reg_one_5/tmp" "m1_160_1473#" 4.324
cap "reg_0/reg_one_5/Vdd!" "reg_0/port20" 136.941
cap "reg_0/reg_one_5/a_33_32#" "m1_160_1473#" 64.099
cap "reg_0/reg_one_5/r0" "reg_0/port20" -7.416
cap "reg_0/w" "m1_160_1473#" 58.7
cap "reg_0/port20" "reg_0/reg_one_5/r1" 70.642
cap "reg_0/reg_one_5/Vdd!" "m1_160_1473#" 165.183
cap "reg_1/reg_one_5/GND!" "reg_1/w" -5.68434e-14
cap "reg_1/in2" "reg_1/reg_one_5/tmp" 4.389
cap "reg_1/reg_one_5/Vdd!" "reg_1/in2" 165.183
cap "reg_1/reg_one_5/port1" "reg_1/port20" 3.85
cap "reg_1/port20" "reg_1/reg_one_5/a_21_n13#" 2.238
cap "reg_1/in2" "reg_1/reg_one_5/a_33_32#" 64.099
cap "reg_1/reg_one_5/tmp" "reg_1/port20" 7.096
cap "reg_1/port20" "reg_1/w" 125.763
cap "reg_1/in2" "reg_1/reg_one_5/GND!" 65.128
cap "reg_1/reg_one_5/r0" "reg_1/port20" 21.144
cap "reg_1/reg_one_5/w" "reg_1/in2" 4.382
cap "reg_1/reg_one_5/r1" "reg_1/port20" 60.064
cap "reg_1/reg_one_5/tmp" "reg_1/in2" 4.324
cap "reg_1/in2" "reg_1/w" 58.7
cap "reg_1/reg_one_5/r0" "reg_1/in2" 89.8075
cap "reg_1/reg_one_5/a_4_n13#" "reg_1/port20" 118.494
cap "reg_1/reg_one_5/a_16_27#" "reg_1/in2" 8.46
cap "reg_1/reg_one_5/r1" "reg_1/in2" 58.7
cap "reg_1/reg_one_5/Vdd!" "reg_1/port20" 75.004
cap "reg_1/port20" "reg_1/reg_one_5/GND!" 171.438
cap "reg_1/port20" "reg_2/w" 92.2312
cap "reg_2/reg_one_5/GND!" "reg_1/port20" 120.488
cap "reg_2/reg_one_5/tmp" "reg_1/port20" 7.096
cap "reg_2/reg_one_5/Vdd!" "reg_2/in2" 165.183
cap "reg_1/port20" "reg_2/reg_one_5/port1" 3.85
cap "reg_2/w" "reg_2/in2" 58.7
cap "reg_1/port20" "reg_2/reg_one_5/a_21_n13#" 2.238
cap "reg_1/port20" "reg_2/reg_one_5/r1" 60.064
cap "reg_2/reg_one_5/r0" "reg_1/port20" 21.144
cap "reg_2/reg_one_5/tmp" "reg_2/in2" 4.324
cap "reg_2/reg_one_5/GND!" "reg_2/in2" 65.128
cap "reg_2/reg_one_5/a_33_32#" "reg_2/in2" 64.099
cap "reg_2/reg_one_5/a_4_n13#" "reg_1/port20" 118.494
cap "reg_2/reg_one_5/r1" "reg_2/in2" 58.7
cap "reg_2/reg_one_5/r0" "reg_2/in2" 153.495
cap "reg_2/reg_one_5/GND!" "reg_2/w" -5.68434e-14
cap "reg_2/reg_one_5/tmp" "reg_2/in2" 4.389
cap "reg_2/in2" "reg_2/reg_one_5/w" 4.382
cap "reg_1/port20" "reg_2/reg_one_5/Vdd!" 75.004
cap "reg_2/reg_one_5/a_16_27#" "reg_2/in2" 8.46
cap "reg_3/reg_one_5/tmp" "reg_3/in2" 6.6
cap "reg_3/reg_one_5/a_16_27#" "reg_3/in2" 4.95
cap "reg_3/reg_one_5/r1" "reg_3/in2" 58.7
cap "reg_2/port20" "reg_3/reg_one_5/Vdd!" 74.473
cap "reg_3/reg_one_5/w" "reg_3/in2" 1.248
cap "reg_3/reg_one_5/r0" "reg_2/port20" 21.144
cap "reg_3/reg_one_5/GND!" "reg_3/in2" 61.832
cap "reg_3/in2" "reg_3/reg_one_5/a_33_32#" 37.723
cap "reg_2/reg_one_5/GND!" "reg_2/port20" 50.95
cap "reg_3/reg_one_5/a_4_n13#" "reg_2/port20" 118.494
cap "reg_3/in2" "reg_3/reg_one_5/Vdd!" 76.383
cap "reg_3/reg_one_5/r0" "reg_3/in2" 153.495
cap "reg_3/reg_one_5/tmp" "reg_2/port20" 7.096
cap "reg_2/port20" "reg_3/port20" 7.59
cap "reg_3/reg_one_5/port1" "reg_2/port20" 3.85
cap "reg_2/port20" "reg_3/reg_one_5/a_21_n13#" 2.238
cap "reg_3/reg_one_5/r1" "reg_2/port20" 60.064
cap "reg_3/reg_one_5/GND!" "reg_3/in2" 17.683
cap "reg_3/in2" "reg_3/reg_one_5/tmp" 1.248
cap "reg_3/reg_one_5/GND!" "reg_2/port20" 66.192
cap "reg_2/port20" "reg_2/w" 33.5312
subcap "m1_1343_1439#" -539.81
cap "reg_3/reg_one_5/Vdd!" "reg_3/port20" -2.898
cap "mux_8bit_0/mux_one_2/2mux_nr_0/a_n17_n11#" "mux_8bit_0/in1_2" 36.092
cap "mux_8bit_0/mux_one_2/inv2_0/out" "mux_8bit_0/mux_one_2/GND!" 1.42109e-14
cap "mux_8bit_0/in0_2" "mux_8bit_0/mux_one_2/Vdd!" 78.896
cap "mux_8bit_0/in1_2" "reg_3/reg_one_5/GND!" -2.948
cap "reg_3/reg_one_5/GND!" "reg_3/port20" 93.66
cap "reg_3/reg_one_5/w" "mux_8bit_0/in1_2" 58.7
cap "mux_8bit_0/in0_2" "mux_8bit_0/mux_one_2/sel" 58.7
cap "reg_3/reg_one_5/GND!" "reg_3/reg_one_5/GND!" 8.88178e-16
cap "mux_8bit_0/mux_one_2/Vdd!" "mux_8bit_0/in1_2" 98.617
cap "mux_8bit_0/in0_2" "mux_8bit_0/mux_one_2/GND!" 12.279
cap "mux_8bit_0/in0_2" "mux_8bit_0/mux_one_2/inv2_1/in" 19.462
cap "reg_3/reg_one_5/Vdd!" "mux_8bit_0/in1_2" -2.948
cap "mux_8bit_0/in1_2" "reg_3/reg_one_5/a_33_32#" -4.455
cap "mux_8bit_0/in0_2" "mux_8bit_0/out2" 30.603
cap "mux_8bit_0/mux_one_2/inv2_2/out" "mux_8bit_0/in0_2" 29.025
cap "mux_8bit_0/mux_one_2/sel" "mux_8bit_0/in1_2" 63.256
cap "reg_3/port20" "reg_3/reg_one_5/w" 125.763
cap "reg_3/port20" "reg_3/reg_one_5/GND!" -3.379
cap "mux_8bit_0/mux_one_2/inv2_0/out" "mux_8bit_0/in1_2" 18.535
cap "reg_3/reg_one_5/GND!" "mux_8bit_0/in1_2" -8.24
cap "mux_8bit_0/in1_2" "mux_8bit_0/mux_one_2/GND!" 15.908
cap "reg_3/reg_one_5/GND!" "reg_3/reg_one_5/Vdd!" -7.10543e-15
cap "reg_4/reg_one_5/r0" "m1_160_1473#" 19.78
cap "reg_4/port20" "m1_1343_1439#" 8.162
cap "reg_4/reg_one_5/r1" "m1_1343_1439#" 59.948
cap "m1_1343_1439#" "reg_4/reg_one_5/Vdd!" 75.802
cap "mux_8bit_0/mux_one_2/GND!" "reg_4/in2" 86.5763
cap "reg_4/reg_one_5/a_33_32#" "m1_160_1473#" 7.233
cap "reg_4/reg_one_5/r0" "m1_1343_1439#" 21.028
cap "reg_4/reg_one_5/a_4_n13#" "m1_1343_1439#" 47.175
cap "reg_4/reg_one_5/tmp" "m1_160_1473#" 6.507
cap "reg_4/reg_one_5/a_16_27#" "m1_160_1473#" 7.71
cap "reg_4/reg_one_5/GND!" "reg_4/reg_one_5/w" -5.072
cap "reg_4/reg_one_5/GND!" "m1_160_1473#" 193.005
cap "mux_8bit_0/mux_one_2/GND!" "m1_160_1473#" 67.786
cap "mux_8bit_0/mux_one_2/2mux_nr_0/a_n17_n11#" "m1_160_1473#" -5.178
cap "mux_8bit_0/mux_one_2/GND!" "reg_4/reg_one_5/r0" 165.587
cap "reg_4/reg_one_5/tmp" "m1_1343_1439#" 2.496
cap "reg_4/in2" "reg_4/reg_one_5/Vdd!" 16.268
cap "reg_4/in2" "m1_160_1473#" 2.844
cap "reg_4/reg_one_5/r0" "reg_4/in2" 37.21
cap "reg_4/reg_one_5/GND!" "m1_1343_1439#" 76.35
cap "mux_8bit_0/mux_one_2/GND!" "m1_1343_1439#" 65.42
cap "mux_8bit_0/mux_one_2/2mux_nr_0/s" "m1_160_1473#" 4.948
cap "reg_4/reg_one_5/r1" "m1_160_1473#" 58.7
cap "reg_4/reg_one_5/port1" "m1_1343_1439#" 4.95
cap "mux_8bit_0/mux_one_2/inv2_1/in" "m1_1343_1439#" -1.132
cap "mux_8bit_0/mux_one_2/GND!" "mux_8bit_0/mux_one_2/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "reg_4/reg_one_5/Vdd!" "m1_160_1473#" 58.7
cap "reg_4/reg_one_5/w" "m1_160_1473#" 5.064
subcap "a_1606_1522#" -255.233
cap "addsub_1/xor_2/a_61_n31#" "m1_160_1473#" 19.78
cap "addsub_1/a2" "m1_1343_1439#" -7.348
cap "reg_4/reg_one_5/GND!" "reg_4/reg_one_5/Vdd!" -7.10543e-15
cap "addsub_1/b2" "addsub_1/xor_2/b" 11.5435
cap "reg_4/reg_one_5/a_33_32#" "m1_160_1473#" -12.339
cap "addsub_1/a2" "addsub_1/xor_2/a_89_n31#" 2.424
cap "m1_160_1473#" "addsub_1/xor_2/a_89_n31#" 17.316
cap "reg_4/reg_one_5/Vdd!" "m1_1343_1439#" -2.948
cap "addsub_1/xor_2/b" "m1_1343_1439#" 7.975
cap "addsub_1/addsub_one_2/b" "addsub_1/a2" 36.877
cap "addsub_1/addsub_one_2/b" "m1_160_1473#" 97.913
cap "addsub_1/a2" "addsub_1/xor_2/b" 96.5265
cap "addsub_1/a2" "addsub_1/xor_2/a_61_n1#" 174.249
cap "m1_160_1473#" "addsub_1/xor_2/a_61_n1#" 5.568
cap "m1_160_1473#" "addsub_1/xor_2/b" 11.825
cap "m1_1343_1439#" "reg_4/reg_one_5/GND!" -3.379
cap "addsub_1/xor_2/a_61_n31#" "addsub_1/b2" -1.13687e-13
cap "m1_1343_1439#" "reg_4/reg_one_5/w" 58.7
cap "reg_4/reg_one_5/GND!" "m1_1343_1439#" -8.24
cap "addsub_1/b2" "m1_1343_1439#" 7.975
cap "addsub_1/addsub_one_2/Vdd!" "m1_1343_1439#" 11.825
cap "addsub_1/a2" "reg_4/reg_one_5/GND!" 63.6875
cap "reg_4/reg_one_5/GND!" "m1_160_1473#" -23.072
cap "addsub_1/a2" "addsub_1/b2" 38.809
cap "m1_160_1473#" "reg_4/reg_one_5/w" 58.7
cap "m1_160_1473#" "addsub_1/b2" 26.517
cap "addsub_1/a2" "addsub_1/addsub_one_2/Vdd!" 127.516
cap "m1_160_1473#" "addsub_1/addsub_one_2/Vdd!" 15.72
cap "m1_160_1473#" "reg_4/reg_one_5/GND!" -2.417
cap "addsub_1/xor_2/a_61_n31#" "addsub_1/a2" 2.424
subcap "a_1716_1449#" -30.357
cap "addsub_1/s2" "addsub_1/GND!" 76.9567
cap "addsub_1/addsub_one_2/cout" "a_2510_1893#" 6.885
cap "m1_1343_1439#" "addsub_1/addsub_one_2/a_35_n41#" 24.622
cap "m1_160_1473#" "addsub_1/GND!" 11.825
cap "addsub_1/addsub_one_2/GND!" "addsub_1/addsub_one_2/a_35_n41#" -1.13687e-13
cap "m1_1343_1439#" "addsub_1/addsub_one_2/Vdd!" 32.72
cap "addsub_1/addsub_one_2/cin" "a_2510_1893#" 8.408
cap "addsub_1/addsub_one_2/GND!" "a_2510_1893#" 30.19
cap "a_2510_1893#" "addsub_1/addsub_one_2/GND!" 44.7
cap "m1_1343_1439#" "addsub_1/addsub_one_2/GND!" 43.659
cap "addsub_1/a2" "a_2510_1893#" 8.408
cap "m1_1343_1439#" "addsub_1/addsub_one_2/GND!" 10.505
cap "addsub_1/addsub_one_2/a_66_n41#" "a_2510_1893#" 2.1
cap "m1_160_1473#" "addsub_1/addsub_one_2/b" 95.736
cap "m1_1343_1439#" "addsub_1/GND!" 11.825
cap "m1_160_1473#" "addsub_1/addsub_one_2/a_78_n41#" 35.835
cap "a_2510_1893#" "addsub_1/addsub_one_2/a_89_n41#" 22.875
cap "addsub_1/addsub_one_2/a_72_n41#" "a_2510_1893#" 2.1
cap "m1_160_1473#" "addsub_1/addsub_one_2/a_35_n41#" 51.712
cap "addsub_1/s2" "a_2510_1893#" 41.11
cap "addsub_1/s2" "latch_5/latch_one_2/Vdd!" -12.402
cap "addsub_1/addsub_one_2/b" "a_2510_1893#" 12.612
cap "m1_160_1473#" "addsub_1/addsub_one_2/Vdd!" 3.171
cap "addsub_1/s2" "latch_5/latch_one_2/a_n5_n54#" 19.2392
cap "a_2510_1893#" "addsub_1/addsub_one_2/a_78_n41#" 15.064
cap "m1_160_1473#" "addsub_1/addsub_one_2/cin" 1.56
cap "addsub_1/addsub_one_2/GND!" "addsub_1/addsub_one_2/b" -2.27374e-13
cap "m1_160_1473#" "addsub_1/addsub_one_2/GND!" 14.639
cap "addsub_1/addsub_one_2/a_35_n41#" "a_2510_1893#" 8.408
cap "m1_160_1473#" "addsub_1/addsub_one_2/GND!" 11.825
subcap "a_1716_1449#" -104.401
cap "staticizer_2/in2" "latch_5/latch_one_2/c" 75.182
cap "staticizer_2/in2" "staticizer_2/staticizer_one_2/Vdd!" 229.112
cap "m1_160_1473#" "latch_5/latch_one_2/c" 58.7
cap "m1_160_1473#" "staticizer_2/staticizer_one_2/Vdd!" 117.4
cap "staticizer_2/staticizer_one_2/c" "m1_160_1473#" 58.7
cap "staticizer_2/staticizer_one_2/c" "staticizer_2/in2" 63.648
cap "latch_5/latch_one_2/a_12_n54#" "staticizer_2/staticizer_one_2/Vdd!" 1.13687e-13
cap "staticizer_2/in2" "latch_5/latch_one_2/a_n5_n54#" 59.375
cap "staticizer_2/staticizer_one_2/GND!" "staticizer_2/staticizer_one_2/Vdd!" -0.984
cap "addsub_1/s2" "staticizer_2/staticizer_one_2/Vdd!" 19.399
cap "staticizer_2/staticizer_one_2/c" "staticizer_2/staticizer_one_2/GND!" 1.42109e-14
cap "staticizer_2/in2" "latch_5/latch_one_2/a_30_n54#" 1.524
cap "addsub_1/GND!" "addsub_1/s2" 19.2392
cap "latch_5/latch_one_2/a_n5_n54#" "addsub_1/s2" 57.7175
cap "latch_5/latch_one_2/c" "staticizer_2/staticizer_one_2/Vdd!" 1071.03
cap "staticizer_2/in2" "staticizer_2/staticizer_one_2/a_77_n45#" 9.998
cap "staticizer_2/staticizer_one_2/a_60_n45#" "staticizer_2/in2" 212.283
cap "staticizer_2/in2" "latch_5/latch_one_2/a_12_n54#" 9.731
cap "staticizer_2/in2" "staticizer_2/staticizer_one_2/GND!" 167.247
cap "m1_160_1473#" "staticizer_2/staticizer_one_2/GND!" 117.4
cap "staticizer_2/in2" "addsub_1/s2" 4.324
subcap "m1_1843_1439#" -937.333
cap "staticizer_2/staticizer_one_2/Vdd!" "staticizer_2/staticizer_one_2/out" 11.587
cap "mux_8bit_1/in0_2" "mux_8bit_1/mux_one_2/GND!" 18.437
cap "mux_8bit_1/in0_2" "mux_8bit_1/mux_one_2/Vdd!" 139.939
cap "mux_8bit_1/in0_2" "mux_8bit_1/mux_one_2/sel" 58.7
cap "mux_8bit_1/mux_one_2/2mux_nr_0/a_n17_n11#" "mux_8bit_1/in1_2" 36.092
cap "staticizer_2/staticizer_one_2/out" "staticizer_2/staticizer_one_2/GND!" 2.59
cap "staticizer_2/staticizer_one_2/out" "staticizer_2/staticizer_one_2/c" 3.996
cap "staticizer_2/staticizer_one_2/a_77_n45#" "staticizer_2/staticizer_one_2/out" 19.052
cap "staticizer_2/staticizer_one_2/out" "staticizer_2/staticizer_one_2/a_95_n27#" 5.61
cap "staticizer_2/staticizer_one_2/out" "staticizer_2/staticizer_one_2/a_95_n45#" 4.212
cap "staticizer_2/staticizer_one_2/a_60_n45#" "staticizer_2/staticizer_one_2/out" -5.616
cap "mux_8bit_1/in1_2" "mux_8bit_1/mux_one_2/GND!" 15.908
cap "mux_8bit_1/in0_2" "mux_8bit_1/mux_one_2/inv2_1/in" 4.95
cap "mux_8bit_1/in0_2" "mux_8bit_1/mux_one_2/inv2_2/out" 34.083
cap "mux_8bit_1/mux_one_2/Vdd!" "mux_8bit_1/in1_2" 96.331
cap "mux_8bit_1/mux_one_2/sel" "mux_8bit_1/in1_2" 63.256
cap "mux_8bit_1/mux_one_2/inv2_0/out" "mux_8bit_1/in1_2" 18.535
cap "m1_160_1473#" "mux_8bit_1/mux_one_2/GND!" 67.786
cap "reg_5/in2" "reg_5/reg_one_5/Vdd!" 16.268
cap "m1_160_1473#" "mux_8bit_1/mux_one_2/2mux_nr_0/s" 4.948
cap "reg_5/reg_one_5/GND!" "m1_160_1473#" 193.005
cap "m1_1843_1439#" "reg_5/reg_one_5/r1" 58.7
cap "reg_5/reg_one_5/a_54_5#" "m1_1843_1439#" 4.828
cap "m1_160_1473#" "reg_5/reg_one_5/r0" 19.78
cap "mux_8bit_1/mux_one_2/GND!" "mux_8bit_1/mux_one_2/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "m1_1843_1439#" "reg_5/reg_one_5/Vdd!" 161.6
cap "reg_5/in2" "mux_8bit_1/mux_one_2/GND!" 86.5763
cap "reg_5/reg_one_5/w" "m1_160_1473#" 5.064
cap "m1_1843_1439#" "reg_5/reg_one_5/tmp" 4.948
cap "reg_5/in2" "reg_5/reg_one_5/r0" 37.21
cap "m1_1843_1439#" "mux_8bit_1/mux_one_2/GND!" 67.654
cap "mux_8bit_1/mux_one_2/GND!" "reg_5/reg_one_5/r0" 165.587
cap "m1_1843_1439#" "reg_5/port20" 6.6
cap "m1_160_1473#" "reg_5/reg_one_5/r1" 58.7
cap "reg_5/reg_one_5/GND!" "m1_1843_1439#" 61.832
cap "m1_1843_1439#" "reg_5/reg_one_5/r0" 24.728
cap "mux_8bit_1/mux_one_2/2mux_nr_0/a_n17_n11#" "m1_160_1473#" -5.178
cap "m1_160_1473#" "reg_5/reg_one_5/a_33_32#" 7.233
cap "m1_160_1473#" "reg_5/reg_one_5/Vdd!" 58.7
cap "m1_160_1473#" "reg_5/reg_one_5/tmp" 6.507
cap "reg_5/reg_one_5/a_4_n13#" "m1_1843_1439#" 27.497
cap "reg_5/reg_one_5/a_16_27#" "m1_160_1473#" 7.71
cap "reg_5/in2" "m1_160_1473#" 2.844
cap "reg_5/reg_one_5/a_33_32#" "reg_6/in2" -12.339
cap "reg_5/port20" "reg_6/reg_one_5/port1" 5.5
cap "reg_6/reg_one_5/r1" "reg_6/reg_one_5/Vdd!" 2.27374e-13
cap "m1_1843_1439#" "reg_5/reg_one_5/Vdd!" -2.417
cap "reg_6/in2" "reg_6/reg_one_5/a_16_27#" 7.71
cap "reg_6/reg_one_5/w" "reg_6/in2" 2.844
cap "reg_5/reg_one_5/GND!" "reg_5/reg_one_5/GND!" 8.88178e-16
cap "reg_6/in2" "reg_6/reg_one_5/Vdd!" 58.7
cap "reg_6/reg_one_5/r0" "reg_6/in2" 128.02
cap "reg_6/reg_one_5/r1" "reg_6/in2" 58.7
cap "reg_6/reg_one_5/GND!" "reg_6/in2" 182.814
cap "reg_6/in2" "reg_5/reg_one_5/GND!" -23.072
cap "reg_6/reg_one_5/a_33_32#" "reg_6/in2" 2.844
cap "reg_6/reg_one_5/r0" "m1_1843_1439#" 24.728
cap "reg_6/reg_one_5/Vdd!" "m1_1843_1439#" 160.588
cap "reg_6/reg_one_5/r1" "m1_1843_1439#" 58.7
cap "reg_6/reg_one_5/GND!" "m1_1843_1439#" 58.7
cap "reg_5/reg_one_5/GND!" "m1_1843_1439#" -8.24
cap "reg_6/reg_one_5/Vdd!" "reg_5/port20" 58.7
cap "reg_6/reg_one_5/r0" "reg_5/port20" 26.208
cap "reg_6/reg_one_5/r1" "reg_5/port20" 64.504
cap "reg_5/w" "reg_6/in2" 58.7
cap "reg_6/in2" "reg_6/reg_one_5/w" 2.22
cap "reg_6/reg_one_5/GND!" "reg_5/port20" 151.215
cap "reg_5/reg_one_5/GND!" "reg_5/port20" 101.9
cap "reg_5/reg_one_5/GND!" "reg_6/in2" -2.417
cap "reg_5/w" "m1_1843_1439#" 58.7
cap "reg_6/reg_one_5/tmp" "reg_6/in2" 4.461
cap "reg_5/w" "reg_5/port20" 67.0625
cap "reg_6/reg_one_5/a_4_n13#" "m1_1843_1439#" 17.113
cap "reg_6/reg_one_5/a_21_n13#" "reg_5/port20" 3.96
cap "reg_6/reg_one_5/a_4_n13#" "reg_5/port20" 87.672
cap "reg_6/reg_one_5/tmp" "m1_1843_1439#" 4.948
cap "reg_6/reg_one_5/tmp" "reg_5/port20" 5.92
cap "reg_6/reg_one_5/a_54_5#" "m1_1843_1439#" 4.828
subcap "m1_2132_1435#" -9.63
cap "mux_8bit_2/in0_2" "reg_6/port20" 3.171
cap "reg_6/reg_one_5/Vdd!" "reg_6/reg_one_5/a_33_32#" -7.10543e-15
cap "mux_8bit_2/mux_one_2/GND!" "mux_8bit_2/mux_one_2/inv2_0/out" 1.42109e-14
cap "mux_8bit_2/in1_2" "mux_8bit_2/mux_one_2/Vdd!" 2.035
cap "a_2406_1522#" "reg_6/reg_one_5/w" 58.7
cap "a_2406_1522#" "reg_6/reg_one_5/GND!" 16.316
cap "a_2406_1522#" "reg_6/reg_one_5/GND!" -2.667
cap "mux_8bit_2/in0_2" "reg_6/reg_one_5/w" 58.7
cap "reg_6/reg_one_5/Vdd!" "reg_6/reg_one_5/GND!" -1.42109e-14
cap "reg_6/reg_one_5/tmp" "mux_8bit_2/in1_2" -4.818
cap "mux_8bit_2/in0_2" "reg_6/reg_one_5/GND!" 6.428
cap "a_2406_1522#" "mux_8bit_2/out2" 19.905
cap "mux_8bit_2/in1_2" "reg_6/reg_one_5/a_33_32#" 4.389
cap "reg_6/reg_one_5/w" "mux_8bit_2/in1_2" 97.0214
cap "reg_6/reg_one_5/GND!" "mux_8bit_2/in1_2" 8.836
cap "a_2406_1522#" "mux_8bit_2/mux_one_2/sel" 58.7
cap "mux_8bit_2/in0_2" "mux_8bit_2/mux_one_2/sel" 58.7
cap "mux_8bit_2/mux_one_2/inv2_2/out" "a_2406_1522#" 30.259
cap "reg_6/reg_one_5/a_4_n13#" "a_2406_1522#" -10.448
cap "reg_6/reg_one_5/GND!" "reg_6/reg_one_5/a_33_32#" 2.84217e-14
cap "a_2406_1522#" "mux_8bit_2/mux_one_2/GND!" 22.523
cap "mux_8bit_2/in0_2" "mux_8bit_2/mux_one_2/inv2_2/out" 31.608
cap "mux_8bit_2/in0_2" "reg_6/reg_one_5/a_4_n13#" -1.152
cap "mux_8bit_2/in0_2" "a_2406_1522#" 16.569
cap "mux_8bit_2/in0_2" "mux_8bit_2/mux_one_2/GND!" 12.155
cap "mux_8bit_2/in0_2" "reg_6/reg_one_5/Vdd!" -1.405
cap "reg_6/reg_one_5/GND!" "mux_8bit_2/in1_2" -1.886
cap "mux_8bit_2/mux_one_2/inv2_2/out" "mux_8bit_2/mux_one_2/Vdd!" -2.27374e-13
cap "a_2406_1522#" "mux_8bit_2/mux_one_2/Vdd!" 76.242
cap "reg_6/reg_one_5/GND!" "reg_6/reg_one_5/tmp" -7.10543e-15
cap "mux_8bit_2/in0_2" "mux_8bit_2/mux_one_2/inv2_1/in" 13.19
cap "mux_8bit_2/in0_2" "mux_8bit_2/mux_one_2/Vdd!" 162.53
cap "mux_8bit_2/mux_one_2/GND!" "mux_8bit_2/in1_2" 2.035
cap "a_2406_1522#" "reg_6/port20" 4.026
cap "reg_6/reg_one_5/Vdd!" "reg_6/port20" -7.10543e-15
cap "reg_7/reg_one_5/r0" "a_2406_1522#" 26.208
cap "reg_7/reg_one_5/tmp" "m1_1843_1439#" 6.312
cap "m1_1843_1439#" "reg_7/reg_one_5/GND!" 61.832
cap "mux_8bit_2/mux_one_2/GND!" "mux_8bit_2/mux_one_2/2mux_nr_0/out" 86.5763
cap "mux_8bit_2/mux_one_2/2mux_nr_0/out" "reg_7/reg_one_5/Vdd!" 16.268
cap "a_2406_1522#" "mux_8bit_2/mux_one_2/GND!" 70.894
cap "a_2406_1522#" "reg_7/reg_one_5/Vdd!" 58.7
cap "m1_1843_1439#" "reg_7/reg_one_5/a_21_n13#" 2.354
cap "reg_7/reg_one_5/r1" "m1_1843_1439#" 69.199
cap "reg_7/reg_one_5/port1" "m1_1843_1439#" 2.475
cap "a_2406_1522#" "reg_7/reg_one_5/GND!" 164.616
cap "reg_7/reg_one_5/tmp" "a_2406_1522#" 5.92
cap "reg_7/port20" "m1_1843_1439#" 5.874
cap "m1_1843_1439#" "reg_7/reg_one_5/a_4_n13#" 26.037
cap "a_2406_1522#" "reg_7/reg_one_5/a_21_n13#" 3.96
cap "m1_1843_1439#" "reg_7/reg_one_5/a_54_5#" 2.948
cap "reg_7/reg_one_5/r0" "m1_1843_1439#" 24.728
cap "reg_7/reg_one_5/port1" "a_2406_1522#" 5.5
cap "reg_7/reg_one_5/r1" "a_2406_1522#" 64.504
cap "reg_7/port20" "a_2406_1522#" 5.621
cap "reg_7/reg_one_5/r0" "mux_8bit_2/mux_one_2/GND!" 165.587
cap "mux_8bit_2/mux_one_2/2mux_nr_0/a_n17_n11#" "mux_8bit_2/mux_one_2/GND!" 3.55271e-15
cap "m1_1843_1439#" "mux_8bit_2/mux_one_2/GND!" 74.782
cap "a_2406_1522#" "reg_7/reg_one_5/a_4_n13#" 93.704
cap "m1_1843_1439#" "reg_7/reg_one_5/Vdd!" 172.472
cap "reg_7/reg_one_5/r0" "mux_8bit_2/mux_one_2/2mux_nr_0/out" 37.21
subcap "a_2406_1522#" -608.337
cap "addsub_2/xor_2/a_61_n31#" "addsub_2/a2" 2.424
cap "addsub_2/xor_2/b" "addsub_2/a2" 115.766
cap "addsub_2/b2" "addsub_2/a2" 38.809
cap "addsub_2/addsub_one_2/Vdd!" "m1_1843_1439#" 29.836
cap "reg_7/reg_one_5/w" "addsub_2/a2" 125.763
cap "addsub_2/b2" "addsub_2/xor_2/a_61_n31#" -9.50351e-14
cap "reg_7/reg_one_5/GND!" "m1_1843_1439#" -8.24
cap "reg_7/reg_one_5/Vdd!" "reg_7/reg_one_5/GND!" -7.10543e-15
cap "addsub_2/a2" "addsub_2/addsub_one_2/b" 36.877
cap "addsub_2/xor_2/a_89_n31#" "addsub_2/a2" 2.424
cap "addsub_2/xor_2/b" "m1_1843_1439#" 11.825
cap "reg_7/reg_one_5/GND!" "addsub_2/a2" -3.048
cap "addsub_2/b2" "m1_1843_1439#" 30.233
cap "reg_7/reg_one_5/Vdd!" "m1_1843_1439#" -2.417
cap "addsub_2/xor_2/a_61_n1#" "addsub_2/a2" 174.249
cap "reg_7/reg_one_5/w" "m1_1843_1439#" 58.7
cap "addsub_2/addsub_one_2/Vdd!" "addsub_2/a2" 127.516
cap "reg_7/reg_one_5/GND!" "addsub_2/a2" 92.836
subcap "a_2516_1449#" -30.357
cap "addsub_2/GND!" "m1_1843_1439#" 9.35
cap "addsub_2/addsub_one_2/GND!" "m1_1843_1439#" 18.16
cap "latch_6/latch_one_2/Vdd!" "latch_6/in2" -12.402
cap "addsub_2/addsub_one_2/a_35_n41#" "m1_1843_1439#" 19.78
cap "addsub_2/GND!" "latch_6/in2" 76.9567
cap "m1_1843_1439#" "addsub_2/addsub_one_2/GND!" 23.745
cap "m1_1843_1439#" "addsub_2/addsub_one_2/a_78_n41#" 54.237
cap "m1_1843_1439#" "latch_6/in2" 101.742
cap "addsub_2/addsub_one_2/b" "addsub_2/addsub_one_2/GND!" -2.27374e-13
cap "latch_6/latch_one_2/a_n5_n54#" "latch_6/in2" 19.2392
cap "addsub_2/addsub_one_2/a_35_n41#" "addsub_2/addsub_one_2/GND!" -1.13687e-13
cap "m1_1843_1439#" "addsub_2/addsub_one_2/Vdd!" 27.812
subcap "a_2516_1449#" -104.401
cap "m1_1843_1439#" "latch_6/latch_one_2/c" 58.7
cap "latch_6/latch_one_2/a_12_n54#" "m1_1843_1439#" 4.948
cap "staticizer_3/staticizer_one_2/GND!" "staticizer_3/in2" 10.156
cap "staticizer_3/staticizer_one_2/a_60_n45#" "staticizer_3/in2" 150.065
cap "latch_6/in2" "m1_1843_1439#" 4.948
cap "staticizer_3/in2" "staticizer_3/staticizer_one_2/Vdd!" 105.908
cap "latch_6/in2" "latch_6/latch_one_2/a_n5_n54#" 57.7175
cap "latch_6/latch_one_2/a_n5_n54#" "m1_1843_1439#" 12.755
cap "staticizer_3/in2" "latch_6/latch_one_2/c" 9.252
cap "addsub_2/GND!" "latch_6/in2" 19.2392
cap "staticizer_3/in2" "m1_1843_1439#" 12.904
cap "staticizer_3/staticizer_one_2/GND!" "staticizer_3/staticizer_one_2/Vdd!" -4.54747e-13
cap "staticizer_3/staticizer_one_2/a_77_n45#" "m1_1843_1439#" 3.355
cap "m1_1843_1439#" "latch_6/latch_one_2/a_30_n35#" 4.828
cap "staticizer_3/staticizer_one_2/c" "m1_1843_1439#" 60.064
cap "staticizer_3/staticizer_one_2/GND!" "m1_1843_1439#" 117.4
cap "latch_6/latch_one_2/c" "staticizer_3/staticizer_one_2/Vdd!" 1070.42
cap "latch_6/latch_one_2/a_12_n54#" "staticizer_3/staticizer_one_2/Vdd!" 1.13687e-13
cap "staticizer_3/staticizer_one_2/a_60_n45#" "m1_1843_1439#" 12.285
cap "latch_6/in2" "staticizer_3/staticizer_one_2/Vdd!" 19.399
cap "m1_1843_1439#" "staticizer_3/staticizer_one_2/Vdd!" 224.207
subcap "a_2699_1452#" -77.552
cap "staticizer_3/staticizer_one_2/out" "staticizer_3/staticizer_one_2/a_95_n27#" 2.948
cap "staticizer_3/staticizer_one_2/out" "staticizer_3/staticizer_one_2/Vdd!" 16.519
cap "staticizer_3/staticizer_one_2/out" "staticizer_3/staticizer_one_2/a_77_n45#" 4.948
cap "latch_7/latch_one_2/a_12_n54#" "latch_7/latch_one_2/Vdd!" 1.13687e-13
cap "latch_7/latch_one_2/GND!" "latch_7/out2" 10.156
cap "staticizer_3/staticizer_one_2/Vdd!" "staticizer_3/staticizer_one_2/a_77_n45#" 2.84217e-14
cap "latch_7/out2" "latch_7/latch_one_2/c" 9.252
cap "latch_7/latch_one_2/GND!" "latch_7/in2" 6.956
cap "latch_7/latch_one_2/GND!" "latch_7/latch_one_2/Vdd!" -0.738
cap "staticizer_4/staticizer_one_2/a_60_n45#" "latch_7/out2" 150.065
cap "latch_7/out2" "latch_7/latch_one_2/Vdd!" 105.908
cap "latch_7/latch_one_2/Vdd!" "latch_7/latch_one_2/c" 1070.42
cap "latch_7/in2" "latch_7/latch_one_2/Vdd!" 188.427
cap "latch_7/in2" "latch_7/latch_one_2/a_n5_n54#" 57.7175
cap "latch_7/in2" "staticizer_3/staticizer_one_2/GND!" 11.719
cap "latch_7/latch_one_2/Vdd!" "latch_7/latch_one_2/a_n5_n54#" -1.13687e-13
cap "staticizer_3/staticizer_one_2/out" "latch_7/in2" 57.7175
cap "staticizer_3/staticizer_one_2/a_60_n45#" "staticizer_3/staticizer_one_2/out" -5.616
cap "latch_7/in2" "staticizer_3/staticizer_one_2/Vdd!" 11.463
subcap "a_2764_1447#" -897.005
subcap "a_2823_1452#" -286.008
cap "latch_8/in2" "latch_8/latch_one_2/GND!" 6.956
cap "staticizer_4/staticizer_one_2/GND!" "staticizer_4/staticizer_one_2/c" 2.84217e-14
cap "latch_8/in2" "staticizer_4/staticizer_one_2/out" 57.7175
cap "staticizer_4/staticizer_one_2/a_60_n45#" "staticizer_4/staticizer_one_2/GND!" 2.84217e-14
cap "staticizer_4/staticizer_one_2/Vdd!" "staticizer_4/staticizer_one_2/out" -2.84217e-14
cap "latch_8/in2" "latch_8/latch_one_2/Vdd!" 188.427
cap "staticizer_4/staticizer_one_2/Vdd!" "latch_8/in2" 11.463
cap "latch_8/latch_one_2/Vdd!" "latch_8/latch_one_2/a_12_n54#" 1.13687e-13
cap "latch_8/out2" "latch_8/latch_one_2/c" -0.42
cap "latch_8/out2" "latch_8/latch_one_2/Vdd!" -1.162
cap "latch_8/in2" "latch_8/latch_one_2/a_n5_n54#" 57.7175
cap "latch_8/latch_one_2/Vdd!" "latch_8/latch_one_2/a_n5_n54#" -1.13687e-13
cap "staticizer_4/staticizer_one_2/GND!" "latch_8/in2" 11.719
subcap "a_2823_1452#" -51.524
cap "staticizer_5/staticizer_one_2/a_60_n45#" "latch_8/latch_one_2/GND!" -7.10543e-15
cap "latch_8/latch_one_2/c" "latch_8/latch_one_2/Vdd!" 1070.42
cap "staticizer_5/staticizer_one_2/a_60_n45#" "latch_8/latch_one_2/Vdd!" -1.42109e-14
cap "latch_8/out2" "latch_8/latch_one_2/c" 9.252
cap "latch_8/out2" "staticizer_5/staticizer_one_2/a_60_n45#" 150.065
cap "latch_8/out2" "latch_8/latch_one_2/GND!" 10.156
cap "latch_8/out2" "latch_8/latch_one_2/Vdd!" 105.908
subcap "a_n24_1624#" -100.028
cap "latch_4/out1" "staticizer_1/staticizer_one_1/a_60_n45#" 57.7175
cap "latch_4/out1" "staticizer_1/staticizer_one_1/GND!" 18.828
cap "latch_4/latch_one_1/c" "staticizer_1/Vdd!" 1073
cap "staticizer_1/staticizer_one_1/Vdd!" "staticizer_1/staticizer_one_1/a_60_n45#" 5.68434e-14
cap "latch_4/out1" "staticizer_1/staticizer_one_1/Vdd!" 31.834
cap "staticizer_1/staticizer_one_1/GND!" "staticizer_1/Vdd!" 1.13687e-13
cap "latch_4/latch_one_1/c" "latch_4/out1" 0.492
cap "staticizer_1/staticizer_one_1/Vdd!" "staticizer_1/staticizer_one_1/out" -7.10543e-15
cap "latch_4/latch_one_1/c" "staticizer_1/staticizer_one_1/GND!" 18.4696
subcap "a_109_1624#" -116.828
subcap "data_in1" -75.185
subcap "rx1" -1819.82
cap "staticizer_0/Vdd!" "latch_0/latch_one_1/c" 1073
cap "latch_0/out1" "latch_0/latch_one_1/c" 0.492
cap "latch_4/Vdd!" "latch_4/in1" 469.438
cap "latch_0/latch_one_1/GND!" "staticizer_0/Vdd!" -0.246
cap "latch_4/in1" "latch_0/latch_one_1/c" 58.7
cap "latch_0/out1" "latch_0/latch_one_1/GND!" 18.828
cap "latch_0/latch_one_1/a_n5_n54#" "latch_0/in1" 19.7889
cap "latch_0/latch_one_1/GND!" "latch_4/in1" 59.993
cap "staticizer_0/staticizer_one_1/Vdd!" "staticizer_0/Vdd!" -0.246
cap "latch_0/Vdd!" "latch_4/in1" 58.7
cap "latch_0/out1" "staticizer_0/staticizer_one_1/Vdd!" 31.834
cap "staticizer_0/staticizer_one_1/Vdd!" "staticizer_0/staticizer_one_1/a_60_n45#" -4.648
cap "latch_0/out1" "staticizer_0/staticizer_one_1/a_60_n45#" 57.7175
cap "latch_4/latch_one_1/a_n5_n54#" "latch_4/in1" 56.1817
cap "staticizer_0/Vdd!" "latch_4/in1" 37.42
cap "latch_0/latch_one_1/a_n5_n54#" "latch_0/latch_one_1/GND!" 5.68434e-14
cap "latch_0/latch_one_1/GND!" "latch_0/latch_one_1/c" 18.4696
cap "m1_160_1649#" "shift_0/shift_one_1/ad" 58.7
cap "m1_160_1649#" "shift_0/a1" 58.7
cap "staticizer_0/Vdd!" "shift_0/a1" -12.11
cap "m1_160_1649#" "shift_0/shift_one_1/Vdd!" 8.24
cap "staticizer_0/staticizer_one_1/a_60_n45#" "staticizer_0/Vdd!" -0.42
cap "staticizer_0/staticizer_one_1/a_60_n45#" "staticizer_0/staticizer_one_1/Vdd!" -2.324
cap "m1_160_1649#" "staticizer_0/staticizer_one_1/Vdd!" 6.641
cap "staticizer_0/staticizer_one_1/a_60_n45#" "latch_0/out1" 31.249
cap "staticizer_0/staticizer_one_1/Vdd!" "staticizer_0/Vdd!" -0.984
cap "shift_0/a1" "staticizer_0/staticizer_one_1/GND!" 73.425
cap "latch_0/out1" "staticizer_0/Vdd!" 1.722
cap "m1_160_1649#" "staticizer_0/staticizer_one_1/out" 15.075
cap "staticizer_0/staticizer_one_1/Vdd!" "staticizer_0/staticizer_one_1/a_77_n45#" -7.10543e-15
cap "m1_160_1649#" "staticizer_0/staticizer_one_1/GND!" 6.22
cap "shift_0/shift_one_1/ad" "shift_0/a1" 125.762
cap "shift_0/a1" "staticizer_0/staticizer_one_1/c" 76.935
cap "latch_0/out1" "staticizer_0/staticizer_one_1/Vdd!" 16.212
cap "staticizer_0/Vdd!" "staticizer_0/staticizer_one_1/GND!" -0.984
cap "m1_160_1649#" "shift_0/u" 58.7
cap "m1_160_1649#" "shift_0/shift_one_1/Vdd!" 91.858
cap "shift_0/u" "rx1" 58.7
cap "m1_160_1649#" "shift_0/shift_one_1/inv_2/out" 25.522
cap "shift_0/shift_one_1/inv_2/in" "rx1" 14.74
cap "m1_160_1649#" "shift_0/shift_one_1/m1_n60_n65#" 11.825
cap "shift_0/shift_one_1/Vdd!" "rx1" 7.239
cap "m1_160_1649#" "shift_0/shift_one_1/inv_3/GND!" 21.418
cap "m1_160_1649#" "shift_0/Vdd!" 58.7
cap "shift_0/GND!" "m1_160_1649#" 58.7
cap "rx1" "shift_0/shift_one_1/inv_3/GND!" 11.43
cap "shift_0/Vdd!" "rx1" 58.7
cap "shift_0/GND!" "rx1" 58.7
cap "shift_0/o1" "m1_160_1649#" 2.184
cap "shift_0/shift_one_1/inv_3/Vdd!" "shift_0/o1" 1.162
cap "shift_0/shift_one_1/inv_3/GND!" "rx1" 6.096
cap "shift_0/shift_one_1/inv_3/Vdd!" "m1_160_1649#" 72.651
cap "latch_3/latch_one_1/a_n5_n54#" "shift_0/o1" 57.7175
cap "latch_3/latch_one_1/a_n5_n54#" "m1_160_1649#" 30.853
cap "shift_0/shift_one_2/s" "m1_160_1649#" 58.7
cap "rx1" "latch_3/Vdd!" 58.7
cap "latch_3/latch_one_1/c" "rx1" 3.12
cap "shift_0/o1" "shift_0/shift_one_1/inv_3/in" 57.7175
cap "m1_160_1649#" "shift_0/shift_one_1/inv_3/in" 8.599
cap "m1_160_1649#" "shift_0/shift_one_1/inv_3/GND!" 3.152
cap "m1_160_1649#" "latch_3/Vdd!" 58.7
cap "latch_3/latch_one_1/GND!" "rx1" 107.383
cap "m1_160_1649#" "latch_3/latch_one_1/c" 1.248
cap "m1_160_1649#" "latch_3/latch_one_1/a_12_n54#" 4.95
cap "latch_3/latch_one_1/GND!" "shift_0/o1" 30.043
cap "latch_3/latch_one_1/GND!" "m1_160_1649#" 66.689
cap "latch_3/latch_one_1/Vdd!" "m1_160_1649#" 6.015
cap "latch_3/latch_one_1/Vdd!" "shift_0/o1" 9.594
cap "shift_0/o1" "rx1" 20.945
cap "shift_0/shift_one_1/inv_3/Vdd!" "rx1" 7.239
cap "latch_3/latch_one_1/Vdd!" "latch_3/latch_one_1/a_n5_n54#" 2.84217e-14
cap "shift_0/shift_one_2/s" "rx1" 58.7
cap "fblock_0/fblock_one_1/2mux_nr_2/in1" "latch_3/out1" 9.35
cap "latch_3/out1" "fblock_0/fblock_one_1/2mux_nr_2/GND!" 38.323
cap "latch_3/latch_one_1/c" "fblock_0/a1" 78.258
cap "latch_3/out1" "fblock_0/a1" 4.948
cap "fblock_0/fblock_one_1/f" "fblock_0/a1" 37.08
cap "fblock_0/fblock_one_1/2mux_nr_2/s" "fblock_0/a1" 1.11
cap "latch_3/latch_one_1/c" "latch_3/latch_one_1/GND!" 2.84217e-14
cap "latch_3/out1" "fblock_0/g3" 58.7
cap "fblock_0/fblock_one_1/2mux_nr_2/in0" "fblock_0/a1" 9.912
cap "latch_3/out1" "fblock_0/fblock_one_1/2mux_nr_2/out" 19.302
cap "fblock_0/fblock_one_1/2mux_nr_2/Vdd!" "fblock_0/a1" 6.216
cap "latch_3/out1" "latch_3/latch_one_1/GND!" 1.209
cap "fblock_0/g2" "latch_3/out1" 58.7
cap "fblock_0/GND!" "fblock_0/a1" 44.76
cap "fblock_0/fblock_one_1/2mux_nr_2/a_n17_n11#" "latch_3/out1" 14.683
cap "latch_3/latch_one_1/a_12_n54#" "latch_3/latch_one_1/Vdd!" -3.55271e-15
cap "latch_3/latch_one_1/c" "latch_3/out1" 140.424
cap "latch_3/out1" "fblock_0/fblock_one_1/2mux_nr_2/in0" 7.975
cap "fblock_0/fblock_one_1/2mux_nr_2/in1" "fblock_0/a1" 10.638
cap "fblock_0/fblock_one_1/2mux_nr_2/GND!" "fblock_0/a1" 52.3709
cap "fblock_0/g3" "fblock_0/a1" 528.858
cap "latch_3/latch_one_1/GND!" "fblock_0/a1" 0.083
cap "fblock_0/fblock_one_1/2mux_nr_2/out" "fblock_0/a1" 17.232
cap "fblock_0/fblock_one_1/2mux_nr_2/Vdd!" "fblock_0/a1" 35.38
cap "fblock_0/GND!" "latch_3/out1" 58.7
cap "latch_3/out1" "latch_3/latch_one_1/Vdd!" 0.959
cap "fblock_0/g2" "fblock_0/a1" 44.76
cap "fblock_0/fblock_one_1/2mux_nr_2/a_n17_n11#" "fblock_0/a1" 14.484
subcap "a_580_1619#" -8.954
cap "rx1" "fblock_0/fblock_one_2/inv_4/Vdd!" 44.76
cap "rx1" "fblock_0/fblock_one_1/inv_0/in" 3.468
cap "m1_160_1649#" "fblock_0/fblock_one_2/inv_4/Vdd!" 58.7
cap "m1_160_1649#" "fblock_0/fblock_one_1/inv_0/in" 4.123
cap "rx1" "latch_1/latch_one_1/a_12_n54#" 4.761
cap "m1_160_1649#" "latch_1/latch_one_1/a_12_n54#" 9.731
cap "rx1" "latch_1/latch_one_1/GND!" 44.76
cap "latch_1/latch_one_1/GND!" "m1_160_1649#" 69.742
cap "latch_1/latch_one_1/a_n5_n54#" "fblock_0/f1" 57.7175
cap "fblock_0/fblock_one_1/inv_0/GND!" "m1_160_1649#" 20.977
cap "rx1" "latch_1/latch_one_1/c" 0.624
cap "rx1" "latch_1/latch_one_1/Vdd!" 46.561
cap "latch_1/latch_one_1/c" "m1_160_1649#" 4.324
cap "rx1" "latch_1/latch_one_1/a_n5_n54#" 9.072
cap "fblock_0/fblock_one_1/inv_0/GND!" "fblock_0/fblock_one_1/inv_0/in" 5.68434e-14
cap "rx1" "fblock_0/fblock_one_2/g1" 44.76
cap "latch_1/latch_one_1/a_n5_n54#" "m1_160_1649#" 43.4
cap "m1_160_1649#" "fblock_0/fblock_one_2/g1" 58.7
cap "rx1" "fblock_0/f1" 17.535
cap "rx1" "fblock_0/fblock_one_1/f" 75.577
cap "fblock_0/f1" "m1_160_1649#" 18.093
cap "latch_1/latch_one_1/Vdd!" "fblock_0/f1" 6.108
cap "rx1" "latch_1/Vdd!" 44.76
cap "latch_1/Vdd!" "m1_160_1649#" 58.7
cap "fblock_0/f1" "fblock_0/fblock_one_2/inv_4/Vdd!" 12.684
cap "fblock_0/fblock_one_1/f" "fblock_0/fblock_one_1/inv_0/in" 2.84217e-14
cap "rx1" "latch_1/latch_one_1/Vdd!" 15.309
cap "latch_1/Vdd!" "fblock_0/fblock_one_2/inv_4/Vdd!" 1341.25
cap "rx1" "fblock_0/fblock_one_2/g0" 44.76
cap "fblock_0/fblock_one_2/g0" "m1_160_1649#" 58.7
cap "latch_1/latch_one_1/GND!" "fblock_0/f1" 12.326
subcap "a_678_1628#" -2523.38
cap "addsub_0/b1" "addsub_0/xor_1/GND!" 0.872
cap "addsub_0/b1" "addsub_0/xor_1/GND!" 93.4474
cap "latch_1/out1" "latch_1/latch_one_1/c" 144.632
cap "addsub_0/b1" "rx1" 1.908
cap "latch_1/out1" "latch_1/latch_one_1/GND!" 3.821
cap "latch_1/out1" "latch_1/latch_one_1/a_n5_n54#" 15.975
cap "latch_1/latch_one_1/a_12_n54#" "rx1" 3.468
cap "latch_1/out1" "addsub_0/xor_1/GND!" 11.825
cap "latch_1/latch_one_1/a_30_n35#" "rx1" 4.116
cap "latch_1/out1" "rx1" 9.798
cap "rx1" "addsub_0/xor_1/GND!" 14.485
cap "rx1" "latch_1/latch_one_1/c" 44.76
cap "latch_1/out1" "addsub_0/sub" 11.825
cap "rx1" "latch_1/latch_one_1/a_n5_n54#" 3.468
cap "latch_1/out1" "latch_1/latch_one_1/Vdd!" 1.221
cap "addsub_0/xor_1/GND!" "rx1" 9.075
cap "latch_1/out1" "latch_1/latch_one_1/a_30_n54#" 1.524
cap "rx1" "addsub_0/xor_1/Vdd!" 6.896
cap "latch_1/latch_one_1/Vdd!" "rx1" -5.959
cap "rx1" "addsub_0/sub" 9.075
cap "latch_1/latch_one_1/Vdd!" "rx1" 6.396
cap "latch_1/latch_one_1/GND!" "latch_1/out1" 2.361
cap "addsub_0/addsub_one_1/Vdd!" "rx1" 0.841
cap "m1_160_1649#" "addsub_0/addsub_one_1/a_35_n41#" 69.173
cap "m1_160_1649#" "addsub_0/addsub_one_1/Vdd!" 38.922
cap "addsub_0/addsub_one_1/Vdd!" "a_678_1628#" 16.992
cap "m1_160_1649#" "addsub_0/addsub_one_2/GND!" 18.211
cap "a_678_1628#" "addsub_0/addsub_one_2/GND!" 28.748
cap "addsub_0/addsub_one_1/cout" "a_678_1628#" 13.278
cap "addsub_0/addsub_one_1/GND!" "m1_160_1649#" 6.918
cap "m1_160_1649#" "addsub_0/addsub_one_2/Vdd!" 11.825
cap "a_678_1628#" "addsub_0/addsub_one_2/Vdd!" 11.825
subcap "a_841_1625#" -51.694
cap "addsub_0/s1" "latch_2/latch_one_1/a_n5_n54#" 57.7175
cap "latch_2/latch_one_1/c" "a_678_1628#" 81.378
cap "addsub_0/addsub_one_2/cin" "a_678_1628#" 1.486
cap "latch_2/out1" "latch_2/latch_one_1/c" 244.207
cap "addsub_0/addsub_one_2/GND!" "addsub_0/s1" 76.9567
cap "latch_2/out1" "latch_2/latch_one_1/a_12_n54#" 12.473
cap "latch_2/out1" "latch_2/latch_one_1/Vdd!" 1.221
cap "latch_2/out1" "latch_2/latch_one_1/a_n5_n54#" 12.196
cap "latch_2/latch_one_1/GND!" "a_678_1628#" 110.895
cap "latch_2/out1" "addsub_0/s1" 4.948
cap "latch_2/out1" "latch_2/latch_one_1/GND!" 90.233
cap "latch_2/Vdd!" "a_678_1628#" 58.7
cap "latch_2/out1" "addsub_0/addsub_one_2/GND!" 19.247
cap "addsub_0/addsub_one_2/GND!" "a_678_1628#" 20.633
cap "latch_2/out1" "latch_2/Vdd!" 58.7
cap "latch_2/out1" "addsub_0/addsub_one_1/a_35_n41#" -1.814
cap "latch_2/out1" "addsub_0/addsub_one_1/GND!" 3.399
cap "reg_0/reg_one_6/r0" "a_678_1628#" 17.308
cap "latch_2/out1" "reg_0/reg_one_6/r0" 63.6875
cap "addsub_0/s1" "latch_2/latch_one_1/Vdd!" 19.399
cap "latch_2/out1" "latch_2/latch_one_1/a_30_n54#" 2.592
cap "reg_0/port11" "reg_0/reg_one_6/Vdd!" 58.7
cap "reg_0/w" "reg_0/reg_one_6/GND!" -1.42109e-14
cap "reg_0/w" "reg_0/port11" 127.744
cap "reg_0/port11" "reg_0/reg_one_6/GND!" 114.209
cap "reg_0/w" "reg_0/port10" 214.6
cap "reg_0/port11" "reg_0/reg_one_6/r1" 58.7
cap "reg_0/port10" "reg_0/reg_one_6/GND!" 101.9
cap "reg_0/reg_one_6/r0" "reg_0/port11" 23.228
cap "reg_1/port11" "reg_1/w" 127.744
cap "reg_1/port10" "reg_1/reg_one_6/Vdd!" 75.004
cap "reg_1/port10" "reg_1/reg_one_6/a_21_n13#" 2.238
cap "reg_1/reg_one_6/r1" "reg_1/port10" 60.064
cap "reg_1/reg_one_6/a_4_n13#" "reg_1/port10" 118.494
cap "reg_1/port11" "reg_1/reg_one_6/Vdd!" 58.7
cap "reg_1/reg_one_6/r1" "reg_1/port11" 58.7
cap "reg_1/port10" "reg_1/reg_one_6/tmp" 7.096
cap "reg_1/port10" "reg_1/reg_one_6/GND!" 171.438
cap "reg_1/reg_one_6/r0" "reg_1/port10" 21.144
cap "reg_1/w" "reg_1/reg_one_6/GND!" -1.42109e-14
cap "reg_1/port11" "reg_1/reg_one_6/GND!" 114.209
cap "reg_1/reg_one_6/r0" "reg_1/port11" 47.952
cap "reg_1/port10" "reg_1/w" 125.762
cap "reg_1/port10" "reg_1/port11" 3.85
cap "reg_1/port10" "reg_2/reg_one_6/GND!" 120.488
cap "reg_1/port10" "reg_2/reg_one_6/Vdd!" 16.304
cap "reg_2/Vdd!" "reg_2/port11" 58.7
cap "reg_1/port10" "reg_2/reg_one_6/r1" 1.364
cap "reg_1/port10" "reg_2/reg_one_6/r0" 21.144
cap "reg_1/port10" "reg_2/reg_one_6/a_4_n13#" 118.494
cap "reg_2/Vdd!" "reg_1/port10" 58.7
cap "reg_2/r1" "reg_2/port11" 58.7
cap "reg_2/reg_one_6/Vdd!" "reg_2/r1" 1.77636e-15
cap "reg_2/w" "reg_2/port11" 94.2122
cap "reg_2/w" "reg_2/reg_one_6/GND!" -1.42109e-14
cap "reg_1/port10" "reg_2/r1" 58.7
cap "reg_1/port10" "reg_2/w" 92.2312
cap "reg_1/port10" "reg_2/reg_one_6/a_21_n13#" 0.99
cap "reg_1/port10" "reg_2/reg_one_6/tmp" 7.096
cap "reg_1/port10" "reg_2/reg_one_6/a_21_n13#" 1.248
cap "reg_2/reg_one_6/GND!" "reg_2/port11" 114.209
cap "reg_1/port10" "reg_2/port11" 3.85
cap "reg_2/reg_one_6/r0" "reg_2/port11" 47.952
cap "reg_2/port10" "reg_3/reg_one_6/r1" 1.364
cap "reg_2/w" "reg_2/port11" 33.5312
cap "reg_3/port11" "reg_2/port11" 73.199
cap "reg_2/port10" "reg_3/port11" 3.85
cap "reg_2/port10" "reg_2/w" 33.5312
cap "reg_3/reg_one_6/Vdd!" "reg_3/r1" 1.77636e-15
cap "reg_2/reg_one_6/GND!" "reg_2/port10" 50.95
cap "reg_3/Vdd!" "reg_2/port11" 58.7
cap "reg_3/Vdd!" "reg_2/port10" 58.7
cap "reg_3/reg_one_6/a_21_n13#" "reg_2/port10" 0.99
cap "reg_3/r1" "reg_2/port11" 58.7
cap "reg_2/port10" "reg_3/r1" 58.7
cap "reg_3/reg_one_6/GND!" "reg_2/port11" 111.819
cap "reg_3/reg_one_6/GND!" "reg_3/port11" 1.628
cap "reg_3/reg_one_6/GND!" "reg_2/port10" 66.192
cap "reg_2/port10" "reg_3/reg_one_6/a_4_n13#" 118.494
cap "reg_3/port10" "reg_2/port10" 7.59
cap "reg_3/reg_one_6/r0" "reg_2/port11" 47.952
cap "reg_3/reg_one_6/r0" "reg_2/port10" 21.144
cap "reg_3/w" "reg_3/port11" 5.072
cap "reg_3/reg_one_6/Vdd!" "reg_2/port10" 15.773
cap "reg_2/port10" "reg_3/reg_one_6/tmp" 7.096
cap "reg_3/reg_one_6/a_21_n13#" "reg_2/port10" 1.248
subcap "m1_1343_1615#" -541.702
cap "mux_8bit_0/mux_one_1/inv2_1/in" "mux_8bit_0/in0_1" 19.462
cap "mux_8bit_0/in0_1" "mux_8bit_0/Vdd!" 58.7
cap "reg_3/port11" "mux_8bit_0/mux_one_1/inv2_1/GND!" 63.013
cap "mux_8bit_0/out1" "mux_8bit_0/in0_1" 30.603
cap "mux_8bit_0/mux_one_1/inv2_2/out" "mux_8bit_0/in0_1" 29.025
cap "reg_3/port11" "mux_8bit_0/Vdd!" 58.7
cap "mux_8bit_0/mux_one_1/inv2_1/Vdd!" "mux_8bit_0/in0_1" 20.196
cap "reg_3/reg_one_6/GND!" "reg_3/port10" -3.379
cap "reg_3/reg_one_6/Vdd!" "reg_3/port10" -2.898
cap "reg_3/reg_one_6/GND!" "reg_3/port10" 93.66
cap "reg_3/reg_one_6/GND!" "reg_3/port11" -1.039
cap "mux_8bit_0/in0_1" "mux_8bit_0/mux_one_2/2mux_nr_0/s" 58.7
cap "reg_3/port11" "mux_8bit_0/mux_one_2/2mux_nr_0/s" 58.7
cap "reg_3/port10" "reg_3/w" 125.762
cap "reg_3/port11" "reg_3/w" 127.744
cap "mux_8bit_0/mux_one_1/inv2_1/GND!" "mux_8bit_0/in0_1" 12.279
cap "reg_4/w" "reg_4/reg_one_6/GND!" -5.072
cap "reg_4/reg_one_6/r1" "m1_1343_1615#" 59.948
cap "reg_4/reg_one_6/Vdd!" "a_678_1628#" 58.7
cap "mux_8bit_0/mux_one_1/inv2_1/GND!" "a_678_1628#" -6.916
cap "reg_4/reg_one_6/tmp" "m1_1343_1615#" 2.496
cap "a_678_1628#" "mux_8bit_0/mux_one_2/2mux_nr_0/GND!" 58.7
cap "m1_1343_1615#" "reg_4/reg_one_6/r0" 21.028
cap "reg_4/reg_one_6/Vdd!" "reg_4/reg_one_6/r0" 7.10543e-15
cap "reg_4/reg_one_6/GND!" "a_678_1628#" 111.819
cap "m1_1343_1615#" "mux_8bit_0/mux_one_1/inv2_1/in" -1.132
cap "reg_4/port11" "m1_1343_1615#" 4.95
cap "reg_4/port10" "m1_1343_1615#" 8.162
cap "reg_4/reg_one_6/GND!" "reg_4/reg_one_6/r0" 1.13687e-13
cap "reg_4/reg_one_6/a_4_n13#" "m1_1343_1615#" 47.175
cap "reg_4/reg_one_6/GND!" "reg_4/port11" 1.628
cap "reg_4/w" "reg_4/port11" 5.072
cap "reg_4/reg_one_6/r1" "a_678_1628#" 58.7
cap "m1_1343_1615#" "mux_8bit_0/mux_one_1/inv2_1/GND!" 6.72
cap "reg_4/reg_one_6/Vdd!" "m1_1343_1615#" 75.802
cap "m1_1343_1615#" "mux_8bit_0/mux_one_2/2mux_nr_0/GND!" 58.7
cap "a_678_1628#" "reg_4/reg_one_6/r0" 47.952
cap "reg_4/reg_one_6/GND!" "m1_1343_1615#" 76.35
cap "reg_4/port11" "a_678_1628#" 73.199
cap "m1_1343_1615#" "addsub_1/sub" 7.975
cap "m1_1343_1615#" "addsub_1/Vdd!" 11.825
cap "m1_1343_1615#" "reg_4/port10" -7.348
cap "addsub_1/addsub_one_1/Vdd!" "reg_4/port10" 0.872
cap "reg_4/w" "m1_1343_1615#" 58.7
cap "reg_4/reg_one_6/GND!" "m1_1343_1615#" -8.24
cap "reg_4/port10" "addsub_1/b1" 36.385
cap "reg_4/port11" "addsub_1/b1" 11.825
cap "addsub_1/xor_1/GND!" "addsub_1/b1" -1.77636e-15
cap "reg_4/reg_one_6/Vdd!" "m1_1343_1615#" -2.948
cap "reg_4/reg_one_6/GND!" "reg_4/port11" -1.039
cap "addsub_1/sub" "reg_4/port10" 94.1025
cap "m1_1343_1615#" "addsub_1/b1" 7.975
cap "reg_4/port11" "addsub_1/sub" 11.825
cap "reg_4/port11" "addsub_1/Vdd!" 11.825
cap "reg_4/reg_one_6/GND!" "m1_1343_1615#" -3.379
cap "reg_4/w" "reg_4/port11" 127.744
cap "reg_4/reg_one_6/GND!" "reg_4/port10" 63.6875
subcap "a_1716_1625#" -30.357
cap "addsub_1/addsub_one_2/b" "a_2510_1893#" 4.204
cap "addsub_1/addsub_one_1/a_78_n41#" "a_2510_1893#" 3.332
cap "addsub_1/s1" "latch_5/latch_one_1/a_n5_n54#" 19.2392
cap "addsub_1/addsub_one_1/a_35_n41#" "a_2510_1893#" 4.204
cap "addsub_1/addsub_one_2/Vdd!" "a_678_1628#" -4.455
cap "addsub_1/addsub_one_2/GND!" "addsub_1/addsub_one_1/a_35_n41#" 5.68434e-14
cap "addsub_1/addsub_one_2/a" "a_2510_1893#" 8.408
cap "addsub_1/addsub_one_2/GND!" "a_678_1628#" 48.25
cap "addsub_1/addsub_one_2/a_35_n41#" "a_2510_1893#" 10.65
cap "addsub_1/addsub_one_2/a_11_n41#" "a_2510_1893#" 21.93
cap "addsub_1/addsub_one_1/Vdd!" "m1_1343_1615#" 37.175
cap "addsub_1/addsub_one_2/a_29_n41#" "a_2510_1893#" 2.1
cap "addsub_1/addsub_one_2/cin" "a_2510_1893#" 18.533
cap "addsub_1/s1" "latch_5/latch_one_1/Vdd!" -12.402
cap "addsub_1/addsub_one_2/Vdd!" "m1_1343_1615#" -4.455
cap "addsub_1/s1" "a_2510_1893#" 41.11
cap "addsub_1/addsub_one_2/GND!" "m1_1343_1615#" 55.484
cap "addsub_1/addsub_one_2/GND!" "addsub_1/s1" 76.9567
cap "addsub_1/addsub_one_1/GND!" "m1_1343_1615#" 10.505
cap "addsub_1/addsub_one_2/GND!" "a_2510_1893#" 56.78
cap "addsub_1/addsub_one_2/cin" "a_678_1628#" 18.24
cap "addsub_1/addsub_one_1/Vdd!" "a_678_1628#" 13.563
cap "addsub_1/addsub_one_1/GND!" "a_2510_1893#" 10.65
cap "m1_1343_1615#" "addsub_1/addsub_one_1/a_35_n41#" 24.622
subcap "a_1776_1628#" -139.302
subcap "a_1716_1625#" -113.013
cap "m1_1343_1615#" "latch_5/latch_one_1/a_12_n54#" 9.731
cap "staticizer_2/Vdd!" "m1_1343_1615#" 58.7
cap "staticizer_2/staticizer_one_1/GND!" "latch_5/latch_one_1/c" 13.8522
cap "staticizer_2/staticizer_one_1/c" "m1_1343_1615#" 63.648
cap "latch_5/latch_one_1/Vdd!" "addsub_1/s1" 19.399
cap "a_678_1628#" "staticizer_2/staticizer_one_1/GND!" 181.284
cap "latch_5/latch_one_1/c" "staticizer_2/in1" 6.864
cap "staticizer_2/Vdd!" "staticizer_2/staticizer_one_1/GND!" -0.984
cap "staticizer_2/staticizer_one_1/a_60_n45#" "m1_1343_1615#" 12.196
cap "latch_5/Vdd!" "a_678_1628#" 58.7
cap "addsub_1/s1" "m1_1343_1615#" 4.324
cap "latch_5/latch_one_1/Vdd!" "staticizer_2/in1" 51.388
cap "staticizer_2/Vdd!" "staticizer_2/in1" 10.08
cap "staticizer_2/staticizer_one_1/c" "staticizer_2/staticizer_one_1/GND!" -5.68434e-14
cap "staticizer_2/staticizer_one_1/GND!" "m1_1343_1615#" 154.337
cap "m1_1343_1615#" "staticizer_2/in1" 13.304
cap "staticizer_2/staticizer_one_1/a_60_n45#" "staticizer_2/in1" 184.696
cap "latch_5/Vdd!" "m1_1343_1615#" 58.7
cap "a_678_1628#" "latch_5/latch_one_1/c" 81.378
cap "staticizer_2/staticizer_one_1/GND!" "staticizer_2/in1" 12.91
cap "latch_5/latch_one_1/Vdd!" "latch_5/latch_one_1/c" -1.722
cap "staticizer_2/Vdd!" "latch_5/latch_one_1/c" 1073
cap "m1_1343_1615#" "latch_5/latch_one_1/a_n5_n54#" 59.375
cap "latch_5/latch_one_1/a_30_n54#" "m1_1343_1615#" 1.524
cap "staticizer_2/Vdd!" "a_678_1628#" 58.7
cap "staticizer_2/Vdd!" "latch_5/latch_one_1/Vdd!" -1.23
cap "staticizer_2/staticizer_one_1/c" "a_678_1628#" 76.935
cap "m1_1343_1615#" "latch_5/latch_one_1/c" 67.232
cap "addsub_1/s1" "latch_5/latch_one_1/a_n5_n54#" 57.7175
cap "staticizer_2/staticizer_one_1/a_77_n45#" "m1_1343_1615#" 9.998
cap "addsub_1/GND!" "addsub_1/s1" 19.2392
subcap "m1_1843_1615#" -939.225
cap "mux_8bit_1/mux_one_1/inv2_1/in" "mux_8bit_1/in0_1" 4.95
cap "mux_8bit_1/in0_1" "mux_8bit_1/mux_one_1/inv2_1/Vdd!" 81.239
cap "mux_8bit_1/in0_1" "mux_8bit_1/mux_one_1/inv2_1/GND!" 18.437
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/a_95_n27#" 0.561
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/c" 3.996
cap "mux_8bit_1/mux_one_2/2mux_nr_0/s" "mux_8bit_1/in0_1" 58.7
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/a_60_n45#" -5.616
cap "mux_8bit_1/Vdd!" "mux_8bit_1/in0_1" 58.7
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/out" 2.127
cap "mux_8bit_1/mux_one_1/inv2_2/out" "mux_8bit_1/mux_one_1/inv2_1/GND!" -1.42109e-14
cap "a_678_1628#" "mux_8bit_1/mux_one_1/inv2_1/GND!" 63.013
cap "mux_8bit_1/mux_one_1/inv2_2/out" "mux_8bit_1/in0_1" 34.083
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/a_77_n45#" 2.084
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/a_95_n45#" 4.212
cap "staticizer_2/staticizer_one_1/GND!" "a_678_1628#" 4.329
cap "a_678_1628#" "mux_8bit_1/mux_one_2/2mux_nr_0/s" 58.7
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/Vdd!" 4.776
cap "m1_1343_1615#" "staticizer_2/staticizer_one_1/GND!" 2.59
cap "a_678_1628#" "mux_8bit_1/Vdd!" 58.7
cap "reg_5/reg_one_6/GND!" "reg_5/port11" 1.628
cap "reg_5/reg_one_6/Vdd!" "m1_1843_1615#" 161.6
cap "reg_5/w" "reg_5/port11" 5.072
cap "a_678_1628#" "reg_5/reg_one_6/GND!" 111.819
cap "reg_5/reg_one_6/r0" "reg_5/reg_one_6/GND!" 1.13687e-13
cap "reg_5/reg_one_6/a_4_n13#" "m1_1843_1615#" 27.497
cap "mux_8bit_1/mux_one_1/inv2_1/GND!" "m1_1843_1615#" 8.954
cap "reg_5/reg_one_6/r1" "m1_1843_1615#" 58.7
cap "reg_5/reg_one_6/r0" "m1_1843_1615#" 24.728
cap "mux_8bit_1/mux_one_2/2mux_nr_0/GND!" "m1_1843_1615#" 58.7
cap "m1_1843_1615#" "reg_5/port10" 6.6
cap "reg_5/reg_one_6/tmp" "m1_1843_1615#" 4.948
cap "reg_5/reg_one_6/GND!" "m1_1843_1615#" 61.832
cap "a_678_1628#" "reg_5/port11" 73.199
cap "a_678_1628#" "reg_5/reg_one_6/Vdd!" 58.7
cap "reg_5/reg_one_6/Vdd!" "reg_5/reg_one_6/r0" 7.10543e-15
cap "reg_5/reg_one_6/a_54_5#" "m1_1843_1615#" 4.828
cap "a_678_1628#" "mux_8bit_1/mux_one_1/inv2_1/GND!" -6.916
cap "a_678_1628#" "reg_5/reg_one_6/r1" 58.7
cap "a_678_1628#" "reg_5/reg_one_6/r0" 47.952
cap "a_678_1628#" "mux_8bit_1/mux_one_2/2mux_nr_0/GND!" 58.7
cap "m1_1843_1615#" "reg_5/reg_one_6/Vdd!" -2.417
cap "reg_6/reg_one_6/a_4_n13#" "reg_5/port10" 87.672
cap "reg_5/w" "reg_5/port11" 69.0435
cap "reg_5/w" "reg_5/port10" 67.0625
cap "a_678_1628#" "reg_6/reg_one_6/r1" 58.7
cap "reg_6/reg_one_6/GND!" "reg_6/reg_one_6/r1" -3.55271e-15
cap "reg_6/reg_one_6/tmp" "reg_5/port10" 5.92
cap "m1_1843_1615#" "reg_6/reg_one_6/r0" 24.728
cap "m1_1843_1615#" "reg_6/reg_one_6/a_4_n13#" 17.113
cap "reg_5/w" "m1_1843_1615#" 58.7
cap "reg_5/port10" "reg_6/reg_one_6/r1" 58.7
cap "reg_5/port11" "reg_6/reg_one_6/r1" 58.7
cap "reg_6/reg_one_6/tmp" "m1_1843_1615#" 4.948
cap "a_678_1628#" "reg_6/reg_one_6/Vdd!" 58.7
cap "reg_5/port10" "reg_5/reg_one_6/GND!" 101.9
cap "reg_5/port11" "reg_6/reg_one_6/Vdd!" 58.7
cap "m1_1843_1615#" "reg_6/reg_one_6/r1" 58.7
cap "reg_5/port10" "reg_6/reg_one_6/Vdd!" 58.7
cap "m1_1843_1615#" "reg_5/reg_one_6/GND!" -8.24
cap "a_678_1628#" "reg_5/reg_one_6/GND!" -2.667
cap "a_678_1628#" "reg_6/reg_one_6/GND!" 106.485
cap "m1_1843_1615#" "reg_6/reg_one_6/Vdd!" 160.588
cap "reg_6/reg_one_6/a_54_5#" "m1_1843_1615#" 4.828
cap "a_678_1628#" "reg_6/reg_one_6/port1" 68.579
cap "a_678_1628#" "reg_5/port11" -17.146
cap "reg_5/port11" "reg_5/reg_one_6/GND!" 1.628
cap "reg_5/port10" "reg_6/reg_one_6/r1" 5.804
cap "reg_5/port11" "reg_6/reg_one_6/GND!" 58.7
cap "reg_5/port10" "reg_6/reg_one_6/GND!" 151.215
cap "a_678_1628#" "reg_6/reg_one_6/r0" 47.952
cap "reg_6/reg_one_6/port1" "reg_5/port10" 5.5
cap "reg_6/reg_one_6/a_21_n13#" "reg_5/port10" 3.96
cap "reg_6/reg_one_6/r0" "reg_6/reg_one_6/GND!" 1.13687e-13
cap "a_678_1628#" "reg_5/w" 58.7
cap "m1_1843_1615#" "reg_6/reg_one_6/GND!" 58.7
cap "reg_5/port11" "reg_6/reg_one_6/r0" 19.78
cap "reg_6/reg_one_6/r0" "reg_5/port10" 26.208
subcap "m1_2132_1611#" -1.496
cap "reg_6/port11" "reg_6/reg_one_6/GND!" 4.295
cap "mux_8bit_2/in0_1" "reg_6/w" 58.7
cap "a_2764_1623#" "mux_8bit_2/Vdd!" 58.7
cap "mux_8bit_2/mux_one_2/2mux_nr_0/s" "mux_8bit_2/in0_1" 37.79
cap "mux_8bit_2/mux_one_1/inv2_1/Vdd!" "a_2406_1698#" 17.542
cap "reg_6/port10" "a_2406_1698#" 4.026
cap "mux_8bit_2/Vdd!" "a_2406_1698#" 58.7
cap "mux_8bit_2/Vdd!" "reg_6/port11" 58.7
cap "mux_8bit_2/out1" "a_2406_1698#" 19.905
cap "reg_6/reg_one_6/a_4_n13#" "a_2406_1698#" -10.448
cap "mux_8bit_2/mux_one_1/inv2_2/out" "a_2406_1698#" 30.259
cap "a_2764_1623#" "reg_6/w" 58.7
cap "reg_6/reg_one_6/GND!" "a_2406_1698#" 16.316
cap "mux_8bit_2/mux_one_1/inv2_1/GND!" "a_2406_1698#" 22.523
cap "reg_6/port10" "mux_8bit_2/in0_1" 3.171
cap "mux_8bit_2/in0_1" "mux_8bit_2/mux_one_1/inv2_1/Vdd!" 106.241
cap "mux_8bit_2/mux_one_2/2mux_nr_0/s" "a_2764_1623#" 58.7
cap "mux_8bit_2/Vdd!" "mux_8bit_2/in0_1" 37.79
cap "reg_6/port11" "mux_8bit_2/mux_one_1/inv2_1/GND!" 63.013
cap "reg_6/w" "a_2406_1698#" 58.7
cap "mux_8bit_2/mux_one_1/inv2_1/in" "mux_8bit_2/in0_1" 9.396
cap "reg_6/reg_one_6/Vdd!" "mux_8bit_2/in0_1" -1.405
cap "mux_8bit_2/mux_one_2/2mux_nr_0/s" "a_2406_1698#" 58.7
cap "reg_6/port11" "reg_6/w" 127.744
cap "mux_8bit_2/mux_one_2/2mux_nr_0/s" "reg_6/port11" 58.7
cap "reg_6/reg_one_6/a_4_n13#" "mux_8bit_2/in0_1" -1.152
cap "mux_8bit_2/in0_1" "mux_8bit_2/mux_one_1/inv2_2/out" 19.758
cap "reg_6/reg_one_6/GND!" "mux_8bit_2/in0_1" 6.428
cap "mux_8bit_2/in0_1" "a_2406_1698#" 16.569
cap "mux_8bit_2/mux_one_1/inv2_1/GND!" "mux_8bit_2/in0_1" 11.417
cap "reg_6/reg_one_6/GND!" "a_2406_1698#" -2.667
cap "reg_6/port10" "reg_6/reg_one_6/Vdd!" -7.10543e-15
cap "reg_7/reg_one_6/r0" "m1_1843_1615#" 14.96
cap "reg_7/reg_one_6/GND!" "a_2406_1698#" 164.616
cap "a_2764_1623#" "reg_7/reg_one_6/Vdd!" 58.7
cap "m1_1843_1615#" "reg_7/reg_one_6/r1" 41.91
cap "a_678_1628#" "reg_7/reg_one_6/Vdd!" 58.7
cap "reg_7/reg_one_6/GND!" "reg_7/reg_one_6/r0" 1.13687e-13
cap "a_2406_1698#" "reg_7/reg_one_6/Vdd!" 58.7
cap "a_2764_1623#" "reg_7/reg_one_6/r0" 19.78
cap "mux_8bit_2/mux_one_1/inv2_1/GND!" "a_678_1628#" -6.916
cap "reg_7/reg_one_6/tmp" "m1_1843_1615#" 2.104
cap "a_2764_1623#" "reg_7/reg_one_6/r1" 58.7
cap "mux_8bit_2/mux_one_1/inv2_1/GND!" "a_2406_1698#" 12.194
cap "a_678_1628#" "reg_7/reg_one_6/r0" 47.952
cap "reg_7/reg_one_6/r0" "reg_7/reg_one_6/Vdd!" 7.10543e-15
cap "reg_7/reg_one_6/a_54_5#" "m1_1843_1615#" 2.236
cap "a_678_1628#" "reg_7/reg_one_6/r1" 58.7
cap "reg_7/port10" "m1_1843_1615#" 5.412
cap "reg_7/reg_one_6/r0" "a_2406_1698#" 26.208
cap "a_2406_1698#" "reg_7/reg_one_6/r1" 64.504
cap "reg_7/port11" "m1_1843_1615#" 2.475
cap "mux_8bit_2/mux_one_2/2mux_nr_0/GND!" "m1_1843_1615#" 37.79
cap "m1_1843_1615#" "reg_7/reg_one_6/a_4_n13#" 18.494
cap "reg_7/reg_one_6/tmp" "a_2406_1698#" 5.92
cap "reg_7/reg_one_6/GND!" "m1_1843_1615#" 38.054
cap "reg_7/port10" "a_2406_1698#" 5.621
cap "reg_7/port11" "reg_7/reg_one_6/GND!" 1.628
cap "a_2764_1623#" "mux_8bit_2/mux_one_2/2mux_nr_0/GND!" 58.7
cap "a_2406_1698#" "reg_7/reg_one_6/a_21_n13#" 3.96
cap "reg_7/port11" "reg_7/w" 5.072
cap "a_678_1628#" "mux_8bit_2/mux_one_2/2mux_nr_0/GND!" 58.7
cap "reg_7/port11" "a_678_1628#" 73.199
cap "m1_1843_1615#" "reg_7/reg_one_6/Vdd!" 148.003
cap "a_2764_1623#" "reg_7/reg_one_6/GND!" 58.7
cap "reg_7/port11" "a_2406_1698#" 5.5
cap "mux_8bit_2/mux_one_2/2mux_nr_0/GND!" "a_2406_1698#" 58.7
cap "a_2406_1698#" "reg_7/reg_one_6/a_4_n13#" 93.704
cap "mux_8bit_2/mux_one_1/inv2_1/GND!" "m1_1843_1615#" 11.599
cap "a_678_1628#" "reg_7/reg_one_6/GND!" 111.819
cap "reg_7/port11" "reg_7/w" 127.744
cap "a_678_1628#" "addsub_2/sub" 11.825
cap "reg_7/reg_one_6/GND!" "reg_7/port10" 92.836
cap "addsub_2/b1" "m1_1843_1615#" 5.457
cap "addsub_2/xor_1/GND!" "m1_1843_1615#" 14.735
cap "reg_7/port10" "addsub_2/addsub_one_1/Vdd!" 0.872
cap "reg_7/reg_one_6/GND!" "a_678_1628#" -2.667
cap "reg_7/w" "a_678_1628#" 58.7
cap "m1_1843_1615#" "addsub_2/sub" 5.225
cap "reg_7/w" "m1_1843_1615#" 37.79
cap "reg_7/port10" "addsub_2/b1" 36.385
cap "addsub_2/Vdd!" "reg_7/port11" 11.825
cap "m1_1843_1615#" "reg_7/reg_one_6/Vdd!" -0.662
cap "reg_7/port10" "addsub_2/sub" 113.342
cap "addsub_2/Vdd!" "a_678_1628#" 11.825
cap "reg_7/reg_one_6/GND!" "reg_7/port10" -3.048
cap "reg_7/port11" "a_678_1628#" -17.146
cap "reg_7/port10" "reg_7/w" 125.762
cap "reg_7/port11" "addsub_2/b1" 11.825
cap "reg_7/reg_one_6/GND!" "m1_1843_1615#" -4.944
cap "addsub_2/Vdd!" "m1_1843_1615#" 5.225
cap "m1_1843_1615#" "addsub_2/addsub_one_1/Vdd!" 17.171
cap "reg_7/port11" "addsub_2/sub" 11.825
cap "a_678_1628#" "addsub_2/b1" 11.825
cap "addsub_2/xor_1/GND!" "addsub_2/b1" -1.77636e-15
cap "reg_7/port11" "reg_7/reg_one_6/GND!" 1.628
subcap "m1_2516_1625#" -9.513
cap "latch_6/in1" "addsub_2/s1" -3.148
cap "a_2764_1623#" "addsub_2/addsub_one_2/cin" 2.474
cap "a_678_1628#" "addsub_2/addsub_one_1/Vdd!" 13.563
cap "m1_1843_1615#" "addsub_2/addsub_one_1/GND!" 5.225
cap "m1_1843_1615#" "addsub_2/addsub_one_1/Vdd!" 17.182
cap "addsub_2/addsub_one_2/GND!" "addsub_2/addsub_one_1/a_35_n41#" 5.68434e-14
cap "addsub_2/addsub_one_1/a_35_n41#" "m1_1843_1615#" 12.856
cap "a_678_1628#" "addsub_2/addsub_one_2/GND!" 52.81
cap "addsub_2/addsub_one_2/GND!" "m1_1843_1615#" 33.633
cap "a_678_1628#" "addsub_2/addsub_one_2/Vdd!" -4.455
cap "addsub_2/addsub_one_2/GND!" "a_2764_1623#" 45.221
cap "latch_6/latch_one_1/a_n5_n54#" "addsub_2/s1" 19.2392
cap "addsub_2/addsub_one_2/Vdd!" "m1_1843_1615#" -4.455
cap "latch_6/latch_one_1/Vdd!" "addsub_2/s1" -3.138
cap "addsub_2/addsub_one_2/GND!" "addsub_2/s1" 76.9567
cap "addsub_2/addsub_one_2/Vdd!" "a_2764_1623#" -4.455
cap "m1_1843_1615#" "addsub_2/s1" 101.742
cap "m1_1843_1615#" "addsub_2/addsub_one_1/a_78_n41#" 31.909
cap "a_678_1628#" "addsub_2/addsub_one_2/cin" 20.38
subcap "m1_2516_1625#" -43.235
subcap "a_2575_1628#" -139.7
cap "staticizer_3/in1" "staticizer_3/staticizer_one_1/GND!" 10.156
cap "latch_6/latch_one_1/a_30_n35#" "m1_1843_1615#" 3.76
cap "staticizer_3/staticizer_one_1/c" "a_2764_1623#" 58.7
cap "staticizer_3/staticizer_one_1/c" "m1_1843_1615#" 39.778
cap "a_2764_1623#" "latch_6/Vdd!" 58.7
cap "latch_6/Vdd!" "m1_1843_1615#" 37.79
cap "a_678_1628#" "latch_6/latch_one_1/c" 81.378
cap "addsub_2/s1" "latch_6/latch_one_1/Vdd!" 12.575
cap "staticizer_3/staticizer_one_1/Vdd!" "m1_1843_1615#" 46.079
cap "a_2764_1623#" "staticizer_3/Vdd!" 58.7
cap "staticizer_3/in1" "m1_1843_1615#" 14.03
cap "m1_1843_1615#" "staticizer_3/Vdd!" 37.79
cap "staticizer_3/staticizer_one_1/GND!" "latch_6/latch_one_1/c" 13.8522
cap "latch_6/latch_one_1/Vdd!" "m1_1843_1615#" 42.379
cap "m1_1843_1615#" "staticizer_3/staticizer_one_1/a_60_n45#" 10.515
cap "staticizer_3/staticizer_one_1/GND!" "a_678_1628#" 181.284
cap "addsub_2/s1" "addsub_2/GND!" 19.2392
cap "addsub_2/s1" "latch_6/in1" 11.378
cap "m1_1843_1615#" "latch_6/latch_one_1/a_12_n54#" 2.728
cap "m1_1843_1615#" "latch_6/latch_one_1/a_12_n54#" 4.761
cap "staticizer_3/in1" "staticizer_3/staticizer_one_1/a_60_n45#" 138.522
cap "latch_6/latch_one_1/Vdd!" "staticizer_3/in1" 56.75
cap "latch_6/latch_one_1/Vdd!" "m1_1843_1615#" 54.833
cap "m1_1843_1615#" "latch_6/in1" 2.728
cap "a_2764_1623#" "latch_6/latch_one_1/c" 58.7
cap "m1_1843_1615#" "staticizer_3/staticizer_one_1/a_77_n45#" 8.116
cap "staticizer_3/staticizer_one_1/c" "a_678_1628#" 76.935
cap "m1_1843_1615#" "latch_6/latch_one_1/c" 38.414
cap "latch_6/Vdd!" "a_678_1628#" 58.7
cap "staticizer_3/Vdd!" "latch_6/latch_one_1/c" 1073
cap "a_2764_1623#" "staticizer_3/staticizer_one_1/GND!" 117.4
cap "staticizer_3/in1" "latch_6/latch_one_1/c" 8.034
cap "staticizer_3/staticizer_one_1/GND!" "m1_1843_1615#" 75.58
cap "addsub_2/s1" "latch_6/latch_one_1/a_n5_n54#" 57.7175
cap "staticizer_3/Vdd!" "a_678_1628#" 58.7
cap "latch_6/latch_one_1/Vdd!" "latch_6/latch_one_1/c" -2.254
cap "m1_1843_1615#" "latch_6/latch_one_1/a_n5_n54#" 10.985
subcap "a_2699_1628#" -139.7
cap "latch_7/in1" "staticizer_3/staticizer_one_1/GND!" 17.972
cap "latch_7/latch_one_1/c" "staticizer_4/Vdd!" 1073
cap "latch_7/in1" "latch_7/Vdd!" 277.192
cap "staticizer_3/staticizer_one_1/a_77_n45#" "staticizer_3/staticizer_one_1/out" 2.728
cap "staticizer_3/staticizer_one_1/a_77_n45#" "staticizer_3/staticizer_one_1/Vdd!" -3.55271e-15
cap "latch_7/out1" "staticizer_4/staticizer_one_1/a_60_n45#" 138.522
cap "latch_7/latch_one_1/GND!" "latch_7/out1" 10.156
cap "latch_7/latch_one_1/GND!" "latch_7/in1" 6.956
cap "a_2764_1623#" "latch_7/Vdd!" 58.7
cap "latch_7/latch_one_1/GND!" "a_2764_1623#" 77.41
cap "latch_7/latch_one_1/c" "latch_7/out1" 8.034
cap "staticizer_3/staticizer_one_1/a_95_n27#" "staticizer_3/staticizer_one_1/out" 1.88
cap "a_2764_1623#" "latch_7/latch_one_1/c" 58.7
cap "staticizer_3/staticizer_one_1/GND!" "staticizer_3/staticizer_one_1/c" -1.42109e-14
cap "latch_7/latch_one_1/GND!" "latch_7/latch_one_1/c" 13.8522
cap "latch_7/in1" "staticizer_3/staticizer_one_1/out" 57.7175
cap "latch_7/in1" "staticizer_3/staticizer_one_1/Vdd!" 11.463
cap "latch_7/latch_one_1/Vdd!" "latch_7/out1" 56.75
cap "latch_7/in1" "latch_7/latch_one_1/Vdd!" 9.594
cap "latch_7/latch_one_1/GND!" "latch_7/latch_one_1/Vdd!" 4.44089e-16
cap "latch_7/latch_one_1/Vdd!" "latch_7/latch_one_1/c" -2.254
cap "staticizer_3/staticizer_one_1/a_60_n45#" "staticizer_3/staticizer_one_1/out" -5.616
cap "staticizer_3/staticizer_one_1/Vdd!" "staticizer_3/staticizer_one_1/out" 6.465
cap "latch_7/in1" "latch_7/latch_one_1/a_n5_n54#" 57.7175
cap "a_2764_1623#" "staticizer_4/Vdd!" 58.7
subcap "a_2764_1623#" -850.11
subcap "a_2823_1628#" -147.38
cap "staticizer_4/staticizer_one_1/GND!" "latch_8/in1" 21.105
cap "latch_8/Vdd!" "latch_8/in1" 357.667
cap "latch_8/latch_one_1/GND!" "latch_8/in1" 6.956
cap "latch_8/in1" "latch_8/latch_one_1/a_n5_n54#" 57.7175
cap "latch_8/latch_one_1/c" "latch_8/latch_one_1/Vdd!" -7.10543e-15
cap "latch_8/in1" "staticizer_4/staticizer_one_1/out" 57.7175
cap "staticizer_4/staticizer_one_1/c" "latch_8/in1" 58.7
cap "staticizer_4/staticizer_one_1/a_77_n45#" "staticizer_4/staticizer_one_1/Vdd!" -3.55271e-15
cap "latch_8/in1" "staticizer_4/staticizer_one_1/Vdd!" 11.463
cap "latch_8/in1" "latch_8/latch_one_1/Vdd!" 9.594
cap "staticizer_4/staticizer_one_1/GND!" "staticizer_4/staticizer_one_1/a_60_n45#" 2.84217e-14
subcap "a_2823_1628#" -99.76
cap "latch_8/latch_one_1/GND!" "latch_8/out1" 10.156
cap "staticizer_5/staticizer_one_1/a_60_n45#" "latch_8/out1" 138.522
cap "staticizer_5/staticizer_one_1/a_60_n45#" "latch_8/latch_one_1/GND!" -7.10543e-15
cap "latch_8/latch_one_1/Vdd!" "latch_8/latch_one_1/c" -2.254
cap "staticizer_5/Vdd!" "latch_8/latch_one_1/c" 1073
cap "latch_8/out1" "latch_8/latch_one_1/c" 8.034
cap "latch_8/latch_one_1/Vdd!" "latch_8/out1" 56.75
cap "latch_8/latch_one_1/GND!" "latch_8/latch_one_1/c" 13.8522
subcap "a_n24_1624#" -28.294
cap "staticizer_1/GND!" "latch_4/latch_one_1/Vdd!" 170.22
cap "latch_4/GND!" "latch_4/latch_one_1/Vdd!" 70.212
cap "latch_4/c" "latch_4/latch_one_1/Vdd!" 1243.22
cap "latch_4/latch_one_1/Vdd!" "staticizer_1/c" 170.22
cap "latch_4/out1" "latch_4/latch_one_1/Vdd!" 41.688
subcap "a_109_1624#" -108.44
subcap "data_in1" -72.606
subcap "rx1" -1949.06
cap "latch_4/latch_one_1/Vdd!" "latch_0/in1" 67.0625
cap "latch_4/latch_one_1/Vdd!" "latch_0/GND!" 170.22
cap "latch_0/in1" "latch_0/latch_one_1/a_n5_n54#" 13.1926
cap "latch_4/latch_one_1/Vdd!" "latch_0/latch_one_1/a_12_n54#" -1.13687e-13
cap "latch_4/latch_one_1/Vdd!" "latch_4/GND!" 65.88
cap "latch_4/latch_one_1/Vdd!" "latch_0/out1" 41.688
cap "latch_4/in1" "latch_4/latch_one_1/a_n5_n54#" 13.1926
cap "latch_0/c" "latch_4/latch_one_1/Vdd!" 1243.22
subcap "m1_160_1649#" -2659.91
cap "staticizer_0/staticizer_one_1/Vdd!" "shift_0/shift_one_1/au" 170.22
cap "staticizer_0/staticizer_one_1/Vdd!" "shift_0/a1" 170.22
cap "staticizer_0/staticizer_one_1/Vdd!" "latch_0/out1" 10.779
cap "staticizer_0/staticizer_one_1/Vdd!" "staticizer_0/GND!" 170.22
cap "staticizer_0/staticizer_one_1/Vdd!" "staticizer_0/c" 170.22
cap "shift_0/shift_one_1/2mux_nr_0/Vdd!" "shift_0/shift_one_1/GND!" 170.22
cap "shift_0/shift_one_1/2mux_nr_0/Vdd!" "shift_0/shift_one_1/u" 170.22
cap "latch_3/latch_one_1/Vdd!" "shift_0/shift_one_1/inv_3/in" 46.174
cap "latch_3/latch_one_1/Vdd!" "shift_0/shift_one_1/s" 170.22
cap "latch_3/in1" "shift_0/shift_one_1/inv_3/in" 16.4907
cap "latch_3/GND!" "latch_3/latch_one_1/Vdd!" 170.22
cap "m1_739_1711#" "fblock_0/g2" 170.22
cap "fblock_0/fblock_one_1/2mux_nr_0/in0" "fblock_0/b1" 7.975
cap "m1_739_1711#" "fblock_0/fblock_one_1/inv_2/out" 1.549
cap "fblock_0/fblock_one_1/inv_2/in" "m1_739_1711#" 4.948
cap "fblock_0/fblock_one_1/2mux_nr_0/GND!" "m1_739_1711#" 170.22
cap "latch_3/c" "m1_739_1711#" 170.22
cap "fblock_0/fblock_one_1/2mux_nr_0/GND!" "fblock_0/a1" 34.601
cap "fblock_0/a1" "fblock_0/g2" 25.865
cap "latch_3/latch_one_1/a_12_n54#" "latch_3/latch_one_1/Vdd!" 1.42109e-14
cap "fblock_0/fblock_one_1/2mux_nr_0/a_n17_n11#" "fblock_0/b1" 33.597
cap "fblock_0/fblock_one_1/2mux_nr_0/in0" "m1_739_1711#" 31.288
cap "fblock_0/g3" "fblock_0/b1" 140.424
cap "fblock_0/fblock_one_1/2mux_nr_0/in1" "fblock_0/b1" 4.95
cap "fblock_0/fblock_one_1/2mux_nr_0/GND!" "fblock_0/fblock_one_1/2mux_nr_2/Vdd!" -2.536
cap "fblock_0/fblock_one_1/2mux_nr_0/Vdd!" "fblock_0/b1" 11.239
cap "fblock_0/g3" "m1_739_1711#" 170.22
cap "fblock_0/a1" "fblock_0/g3" 25.865
cap "fblock_0/fblock_one_1/2mux_nr_0/in1" "m1_739_1711#" 65.12
cap "fblock_0/fblock_one_1/inv_1/in" "m1_739_1711#" 4.948
cap "fblock_0/fblock_one_1/2mux_nr_0/Vdd!" "m1_739_1711#" 25.24
cap "m1_739_1711#" "fblock_0/fblock_one_1/inv_1/out" 3.657
cap "fblock_0/fblock_one_1/GND!" "m1_739_1711#" 90.345
cap "fblock_0/a1" "fblock_0/fblock_one_1/2mux_nr_2/a_n17_n11#" 2.667
cap "fblock_0/fblock_one_1/2mux_nr_2/in1" "fblock_0/b1" 11.825
cap "fblock_0/g2" "fblock_0/b1" 58.7
cap "fblock_0/a1" "fblock_0/fblock_one_1/2mux_nr_2/Vdd!" 95.38
cap "fblock_0/fblock_one_1/2mux_nr_0/GND!" "fblock_0/b1" 68.584
cap "fblock_0/a1" "fblock_0/fblock_one_1/2mux_nr_2/out" 1.485
cap "fblock_0/fblock_one_1/2mux_nr_1/in0" "a_678_1628#" 2.75
cap "latch_1/latch_one_1/Vdd!" "a_678_1628#" 117.4
cap "latch_1/GND!" "a_678_1628#" 58.7
cap "latch_1/latch_one_1/a_12_n54#" "rx1" 2.475
cap "fblock_0/fblock_one_1/inv_4/out" "latch_1/latch_one_1/Vdd!" 1.144
cap "fblock_0/fblock_one_1/2mux_nr_1/GND!" "latch_1/latch_one_1/Vdd!" 105.001
cap "fblock_0/fblock_one_1/2mux_nr_1/in1" "latch_1/latch_one_1/Vdd!" 72.864
cap "fblock_0/fblock_one_1/inv_3/out" "latch_1/latch_one_1/Vdd!" 3.657
cap "latch_1/latch_one_1/Vdd!" "fblock_0/fblock_one_1/f" 86.807
cap "latch_1/latch_one_1/Vdd!" "fblock_0/g1" 170.22
cap "latch_1/latch_one_1/Vdd!" "fblock_0/g0" 170.22
cap "rx1" "latch_1/latch_one_1/a_n5_n54#" 5.971
cap "rx1" "fblock_0/fblock_one_1/f" 86.768
cap "fblock_0/fblock_one_1/2mux_nr_1/s" "a_678_1628#" 16.386
cap "fblock_0/fblock_one_1/2mux_nr_1/in0" "latch_1/latch_one_1/Vdd!" 36.993
cap "fblock_0/f1" "rx1" 4.579
cap "rx1" "fblock_0/g1" 37.79
cap "rx1" "fblock_0/g0" 37.79
cap "fblock_0/fblock_one_1/2mux_nr_1/a_n17_n11#" "a_678_1628#" 31.949
cap "latch_1/latch_one_1/Vdd!" "latch_1/GND!" 170.22
cap "fblock_0/fblock_one_1/2mux_nr_1/GND!" "a_678_1628#" 24.128
cap "rx1" "latch_1/latch_one_1/Vdd!" 129.97
cap "latch_1/latch_one_1/Vdd!" "fblock_0/fblock_one_1/inv_4/in" 2.764
cap "rx1" "latch_1/GND!" 37.79
cap "a_678_1628#" "fblock_0/fblock_one_1/2mux_nr_2/in0" 11.825
cap "fblock_0/fblock_one_1/2mux_nr_1/in1" "a_678_1628#" 4.95
cap "a_678_1628#" "fblock_0/fblock_one_1/f" 25.152
cap "latch_1/latch_one_1/Vdd!" "fblock_0/fblock_one_1/inv_3/in" 4.948
cap "a_678_1628#" "fblock_0/g1" 58.7
cap "fblock_0/g0" "a_678_1628#" 58.7
subcap "a_678_1628#" -2700.93
cap "rx1" "latch_1/latch_one_1/a_30_n35#" 3.76
cap "rx1" "latch_1/latch_one_1/Vdd!" 6.296
cap "addsub_0/xor_1/a_89_n31#" "addsub_0/b1" 3.068
cap "rx1" "addsub_0/xor_1/Vdd!" 7.696
cap "addsub_0/b1" "addsub_0/xor_1/a_69_n42#" 2.457
cap "addsub_0/b1" "addsub_0/xor_1/b" 15.993
cap "m1_739_1711#" "addsub_0/xor_1/b" 33.825
cap "latch_1/c" "addsub_0/b1" 58.7
cap "rx1" "addsub_0/xor_1/GND!" 18.763
cap "m1_739_1711#" "latch_1/c" 170.22
cap "addsub_0/b1" "addsub_0/xor_1/a_61_n31#" 7.218
cap "addsub_0/b1" "addsub_0/xor_1/out" 31.486
cap "rx1" "addsub_0/b1" 14.691
cap "rx1" "latch_1/latch_one_1/a_n5_n54#" 2.728
cap "rx1" "latch_1/latch_one_1/a_12_n54#" 2.728
cap "addsub_0/b1" "addsub_0/xor_1/a_100_n42#" 0.707
cap "rx1" "latch_1/latch_one_1/Vdd!" -7.631
cap "rx1" "latch_1/latch_one_1/out" 8.906
cap "rx1" "addsub_0/xor_1/b" 7.7
cap "rx1" "latch_1/c" 37.79
cap "addsub_0/b1" "addsub_0/xor_1/GND!" 79.1547
cap "m1_739_1711#" "addsub_0/xor_1/GND!" 33.825
subcap "m1_739_1711#" -3283
cap "addsub_0/addsub_one_1/a_78_n41#" "addsub_0/a1" 11.825
cap "addsub_0/addsub_one_1/a_29_n41#" "addsub_0/xor_1/Vdd!" 1.78
cap "addsub_0/xor_1/a_61_n1#" "addsub_0/a1" 141.539
cap "addsub_0/xor_1/a" "addsub_0/a1" 2.424
cap "addsub_0/xor_1/Vdd!" "addsub_0/addsub_one_1/b" 41.868
cap "addsub_0/xor_1/Vdd!" "addsub_0/addsub_one_1/GND!" 24.637
cap "addsub_0/xor_1/a_89_n31#" "addsub_0/a1" 2.424
cap "addsub_0/addsub_one_1/a_35_n41#" "addsub_0/addsub_one_1/GND!" 2.27374e-13
cap "addsub_0/addsub_one_1/a_35_n41#" "addsub_0/xor_1/Vdd!" 88.745
cap "addsub_0/addsub_one_1/a_29_9#" "addsub_0/xor_1/Vdd!" 3.56
cap "addsub_0/addsub_one_1/a_89_9#" "addsub_0/a1" 4.7
cap "addsub_0/xor_1/Vdd!" "addsub_0/addsub_one_1/a_11_n41#" 70.913
cap "addsub_0/xor_1/Vdd!" "addsub_0/addsub_one_1/a_11_9#" 90.388
cap "addsub_0/xor_1/b" "addsub_0/a1" 2.424
cap "addsub_0/xor_1/a_61_n31#" "addsub_0/a1" 2.424
cap "addsub_0/xor_1/Vdd!" "addsub_0/addsub_one_1/cin" 37.624
cap "addsub_0/addsub_one_1/a_89_n41#" "addsub_0/a1" 2.35
cap "addsub_0/a1" "addsub_0/addsub_one_1/b" 98.187
cap "addsub_0/addsub_one_1/GND!" "addsub_0/a1" 25.553
cap "addsub_0/xor_1/Vdd!" "addsub_0/a1" 225.193
cap "addsub_0/addsub_one_1/a_35_n41#" "addsub_0/a1" 19.78
subcap "a_841_1625#" -197.328
cap "latch_2/latch_one_1/c" "rx1" 2.844
cap "latch_2/out1" "latch_2/c" 482.85
cap "latch_2/latch_one_1/a_30_n35#" "rx1" 1.524
cap "addsub_0/addsub_one_1/cin" "latch_2/latch_one_1/Vdd!" 8.684
cap "latch_2/out1" "reg_0/r0" 153.495
cap "latch_2/latch_one_1/Vdd!" "rx1" 116.636
cap "addsub_0/s1" "rx1" 3.468
cap "addsub_0/addsub_one_1/GND!" "rx1" 24.915
cap "addsub_0/addsub_one_1/GND!" "latch_2/latch_one_1/Vdd!" 82.417
cap "addsub_0/addsub_one_1/b" "latch_2/latch_one_1/Vdd!" -2.068
cap "latch_2/latch_one_1/a_n5_n54#" "rx1" 6.195
cap "addsub_0/addsub_one_1/a" "latch_2/latch_one_1/Vdd!" 0.312
cap "rx1" "latch_2/c" 58.7
cap "latch_2/latch_one_1/Vdd!" "latch_2/c" 170.22
cap "latch_2/out1" "rx1" 4.341
cap "latch_2/GND!" "rx1" 58.7
cap "latch_2/GND!" "latch_2/latch_one_1/Vdd!" 170.22
cap "addsub_0/addsub_one_1/b" "rx1" -2.068
cap "reg_0/r0" "latch_2/latch_one_1/Vdd!" 56.708
cap "reg_0/r0" "rx1" 19.78
cap "latch_2/latch_one_1/a_12_n54#" "rx1" 37.778
cap "reg_0/reg_one_6/r1" "reg_0/reg_one_6/Vdd!" 170.22
cap "rx1" "reg_0/reg_one_6/GND!" 6.428
cap "rx1" "reg_0/reg_one_6/Vdd!" 136.941
cap "reg_0/in1" "m1_160_1649#" 14.786
cap "reg_0/reg_one_6/GND!" "m1_160_1649#" 6.428
cap "reg_0/reg_one_6/w" "reg_0/reg_one_6/Vdd!" 170.22
cap "m1_160_1649#" "reg_0/reg_one_6/Vdd!" 165.183
cap "rx1" "reg_0/GND!" 58.7
cap "rx1" "reg_0/reg_one_6/a_4_n13#" 24.041
cap "m1_160_1649#" "reg_0/GND!" 58.7
cap "reg_0/reg_one_6/a_16_27#" "m1_160_1649#" 8.46
cap "rx1" "reg_0/r0" -7.416
cap "reg_0/reg_one_6/tmp" "rx1" 4.948
cap "m1_160_1649#" "reg_0/r0" -7.416
cap "reg_0/reg_one_6/tmp" "m1_160_1649#" 8.713
cap "reg_1/r0" "m1_160_1649#" 63.6875
cap "reg_0/GND!" "reg_0/reg_one_6/Vdd!" 170.22
cap "m1_160_1649#" "reg_0/reg_one_6/a_33_32#" 64.099
cap "rx1" "reg_0/reg_one_6/r1" 70.642
cap "reg_0/in1" "reg_0/r0" -5.072
cap "reg_0/reg_one_6/r1" "m1_160_1649#" 58.7
cap "reg_0/r0" "reg_0/reg_one_6/Vdd!" -7.416
cap "rx1" "reg_0/reg_one_6/w" 219.65
cap "rx1" "reg_0/reg_one_6/a_21_n13#" 20.118
cap "reg_0/reg_one_6/w" "m1_160_1649#" 63.082
cap "reg_1/GND!" "reg_1/reg_one_6/Vdd!" 170.22
cap "reg_1/reg_one_6/a_16_27#" "reg_1/in1" 8.46
cap "reg_1/GND!" "reg_1/in1" 58.7
cap "reg_1/reg_one_6/GND!" "reg_1/in1" 6.428
cap "reg_1/in1" "reg_1/reg_one_6/tmp" 8.713
cap "reg_1/reg_one_6/Vdd!" "reg_1/r0" 56.708
cap "reg_1/reg_one_6/Vdd!" "reg_1/in1" 165.183
cap "reg_1/r0" "reg_1/in1" 89.8075
cap "reg_1/reg_one_6/w" "reg_1/reg_one_6/Vdd!" 170.22
cap "reg_1/reg_one_6/a_33_32#" "reg_1/in1" 64.099
cap "reg_1/reg_one_6/w" "reg_1/in1" 63.082
cap "reg_1/reg_one_6/r1" "reg_1/reg_one_6/Vdd!" 170.22
cap "reg_1/reg_one_6/r1" "reg_1/in1" 58.7
cap "reg_2/reg_one_6/w" "reg_2/reg_one_6/Vdd!" 170.22
cap "reg_2/reg_one_6/Vdd!" "reg_2/r0" 56.708
cap "reg_2/in1" "reg_2/reg_one_6/tmp" 8.713
cap "reg_2/reg_one_6/w" "reg_2/in1" 63.082
cap "reg_2/in1" "reg_2/r0" 153.495
cap "reg_2/GND!" "reg_2/reg_one_6/Vdd!" 170.22
cap "reg_2/reg_one_6/Vdd!" "reg_2/reg_one_6/r1" 170.22
cap "reg_2/reg_one_6/Vdd!" "reg_2/in1" 165.183
cap "reg_2/in1" "reg_2/reg_one_6/a_33_32#" 64.099
cap "reg_2/reg_one_6/GND!" "reg_2/in1" 6.428
cap "reg_2/GND!" "reg_2/in1" 58.7
cap "reg_2/in1" "reg_2/reg_one_6/r1" 58.7
cap "reg_2/in1" "reg_2/reg_one_6/a_16_27#" 8.46
cap "reg_3/GND!" "reg_3/reg_one_6/Vdd!" 170.22
cap "reg_3/in1" "reg_3/reg_one_6/r1" 58.7
cap "reg_3/reg_one_6/Vdd!" "reg_3/r0" 56.708
cap "reg_3/in1" "reg_3/reg_one_6/GND!" 20.815
cap "reg_3/in1" "reg_3/GND!" 58.7
cap "reg_3/in1" "reg_3/reg_one_6/a_33_32#" 37.723
cap "reg_3/in1" "reg_3/r0" 153.495
cap "reg_3/in1" "reg_3/reg_one_6/Vdd!" 76.383
cap "reg_3/in1" "reg_3/reg_one_6/a_16_27#" 4.95
cap "reg_3/reg_one_6/Vdd!" "reg_3/reg_one_6/r1" 170.22
cap "reg_3/in1" "reg_3/reg_one_6/tmp" 7.848
cap "reg_3/in1" "reg_3/reg_one_6/w" 1.248
cap "mux_8bit_0/in1_1" "reg_3/reg_one_6/GND!" -8.24
cap "mux_8bit_0/in1_1" "reg_3/reg_one_6/a_33_32#" -4.455
cap "reg_3/reg_one_6/GND!" "reg_3/reg_one_6/GND!" 8.88178e-16
cap "mux_8bit_0/in1_1" "mux_8bit_0/mux_one_1/inv2_0/out" 18.535
cap "mux_8bit_0/in1_1" "mux_8bit_0/mux_one_1/2mux_nr_0/a_n17_n11#" 36.092
cap "mux_8bit_0/in1_1" "reg_3/reg_one_6/Vdd!" -2.948
cap "mux_8bit_0/mux_one_1/GND!" "mux_8bit_0/mux_one_1/inv2_0/out" 1.42109e-14
cap "mux_8bit_0/mux_one_1/Vdd!" "mux_8bit_0/in1_1" 98.617
cap "mux_8bit_0/in1_1" "reg_3/reg_one_6/GND!" -2.948
cap "mux_8bit_0/mux_one_1/sel" "mux_8bit_0/in1_1" 63.256
cap "mux_8bit_0/in1_1" "mux_8bit_0/mux_one_1/GND!" 15.908
cap "reg_3/reg_one_6/w" "mux_8bit_0/in1_1" 58.7
cap "mux_8bit_0/mux_one_1/Vdd!" "mux_8bit_0/mux_one_1/sel" 170.22
cap "reg_3/reg_one_6/w" "mux_8bit_0/mux_one_1/Vdd!" 170.22
cap "m1_160_1649#" "mux_8bit_0/mux_one_1/2mux_nr_0/a_n17_n11#" -5.178
cap "reg_4/r0" "reg_4/reg_one_6/Vdd!" 56.708
cap "m1_160_1649#" "reg_4/GND!" 58.7
cap "reg_4/reg_one_6/a_33_32#" "m1_160_1649#" 7.233
cap "mux_8bit_0/mux_one_1/GND!" "m1_160_1649#" 67.786
cap "reg_4/r0" "reg_4/in1" 37.21
cap "m1_160_1649#" "reg_4/reg_one_6/w" 5.064
cap "mux_8bit_0/mux_one_1/GND!" "mux_8bit_0/mux_one_1/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "reg_4/reg_one_6/Vdd!" "reg_4/GND!" 170.22
cap "mux_8bit_0/mux_one_1/GND!" "reg_4/reg_one_6/Vdd!" 170.22
cap "m1_160_1649#" "reg_4/reg_one_6/GND!" 134.305
cap "mux_8bit_0/mux_one_1/GND!" "reg_4/in1" 86.5763
cap "reg_4/reg_one_6/a_16_27#" "m1_160_1649#" 7.71
cap "reg_4/r0" "mux_8bit_0/mux_one_1/GND!" 165.587
cap "m1_160_1649#" "mux_8bit_0/mux_one_1/2mux_nr_0/s" 4.948
cap "m1_160_1649#" "reg_4/reg_one_6/Vdd!" 58.7
cap "m1_160_1649#" "reg_4/reg_one_6/r1" 58.7
cap "reg_4/reg_one_6/tmp" "m1_160_1649#" 6.507
cap "m1_160_1649#" "reg_4/in1" 2.844
cap "reg_4/reg_one_6/Vdd!" "reg_4/reg_one_6/r1" 170.22
cap "reg_4/in1" "reg_4/reg_one_6/Vdd!" 16.268
cap "reg_4/r0" "m1_160_1649#" 19.78
subcap "a_1606_1698#" -339.132
cap "m1_160_1649#" "addsub_1/addsub_one_1/b" 97.913
cap "addsub_1/a1" "addsub_1/addsub_one_1/b" 36.877
cap "addsub_1/xor_1/b" "addsub_1/xor_1/Vdd!" 33.825
cap "addsub_1/xor_1/a_61_n1#" "m1_160_1649#" 5.568
cap "addsub_1/xor_1/a_61_n1#" "addsub_1/a1" 174.249
cap "m1_160_1649#" "addsub_1/xor_1/b" 11.825
cap "addsub_1/a1" "addsub_1/xor_1/b" 2.424
cap "addsub_1/xor_1/a_61_n31#" "m1_160_1649#" 19.78
cap "m1_160_1649#" "addsub_1/xor_1/Vdd!" 15.72
cap "addsub_1/xor_1/a_61_n31#" "addsub_1/a1" 2.424
cap "m1_160_1649#" "reg_4/reg_one_6/a_33_32#" -12.339
cap "addsub_1/a1" "addsub_1/xor_1/Vdd!" 135.212
cap "reg_4/reg_one_6/w" "addsub_1/xor_1/Vdd!" 170.22
cap "addsub_1/xor_1/b" "addsub_1/b1" 11.5435
cap "addsub_1/xor_1/a_61_n31#" "addsub_1/b1" -9.50351e-14
cap "m1_160_1649#" "reg_4/reg_one_6/w" 58.7
cap "addsub_1/xor_1/Vdd!" "addsub_1/b1" 33.825
cap "m1_160_1649#" "addsub_1/b1" 26.517
cap "addsub_1/a1" "addsub_1/b1" 2.424
cap "m1_160_1649#" "reg_4/reg_one_6/GND!" -2.417
cap "m1_160_1649#" "reg_4/reg_one_6/GND!" -23.072
cap "addsub_1/xor_1/a_89_n31#" "m1_160_1649#" 17.316
cap "addsub_1/a1" "addsub_1/xor_1/a_89_n31#" 2.424
subcap "a_1716_1625#" -191.416
cap "addsub_1/a1" "a_2510_1893#" 8.408
cap "addsub_1/addsub_one_1/a_66_n41#" "a_2510_1893#" 2.1
cap "addsub_1/addsub_one_1/b" "addsub_1/addsub_one_1/GND!" -2.27374e-13
cap "addsub_1/addsub_one_1/GND!" "m1_160_1649#" 38.289
cap "addsub_1/addsub_one_1/GND!" "a_2510_1893#" 63.816
cap "addsub_1/addsub_one_1/b" "m1_160_1649#" 95.736
cap "addsub_1/addsub_one_1/b" "a_2510_1893#" 16.816
cap "a_2510_1893#" "addsub_1/addsub_one_1/a_29_n41#" 2.1
cap "addsub_1/addsub_one_1/a_11_n41#" "addsub_1/addsub_one_1/Vdd!" 63.533
cap "m1_160_1649#" "addsub_1/addsub_one_1/cin" 1.56
cap "addsub_1/addsub_one_1/cin" "a_2510_1893#" 12.612
cap "addsub_1/addsub_one_1/a_35_n41#" "addsub_1/addsub_one_1/Vdd!" 80.98
cap "addsub_1/a1" "addsub_1/addsub_one_1/Vdd!" 27.084
cap "addsub_1/addsub_one_1/a_29_9#" "addsub_1/addsub_one_1/Vdd!" 3.56
cap "addsub_1/addsub_one_1/GND!" "addsub_1/addsub_one_1/Vdd!" 110.483
cap "addsub_1/addsub_one_1/a_89_n41#" "a_2510_1893#" 22.875
cap "addsub_1/addsub_one_1/a_11_9#" "addsub_1/addsub_one_1/Vdd!" 90.388
cap "addsub_1/addsub_one_1/b" "addsub_1/addsub_one_1/Vdd!" 39.22
cap "m1_160_1649#" "addsub_1/addsub_one_1/Vdd!" 3.171
cap "addsub_1/addsub_one_1/a_11_n41#" "a_2510_1893#" 11.28
cap "addsub_1/addsub_one_1/cin" "addsub_1/addsub_one_1/Vdd!" 45.416
cap "addsub_1/addsub_one_1/a_78_n41#" "m1_160_1649#" 35.835
cap "addsub_1/addsub_one_1/a_78_n41#" "a_2510_1893#" 14.192
cap "addsub_1/addsub_one_1/a_35_n41#" "a_2510_1893#" 14.854
cap "m1_160_1649#" "addsub_1/addsub_one_1/a_35_n41#" 51.712
cap "a_2510_1893#" "addsub_1/addsub_one_1/a_72_n41#" 2.1
subcap "a_1776_1628#" -92.043
subcap "a_1716_1625#" -182.152
cap "latch_5/GND!" "staticizer_2/staticizer_one_1/Vdd!" 170.22
cap "staticizer_2/in1" "staticizer_2/staticizer_one_1/a_60_n45#" 15.3913
cap "staticizer_2/GND!" "staticizer_2/staticizer_one_1/Vdd!" 170.22
cap "staticizer_2/c" "m1_160_1649#" 58.7
cap "latch_5/c" "m1_160_1649#" 58.7
cap "staticizer_2/staticizer_one_1/Vdd!" "m1_160_1649#" 117.4
cap "latch_5/GND!" "m1_160_1649#" 58.7
cap "staticizer_2/c" "staticizer_2/staticizer_one_1/Vdd!" 170.22
cap "latch_5/c" "staticizer_2/in1" 1.086
cap "staticizer_2/in1" "staticizer_2/staticizer_one_1/Vdd!" 74.582
cap "staticizer_2/GND!" "m1_160_1649#" 58.7
cap "latch_5/c" "staticizer_2/staticizer_one_1/Vdd!" 1242.97
cap "mux_8bit_1/mux_one_1/inv2_0/out" "mux_8bit_1/in1_1" 18.535
cap "mux_8bit_1/mux_one_1/Vdd!" "mux_8bit_1/mux_one_1/sel" 170.22
cap "mux_8bit_1/in1_1" "mux_8bit_1/mux_one_1/Vdd!" 96.331
cap "mux_8bit_1/in1_1" "mux_8bit_1/mux_one_1/2mux_nr_0/a_n17_n11#" 36.092
cap "staticizer_2/staticizer_one_1/out" "staticizer_2/staticizer_one_1/a_95_n27#" 5.049
cap "staticizer_2/staticizer_one_1/out" "staticizer_2/staticizer_one_1/a_77_n45#" 16.968
cap "staticizer_2/staticizer_one_1/out" "staticizer_2/staticizer_one_1/Vdd!" 6.811
cap "mux_8bit_1/mux_one_1/GND!" "mux_8bit_1/in1_1" 15.908
cap "mux_8bit_1/in1_1" "mux_8bit_1/mux_one_1/sel" 63.256
cap "m1_160_1649#" "reg_5/reg_one_6/Vdd!" 58.7
cap "reg_5/r0" "reg_5/reg_one_6/Vdd!" 56.708
cap "mux_8bit_1/mux_one_1/2mux_nr_0/a_n17_n11#" "m1_160_1649#" -5.178
cap "reg_5/reg_one_6/a_16_27#" "m1_160_1649#" 7.71
cap "reg_5/r0" "m1_160_1649#" 19.78
cap "reg_5/GND!" "reg_5/reg_one_6/Vdd!" 170.22
cap "m1_160_1649#" "reg_5/reg_one_6/a_33_32#" 7.233
cap "m1_160_1649#" "reg_5/reg_one_6/w" 5.064
cap "mux_8bit_1/mux_one_1/2mux_nr_0/s" "m1_160_1649#" 4.948
cap "reg_5/GND!" "m1_160_1649#" 58.7
cap "mux_8bit_1/mux_one_1/GND!" "reg_5/in1" 86.5763
cap "reg_5/reg_one_6/r1" "reg_5/reg_one_6/Vdd!" 170.22
cap "reg_5/reg_one_6/Vdd!" "reg_5/in1" 16.268
cap "m1_160_1649#" "reg_5/reg_one_6/r1" 58.7
cap "reg_5/r0" "reg_5/in1" 37.21
cap "m1_160_1649#" "reg_5/reg_one_6/tmp" 6.507
cap "m1_160_1649#" "reg_5/in1" 2.844
cap "reg_5/reg_one_6/GND!" "m1_160_1649#" 134.305
cap "mux_8bit_1/mux_one_1/GND!" "reg_5/reg_one_6/Vdd!" 170.22
cap "mux_8bit_1/mux_one_1/GND!" "mux_8bit_1/mux_one_1/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "mux_8bit_1/mux_one_1/GND!" "reg_5/r0" 165.587
cap "mux_8bit_1/mux_one_1/GND!" "m1_160_1649#" 67.786
cap "reg_5/reg_one_6/w" "reg_6/in1" 58.7
cap "reg_6/in1" "reg_6/reg_one_6/w" 5.064
cap "reg_6/reg_one_6/Vdd!" "reg_6/in1" 58.7
cap "reg_6/GND!" "reg_6/reg_one_6/Vdd!" 170.22
cap "reg_5/reg_one_6/GND!" "reg_5/reg_one_6/GND!" 8.88178e-16
cap "reg_6/reg_one_6/r1" "reg_6/in1" 58.7
cap "reg_5/reg_one_6/GND!" "reg_6/in1" -2.417
cap "reg_6/in1" "reg_6/reg_one_6/a_16_27#" 7.71
cap "reg_5/reg_one_6/a_33_32#" "reg_6/in1" -12.339
cap "reg_6/in1" "reg_5/reg_one_6/GND!" -23.072
cap "reg_6/GND!" "reg_6/in1" 58.7
cap "reg_6/reg_one_6/GND!" "reg_6/in1" 124.114
cap "reg_6/r0" "reg_6/reg_one_6/Vdd!" 56.708
cap "reg_6/in1" "reg_6/reg_one_6/a_33_32#" 2.844
cap "reg_5/reg_one_6/w" "reg_6/reg_one_6/Vdd!" 170.22
cap "reg_6/reg_one_6/tmp" "reg_6/in1" 4.461
cap "reg_6/reg_one_6/r1" "reg_6/reg_one_6/Vdd!" 170.22
cap "reg_6/r0" "reg_6/in1" 128.02
cap "m1_1843_1615#" "mux_8bit_2/mux_one_1/sel" 44.76
cap "mux_8bit_2/mux_one_1/2mux_nr_0/in0" "m1_1843_1615#" 15.164
cap "mux_8bit_2/in1_1" "reg_6/reg_one_6/GND!" -1.886
cap "reg_6/reg_one_6/a_33_32#" "reg_6/reg_one_6/GND!" 2.84217e-14
cap "mux_8bit_2/mux_one_1/Vdd!" "reg_6/reg_one_6/w" 170.22
cap "mux_8bit_2/mux_one_1/Vdd!" "mux_8bit_2/mux_one_1/sel" 170.22
cap "mux_8bit_2/mux_one_1/inv2_0/out" "mux_8bit_2/mux_one_1/GND!" 1.42109e-14
cap "reg_6/reg_one_6/GND!" "reg_6/reg_one_6/Vdd!" -7.10543e-15
cap "reg_6/reg_one_6/tmp" "reg_6/reg_one_6/GND!" -7.10543e-15
cap "mux_8bit_2/in1_1" "reg_6/reg_one_6/tmp" -4.818
cap "mux_8bit_2/in1_1" "reg_6/reg_one_6/GND!" 8.836
cap "mux_8bit_2/mux_one_1/inv2_1/in" "m1_1843_1615#" 10.389
cap "reg_6/reg_one_6/a_33_32#" "reg_6/reg_one_6/Vdd!" -7.10543e-15
cap "mux_8bit_2/in1_1" "mux_8bit_2/mux_one_1/GND!" 2.035
cap "mux_8bit_2/in1_1" "mux_8bit_2/mux_one_1/Vdd!" 2.035
cap "mux_8bit_2/in1_1" "reg_6/reg_one_6/w" 97.0214
cap "reg_6/reg_one_6/a_33_32#" "mux_8bit_2/in1_1" 4.389
cap "mux_8bit_2/mux_one_1/inv2_2/out" "m1_1843_1615#" 10.449
cap "m1_1843_1615#" "mux_8bit_2/mux_one_1/GND!" 9.882
cap "mux_8bit_2/mux_one_1/inv2_2/in" "m1_1843_1615#" 3.468
cap "mux_8bit_2/mux_one_1/Vdd!" "m1_1843_1615#" 115.515
cap "m1_1843_1615#" "reg_7/reg_one_6/r1" 55.883
cap "m1_1843_1615#" "reg_7/reg_one_6/r0" 3.468
cap "mux_8bit_2/mux_one_1/2mux_nr_0/out" "reg_7/reg_one_6/Vdd!" 16.268
cap "reg_7/r0" "mux_8bit_2/mux_one_1/GND!" 165.587
cap "reg_7/reg_one_6/port1" "m1_1843_1615#" 7.236
cap "m1_1843_1615#" "reg_7/reg_one_6/a_54_5#" 2.236
cap "reg_7/r0" "m1_1843_1615#" 15.164
cap "reg_7/reg_one_6/Vdd!" "mux_8bit_2/mux_one_1/GND!" 170.22
cap "m1_1843_1615#" "reg_7/reg_one_6/a_21_n13#" 7.739
cap "reg_7/reg_one_6/tmp" "m1_1843_1615#" 1.988
cap "m1_1843_1615#" "reg_7/GND!" 44.76
cap "reg_7/reg_one_6/Vdd!" "reg_7/reg_one_6/r1" 170.22
cap "m1_1843_1615#" "reg_7/reg_one_6/GND!" 1.22
cap "mux_8bit_2/mux_one_1/2mux_nr_0/out" "mux_8bit_2/mux_one_1/GND!" 86.5763
cap "reg_7/reg_one_6/Vdd!" "m1_1843_1615#" 182.638
cap "mux_8bit_2/mux_one_1/GND!" "mux_8bit_2/mux_one_1/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "reg_7/reg_one_6/a_4_n13#" "m1_1843_1615#" 6.919
cap "reg_7/r0" "reg_7/reg_one_6/Vdd!" 56.708
cap "m1_1843_1615#" "reg_7/reg_one_6/tmp" 3.468
cap "m1_1843_1615#" "reg_7/reg_one_6/a_4_n13#" 16.724
cap "m1_1843_1615#" "reg_7/reg_one_6/a_39_5#" 1.524
cap "mux_8bit_2/mux_one_1/2mux_nr_0/out" "reg_7/r0" 37.21
cap "reg_7/reg_one_6/Vdd!" "reg_7/GND!" 170.22
cap "m1_1843_1615#" "reg_7/reg_one_6/port0" 7.698
cap "mux_8bit_2/mux_one_1/GND!" "m1_1843_1615#" 63.195
subcap "a_2406_1698#" -726.229
cap "addsub_2/xor_1/Vdd!" "addsub_2/b1" 33.825
cap "addsub_2/xor_1/b" "addsub_2/xor_1/Vdd!" 33.825
cap "reg_7/reg_one_6/w" "addsub_2/xor_1/Vdd!" 170.22
cap "addsub_2/b1" "m1_1843_1615#" 29.886
cap "addsub_2/a1" "addsub_2/addsub_one_1/b" 36.877
cap "addsub_2/xor_1/b" "m1_1843_1615#" 9.075
cap "addsub_2/a1" "addsub_2/xor_1/a_61_n31#" 2.424
cap "reg_7/reg_one_6/w" "m1_1843_1615#" 44.76
cap "addsub_2/a1" "addsub_2/xor_1/Vdd!" 135.212
cap "reg_7/reg_one_6/Vdd!" "m1_1843_1615#" -0.612
cap "reg_7/reg_one_6/GND!" "m1_1843_1615#" -4.944
cap "addsub_2/a1" "addsub_2/xor_1/a_89_n31#" 2.424
cap "addsub_2/xor_1/Vdd!" "m1_1843_1615#" 27.441
cap "addsub_2/a1" "addsub_2/xor_1/a_61_n1#" 174.249
cap "addsub_2/xor_1/a_61_n31#" "addsub_2/b1" -1.13687e-13
cap "addsub_2/a1" "addsub_2/b1" 2.424
cap "addsub_2/a1" "addsub_2/xor_1/b" 2.424
subcap "m1_2516_1625#" -135.18
cap "addsub_2/addsub_one_1/a_35_n41#" "addsub_2/addsub_one_1/Vdd!" 88.745
cap "addsub_2/addsub_one_1/Vdd!" "addsub_2/addsub_one_1/GND!" 110.483
cap "addsub_2/addsub_one_1/Vdd!" "addsub_2/addsub_one_1/a_11_9#" 90.388
cap "addsub_2/addsub_one_1/a_35_n41#" "m1_1843_1615#" 15.164
cap "addsub_2/addsub_one_1/Vdd!" "addsub_2/addsub_one_1/a_11_n41#" 70.913
cap "m1_1843_1615#" "addsub_2/addsub_one_1/GND!" 44.014
cap "addsub_2/addsub_one_1/Vdd!" "addsub_2/addsub_one_1/a_29_9#" 3.56
cap "addsub_2/addsub_one_1/b" "addsub_2/addsub_one_1/GND!" -2.27374e-13
cap "m1_1843_1615#" "addsub_2/addsub_one_1/Vdd!" 24.343
cap "addsub_2/addsub_one_1/a_78_n41#" "m1_1843_1615#" 37.907
cap "addsub_2/addsub_one_1/Vdd!" "addsub_2/addsub_one_1/b" 42.92
cap "m1_1843_1615#" "addsub_2/s1" 60.348
cap "addsub_2/addsub_one_1/Vdd!" "addsub_2/addsub_one_1/cin" 49.116
cap "addsub_2/a1" "addsub_2/addsub_one_1/Vdd!" 28.644
cap "addsub_2/addsub_one_1/a_29_n41#" "addsub_2/addsub_one_1/Vdd!" 1.78
subcap "m1_2516_1625#" -42.668
subcap "a_2575_1628#" -74.684
cap "m1_1843_1615#" "staticizer_3/GND!" 44.76
cap "m1_1843_1615#" "latch_6/latch_one_1/c" 0.624
cap "m1_1843_1615#" "staticizer_3/c" 44.76
cap "m1_1843_1615#" "latch_6/GND!" 44.76
cap "m1_1843_1615#" "latch_6/in1" 3.468
cap "staticizer_3/staticizer_one_1/c" "m1_1843_1615#" 0.624
cap "staticizer_3/staticizer_one_1/Vdd!" "m1_1843_1615#" 215.801
cap "staticizer_3/staticizer_one_1/Vdd!" "staticizer_3/in1" 73.496
cap "m1_1843_1615#" "latch_6/latch_one_1/a_n5_n54#" 10.065
cap "m1_1843_1615#" "staticizer_3/in1" 13.7
cap "staticizer_3/staticizer_one_1/Vdd!" "latch_6/c" 1242.9
cap "staticizer_3/staticizer_one_1/a_60_n45#" "m1_1843_1615#" 7.779
cap "m1_1843_1615#" "latch_6/latch_one_1/a_30_n35#" 4.116
cap "staticizer_3/staticizer_one_1/a_60_n45#" "staticizer_3/in1" 11.5435
cap "m1_1843_1615#" "latch_6/c" 44.76
cap "latch_6/c" "staticizer_3/in1" 2.13
cap "m1_1843_1615#" "latch_6/latch_one_1/a_12_n54#" 5.754
cap "staticizer_3/staticizer_one_1/Vdd!" "staticizer_3/GND!" 170.22
cap "staticizer_3/staticizer_one_1/Vdd!" "staticizer_3/c" 170.22
cap "staticizer_3/staticizer_one_1/Vdd!" "latch_6/GND!" 170.22
subcap "a_2699_1628#" -179.926
cap "latch_7/out1" "latch_7/c" 2.13
cap "staticizer_3/staticizer_one_1/a_60_n45#" "staticizer_3/staticizer_one_1/out" -2.808
cap "staticizer_3/staticizer_one_1/out" "staticizer_3/staticizer_one_1/Vdd!" 17.674
cap "staticizer_3/staticizer_one_1/a_77_n45#" "staticizer_3/staticizer_one_1/Vdd!" 2.84217e-14
cap "latch_7/latch_one_1/Vdd!" "staticizer_4/staticizer_one_1/a_60_n45#" 2.84217e-14
cap "latch_7/latch_one_1/Vdd!" "latch_7/GND!" 170.22
cap "latch_7/latch_one_1/Vdd!" "staticizer_4/GND!" 70.212
cap "staticizer_3/staticizer_one_1/a_95_n27#" "staticizer_3/staticizer_one_1/out" 2.592
cap "latch_7/out1" "latch_7/latch_one_1/Vdd!" 73.496
cap "latch_7/latch_one_1/Vdd!" "latch_7/c" 1242.9
cap "latch_7/out1" "staticizer_4/staticizer_one_1/a_60_n45#" 11.5435
cap "staticizer_3/staticizer_one_1/out" "staticizer_3/staticizer_one_1/a_77_n45#" 2.844
subcap "a_2764_1623#" -1079.43
subcap "a_2823_1628#" -272.766
cap "latch_8/latch_one_1/Vdd!" "latch_8/out1" -1.162
cap "latch_8/latch_one_1/Vdd!" "staticizer_4/c" 170.22
cap "latch_8/out1" "latch_8/c" -0.42
cap "latch_8/latch_one_1/Vdd!" "latch_8/GND!" 170.22
cap "staticizer_4/staticizer_one_1/Vdd!" "staticizer_4/staticizer_one_1/out" -2.84217e-14
cap "latch_8/latch_one_1/Vdd!" "staticizer_4/GND!" 65.88
cap "staticizer_5/staticizer_one_1/Vdd!" "staticizer_5/c" 170.22
cap "staticizer_5/staticizer_one_1/Vdd!" "latch_8/c" 1242.9
cap "staticizer_5/staticizer_one_1/Vdd!" "latch_8/out1" 73.496
cap "staticizer_5/staticizer_one_1/Vdd!" "staticizer_5/GND!" 170.22
cap "latch_8/c" "latch_8/out1" 2.13
cap "latch_8/out1" "staticizer_5/staticizer_one_1/a_60_n45#" 11.5435
cap "latch_4/GND!" "latch_4/latch_one_0/Vdd!" 169.482
cap "latch_4/c" "latch_4/out0" 0.492
cap "latch_4/latch_one_0/Vdd!" "latch_4/out0" 73.522
cap "latch_4/c" "latch_4/latch_one_0/Vdd!" 1061.91
cap "staticizer_1/staticizer_one_0/a_60_n45#" "latch_4/out0" 57.7175
cap "latch_4/latch_one_0/a_12_n54#" "latch_4/latch_one_0/Vdd!" 1.13687e-13
cap "latch_4/GND!" "staticizer_1/c" 170.22
cap "latch_4/latch_one_0/a_n5_n54#" "latch_4/latch_one_0/Vdd!" -5.68434e-14
cap "latch_4/GND!" "latch_4/out0" 18.828
cap "latch_4/GND!" "latch_4/c" 188.69
cap "staticizer_1/c" "latch_4/out0" 1.42109e-14
cap "staticizer_1/staticizer_one_0/a_60_n45#" "latch_4/latch_one_0/Vdd!" -1.13687e-13
subcap "a_109_1800#" -141.196
subcap "data_in0" -6.948
subcap "ld" -296.37
subcap "rx0" -1780.02
cap "latch_4/Vdd!" "staticizer_0/staticizer_one_0/a_60_n45#" -4.648
cap "latch_0/latch_one_0/a_n5_n54#" "latch_4/GND!" 5.68434e-14
cap "latch_0/c" "latch_4/GND!" 188.69
cap "latch_4/Vdd!" "latch_0/in0" 67.0625
cap "latch_4/Vdd!" "latch_0/latch_one_0/a_n5_n54#" 1.13687e-13
cap "latch_4/Vdd!" "latch_0/c" 1061.91
cap "latch_4/in0" "latch_4/latch_one_0/a_n5_n54#" 69.3743
cap "staticizer_0/staticizer_one_0/a_60_n45#" "latch_0/out0" 57.7175
cap "latch_4/in0" "latch_0/c" 58.7
cap "latch_0/out0" "latch_0/c" 0.492
cap "latch_4/Vdd!" "latch_4/GND!" 443.576
cap "latch_0/in0" "latch_0/latch_one_0/a_n5_n54#" 32.9814
cap "latch_4/in0" "latch_4/GND!" 59.993
cap "latch_0/out0" "latch_4/GND!" 18.828
cap "latch_4/Vdd!" "latch_4/in0" 565.557
cap "latch_4/Vdd!" "latch_0/out0" 73.522
subcap "m1_160_1825#" -2600.83
subcap "m1_136_1836#" -27.754
cap "staticizer_0/GND!" "shift_0/a0" 243.645
cap "staticizer_0/Vdd!" "latch_0/out0" 35.354
cap "staticizer_0/c" "staticizer_0/GND!" 170.22
cap "staticizer_0/c" "shift_0/a0" 76.935
cap "latch_0/out0" "shift_0/shift_one_0/ad" 58.7
cap "staticizer_0/GND!" "staticizer_0/Vdd!" 32.106
cap "shift_0/a0" "staticizer_0/Vdd!" -12.11
cap "latch_0/out0" "shift_0/shift_one_0/Vdd!" 19.78
cap "staticizer_0/GND!" "shift_0/shift_one_0/ad" 170.22
cap "staticizer_0/Vdd!" "staticizer_0/staticizer_one_0/a_60_n45#" -2.744
cap "staticizer_0/GND!" "latch_0/out0" 6.22
cap "shift_0/a0" "shift_0/shift_one_0/ad" 125.762
cap "staticizer_0/c" "latch_0/out0" 7.69567
cap "staticizer_0/staticizer_one_0/a_60_n45#" "latch_0/out0" 31.249
cap "rx0" "m1_739_1711#" 58.7
cap "shift_0/u" "rx0" 58.7
cap "shift_0/shift_one_0/inv_2/out" "m1_160_1825#" 25.522
cap "shift_0/shift_one_0/Vdd!" "m1_160_1825#" 91.858
cap "rx0" "shift_0/shift_one_0/Vdd!" 7.239
cap "shift_0/shift_one_0/m1_n60_n65#" "m1_160_1825#" 11.825
cap "shift_0/shift_one_0/inv_3/GND!" "m1_160_1825#" 21.418
cap "shift_0/GND!" "m1_160_1825#" 58.7
cap "shift_0/GND!" "m1_739_1711#" 170.22
cap "m1_739_1711#" "m1_160_1825#" 58.7
cap "rx0" "shift_0/shift_one_0/inv_2/in" 14.74
cap "shift_0/u" "shift_0/GND!" 170.22
cap "shift_0/shift_one_0/inv_3/GND!" "rx0" 11.43
cap "shift_0/u" "m1_160_1825#" 58.7
cap "rx0" "shift_0/GND!" 58.7
cap "shift_0/shift_one_0/inv_3/GND!" "rx0" 6.096
cap "latch_3/latch_one_0/a_n5_n54#" "shift_0/o0" 57.7175
cap "shift_0/shift_one_0/inv_3/GND!" "m1_160_1825#" 3.152
cap "m1_160_1825#" "latch_3/latch_one_0/a_n5_n54#" 30.853
cap "rx0" "shift_0/s" 58.7
cap "m1_160_1825#" "shift_0/s" 58.7
cap "latch_3/Vdd!" "latch_3/latch_one_0/a_n5_n54#" -1.13687e-13
cap "latch_3/latch_one_0/a_12_n54#" "m1_160_1825#" 4.95
cap "latch_3/latch_one_0/c" "rx0" 3.12
cap "latch_3/latch_one_0/c" "m1_160_1825#" 1.248
cap "shift_0/o0" "shift_0/shift_one_0/inv_3/Vdd!" 1.162
cap "latch_3/GND!" "shift_0/o0" 30.043
cap "rx0" "shift_0/shift_one_0/inv_3/Vdd!" 7.239
cap "rx0" "latch_3/GND!" 107.383
cap "m1_160_1825#" "latch_3/GND!" 66.689
cap "m1_160_1825#" "shift_0/shift_one_0/inv_3/Vdd!" 72.651
cap "latch_3/Vdd!" "latch_3/GND!" 170.22
cap "shift_0/shift_one_0/2mux_nr_1/GND!" "shift_0/shift_one_0/inv_3/in" 1.42109e-14
cap "rx0" "shift_0/o0" 20.945
cap "m1_160_1825#" "shift_0/o0" 2.184
cap "latch_3/Vdd!" "shift_0/o0" 9.594
cap "latch_3/Vdd!" "rx0" 58.7
cap "shift_0/o0" "shift_0/shift_one_0/inv_3/in" 57.7175
cap "latch_3/Vdd!" "m1_160_1825#" 64.715
cap "m1_160_1825#" "shift_0/shift_one_0/inv_3/in" 8.599
cap "shift_0/s" "latch_3/GND!" 170.22
cap "latch_3/Vdd!" "shift_0/shift_one_0/inv_3/in" 46.174
cap "fblock_0/fblock_one_0/2mux_nr_2/out" "latch_3/out0" 19.302
cap "fblock_0/fblock_one_0/2mux_nr_2/in0" "fblock_0/a0" 4.389
cap "latch_3/c" "latch_3/latch_one_0/Vdd!" -0.358
cap "fblock_0/fblock_one_0/2mux_nr_2/GND!" "latch_3/out0" 38.323
cap "fblock_0/GND!" "fblock_0/fblock_one_1/g3" 207.194
cap "fblock_0/fblock_one_0/2mux_nr_2/a_n17_n11#" "fblock_0/a0" 11.004
cap "fblock_0/GND!" "fblock_0/fblock_one_1/inv_2/GND!" 15.278
cap "fblock_0/a0" "latch_3/latch_one_0/GND!" 0.083
cap "latch_3/c" "fblock_0/a0" 78.258
cap "fblock_0/GND!" "fblock_0/a0" 58.7
cap "fblock_0/fblock_one_1/g2" "fblock_0/a0" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_2/in1" "fblock_0/a0" 5.115
cap "fblock_0/fblock_one_0/2mux_nr_2/out" "fblock_0/a0" 9.081
cap "fblock_0/fblock_one_0/2mux_nr_2/GND!" "fblock_0/a0" 56.9869
cap "latch_3/latch_one_0/Vdd!" "latch_3/latch_one_0/a_12_n54#" 2.84217e-14
cap "latch_3/c" "latch_3/latch_one_0/GND!" 2.84217e-14
cap "fblock_0/fblock_one_1/g3" "latch_3/out0" 58.7
cap "latch_3/c" "fblock_0/GND!" 170.22
cap "latch_3/latch_one_0/Vdd!" "latch_3/out0" 0.959
cap "fblock_0/GND!" "fblock_0/fblock_one_1/g2" 207.194
cap "fblock_0/GND!" "fblock_0/fblock_one_1/inv_2/out" 25.243
cap "fblock_0/GND!" "fblock_0/fblock_one_1/inv_1/out" 49.479
cap "fblock_0/a0" "latch_3/out0" 4.948
cap "m1_739_1711#" "fblock_0/fblock_one_1/inv_2/out" 2.475
cap "m1_739_1711#" "fblock_0/fblock_one_1/inv_1/out" 2.475
cap "fblock_0/fblock_one_0/2mux_nr_2/in0" "latch_3/out0" 7.975
cap "fblock_0/a0" "fblock_0/fblock_one_1/g3" 542.798
cap "fblock_0/fblock_one_0/2mux_nr_2/a_n17_n11#" "latch_3/out0" 14.683
cap "fblock_0/a0" "fblock_0/fblock_one_0/2mux_nr_2/Vdd!" 82.685
cap "fblock_0/GND!" "fblock_0/fblock_one_1/Vdd!" 109.785
cap "latch_3/latch_one_0/GND!" "latch_3/out0" 1.209
cap "latch_3/c" "latch_3/out0" 140.424
cap "fblock_0/GND!" "latch_3/out0" 58.7
cap "fblock_0/fblock_one_1/g2" "latch_3/out0" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_2/in1" "latch_3/out0" 9.35
cap "fblock_0/fblock_one_1/inv_4/Vdd!" "fblock_0/fblock_one_1/inv_4/out" 2.475
cap "m1_160_1825#" "fblock_0/fblock_one_0/inv_0/GND!" 20.977
cap "rx0" "latch_1/latch_one_0/a_n5_n54#" 7.807
cap "m1_160_1825#" "latch_1/latch_one_0/a_12_n54#" 9.731
cap "rx0" "fblock_0/fblock_one_0/inv_0/in" 2.844
cap "fblock_0/fblock_one_1/inv_3/out" "latch_1/GND!" 49.479
cap "fblock_0/f0" "latch_1/latch_one_0/a_n5_n54#" 57.7175
cap "fblock_0/fblock_one_1/inv_4/Vdd!" "rx0" 162.528
cap "m1_160_1825#" "latch_1/latch_one_0/a_n5_n54#" 43.4
cap "m1_160_1825#" "fblock_0/fblock_one_0/inv_0/in" 4.123
cap "fblock_0/fblock_one_1/g1" "rx0" 58.7
cap "fblock_0/fblock_one_1/inv_4/Vdd!" "fblock_0/f0" 18.792
cap "m1_160_1825#" "fblock_0/fblock_one_1/inv_4/Vdd!" 117.4
cap "rx0" "fblock_0/f0" 13.492
cap "fblock_0/fblock_one_1/g0" "rx0" 58.7
cap "fblock_0/fblock_one_1/inv_4/out" "latch_1/GND!" 17.226
cap "m1_160_1825#" "fblock_0/fblock_one_1/g1" 58.7
cap "fblock_0/fblock_one_1/inv_4/GND!" "latch_1/GND!" 10.044
cap "fblock_0/fblock_one_0/f" "rx0" 85.724
cap "fblock_0/fblock_one_1/inv_4/Vdd!" "latch_1/GND!" 497.855
cap "m1_160_1825#" "fblock_0/f0" 18.093
cap "m1_160_1825#" "fblock_0/fblock_one_1/g0" 58.7
cap "fblock_0/fblock_one_0/inv_0/GND!" "fblock_0/fblock_one_0/inv_0/in" 5.68434e-14
cap "fblock_0/fblock_one_1/inv_4/Vdd!" "fblock_0/fblock_one_1/inv_3/out" 2.475
cap "rx0" "latch_1/GND!" 58.7
cap "fblock_0/fblock_one_1/g1" "latch_1/GND!" 207.194
cap "m1_160_1825#" "latch_1/latch_one_0/c" 4.324
cap "fblock_0/f0" "latch_1/GND!" 12.326
cap "fblock_0/fblock_one_1/g0" "latch_1/GND!" 198.791
cap "m1_160_1825#" "latch_1/GND!" 69.742
subcap "a_678_1804#" -2520.41
cap "addsub_0/b0" "addsub_0/xor_0/a_69_n42#" 2.457
cap "addsub_0/sub" "m1_833_1741#" 33.825
cap "rx0" "latch_1/latch_one_0/a_30_n35#" 4.828
cap "addsub_0/xor_0/GND!" "m1_833_1741#" 33.825
cap "addsub_0/b0" "addsub_0/xor_0/GND!" 12.382
cap "rx0" "addsub_0/b0" 2.764
cap "rx0" "addsub_0/xor_0/Vdd!" 8.496
cap "latch_1/c" "latch_1/latch_one_0/Vdd!" -0.358
cap "rx0" "latch_1/latch_one_0/Vdd!" -1.405
cap "latch_1/c" "latch_1/out0" 144.632
cap "rx0" "latch_1/latch_one_0/a_n5_n54#" 4.948
cap "rx0" "addsub_0/sub" 11.825
cap "rx0" "latch_1/out0" 9.182
cap "latch_1/out0" "latch_1/latch_one_0/a_30_n54#" 1.524
cap "latch_1/c" "m1_833_1741#" 170.22
cap "rx0" "addsub_0/xor_0/GND!" 11.825
cap "rx0" "latch_1/latch_one_0/a_12_n54#" 4.948
cap "addsub_0/b0" "addsub_0/xor_0/GND!" 126.189
cap "latch_1/out0" "latch_1/latch_one_0/Vdd!" 1.221
cap "rx0" "latch_1/c" 58.7
cap "latch_1/out0" "latch_1/latch_one_0/a_n5_n54#" 15.975
cap "rx0" "addsub_0/xor_0/GND!" 12.213
cap "latch_1/out0" "latch_1/latch_one_0/GND!" 2.361
cap "addsub_0/sub" "latch_1/out0" 11.825
cap "latch_1/latch_one_0/Vdd!" "rx0" -4.367
cap "addsub_0/xor_0/GND!" "latch_1/out0" 11.825
cap "latch_1/latch_one_0/GND!" "latch_1/out0" 3.821
cap "addsub_0/addsub_one_1/GND!" "rx0" 20.114
cap "rx0" "addsub_0/addsub_one_0/a_35_n41#" 19.78
cap "m1_833_1741#" "addsub_0/addsub_one_0/Vdd!" 37.635
cap "m1_833_1741#" "addsub_0/addsub_one_1/GND!" 46.631
cap "m1_833_1741#" "addsub_0/addsub_one_1/a_11_9#" 46.605
cap "m1_833_1741#" "addsub_0/addsub_one_1/a" 24.476
cap "a_678_1804#" "addsub_0/addsub_one_0/cout" 12.85
cap "m1_833_1741#" "addsub_0/addsub_one_1/Vdd!" 24.432
cap "addsub_0/addsub_one_0/a_89_9#" "rx0" 4.7
cap "addsub_0/addsub_one_0/GND!" "m1_160_1825#" 6.918
cap "rx0" "addsub_0/xor_0/a" 2.424
cap "addsub_0/addsub_one_0/a_89_n41#" "rx0" 2.35
cap "a_678_1804#" "addsub_0/addsub_one_0/Vdd!" 28.817
cap "a_678_1804#" "addsub_0/addsub_one_1/GND!" 28.848
cap "addsub_0/addsub_one_1/a_11_n41#" "addsub_0/addsub_one_0/Vdd!" 2.475
cap "addsub_0/addsub_one_0/Vdd!" "addsub_0/addsub_one_1/a_11_9#" 2.475
cap "addsub_0/xor_0/a_61_n1#" "rx0" 56.052
cap "addsub_0/addsub_one_0/GND!" "rx0" 5.439
cap "addsub_0/addsub_one_1/a" "addsub_0/addsub_one_0/Vdd!" 18.096
cap "addsub_0/addsub_one_0/a_78_n41#" "rx0" 11.825
cap "addsub_0/addsub_one_0/Vdd!" "m1_160_1825#" 50.747
cap "addsub_0/addsub_one_1/GND!" "m1_160_1825#" 18.211
cap "m1_160_1825#" "addsub_0/addsub_one_0/a_35_n41#" 69.173
cap "addsub_0/addsub_one_0/b" "rx0" 61.31
cap "m1_833_1741#" "addsub_0/addsub_one_1/a_11_n41#" 31.965
cap "addsub_0/addsub_one_0/Vdd!" "rx0" 89.653
cap "rx0" "addsub_0/xor_0/b" 2.424
subcap "m1_833_1741#" -5626.52
subcap "a_841_1801#" -38.45
cap "latch_2/out0" "latch_2/Vdd!" 59.921
cap "latch_2/latch_one_0/a_n5_n54#" "addsub_0/s0" 57.7175
cap "reg_0/reg_one_7/r0" "rx0" 19.78
cap "rx0" "latch_2/latch_one_0/a_30_n35#" 1.524
cap "addsub_0/addsub_one_1/GND!" "latch_2/c" 170.22
cap "rx0" "latch_2/Vdd!" 116.636
cap "latch_2/out0" "latch_2/latch_one_0/a_n5_n54#" 12.196
cap "rx0" "addsub_0/addsub_one_0/b" -2.068
cap "addsub_0/addsub_one_1/GND!" "addsub_0/addsub_one_1/a" -1.756
cap "addsub_0/addsub_one_1/GND!" "addsub_0/s0" 76.9567
cap "addsub_0/addsub_one_1/GND!" "a_678_1804#" 131.528
cap "latch_2/c" "a_678_1804#" 81.378
cap "rx0" "latch_2/latch_one_0/a_n5_n54#" 6.195
cap "addsub_0/addsub_one_1/GND!" "addsub_0/a_127_1064#" 16.962
cap "latch_2/latch_one_0/a_12_n54#" "latch_2/out0" 12.473
cap "addsub_0/addsub_one_1/GND!" "latch_2/out0" 109.48
cap "latch_2/c" "latch_2/out0" 499.044
cap "addsub_0/addsub_one_1/GND!" "reg_0/reg_one_7/r0" 56.708
cap "latch_2/out0" "latch_2/latch_one_0/a_30_n54#" 2.592
cap "addsub_0/addsub_one_1/GND!" "rx0" 75.673
cap "addsub_0/a_127_1064#" "a_678_1804#" 1.486
cap "latch_2/out0" "addsub_0/s0" 4.948
cap "latch_2/latch_one_0/a_12_n54#" "rx0" 37.778
cap "latch_2/c" "rx0" 61.544
cap "addsub_0/addsub_one_1/GND!" "latch_2/Vdd!" 451.882
cap "addsub_0/addsub_one_0/GND!" "latch_2/out0" 3.399
cap "latch_2/c" "latch_2/Vdd!" -0.358
cap "reg_0/reg_one_7/r0" "a_678_1804#" 17.308
cap "rx0" "addsub_0/s0" 3.468
cap "addsub_0/addsub_one_1/a" "latch_2/Vdd!" 0.312
cap "latch_2/Vdd!" "addsub_0/s0" 19.399
cap "a_678_1804#" "latch_2/Vdd!" 58.7
cap "reg_0/reg_one_7/r0" "latch_2/out0" 63.6875
cap "rx0" "latch_2/out0" 4.341
cap "rx0" "addsub_0/addsub_one_0/GND!" 7.942
cap "addsub_0/addsub_one_0/a_35_n41#" "latch_2/out0" -1.814
cap "reg_0/reg_one_7/Vdd!" "reg_0/reg_one_7/GND!" 170.22
cap "reg_0/reg_one_7/r1" "reg_0/port01" 58.7
cap "reg_0/reg_one_7/r1" "reg_0/port00" 70.642
cap "reg_0/reg_one_7/tmp" "reg_0/port00" 4.948
cap "reg_0/reg_one_7/r0" "reg_0/reg_one_7/GND!" -7.416
cap "reg_0/reg_one_7/GND!" "reg_0/port01" 114.209
cap "reg_0/reg_one_7/Vdd!" "reg_0/port01" 58.7
cap "reg_0/reg_one_7/GND!" "reg_0/port00" 167.028
cap "reg_0/reg_one_7/Vdd!" "reg_0/port00" 136.941
cap "reg_0/w" "reg_0/reg_one_7/GND!" 170.22
cap "reg_0/reg_one_7/Vdd!" "reg_0/w" 1.77636e-15
cap "reg_0/reg_one_7/r0" "reg_0/port01" 23.228
cap "reg_0/reg_one_7/r0" "reg_0/port00" -7.416
cap "reg_0/reg_one_7/a_21_n13#" "reg_0/port00" 20.118
cap "reg_0/w" "reg_0/port01" 127.744
cap "reg_0/w" "reg_0/port00" 434.25
cap "reg_0/reg_one_7/r1" "reg_0/reg_one_7/GND!" 170.22
cap "reg_0/reg_one_7/a_4_n13#" "reg_0/port00" 24.041
cap "reg_1/reg_one_7/GND!" "reg_1/w" 170.22
cap "reg_1/reg_one_7/GND!" "reg_1/port01" 114.209
cap "reg_1/reg_one_7/Vdd!" "reg_1/port01" 58.7
cap "reg_1/port01" "reg_1/reg_one_7/r0" 47.952
cap "reg_1/reg_one_7/GND!" "reg_1/port00" 171.438
cap "reg_1/reg_one_7/r1" "reg_1/port01" 58.7
cap "reg_1/port01" "reg_1/w" 127.744
cap "reg_1/reg_one_7/Vdd!" "reg_1/port00" 75.004
cap "reg_1/port00" "reg_1/reg_one_7/a_4_n13#" 118.494
cap "reg_1/port00" "reg_1/reg_one_7/r0" 21.144
cap "reg_1/reg_one_7/r1" "reg_1/port00" 60.064
cap "reg_1/port00" "reg_1/port01" 3.85
cap "reg_1/port00" "reg_1/w" 125.762
cap "reg_1/port00" "reg_1/reg_one_7/tmp" 7.096
cap "reg_1/reg_one_7/GND!" "reg_1/reg_one_7/Vdd!" 170.22
cap "reg_1/port00" "reg_1/reg_one_7/a_21_n13#" 2.238
cap "reg_1/reg_one_7/GND!" "reg_1/reg_one_7/r0" 56.708
cap "reg_1/reg_one_7/r1" "reg_1/reg_one_7/GND!" 170.22
cap "reg_2/reg_one_7/Vdd!" "reg_1/port00" 75.004
cap "reg_2/w" "reg_2/reg_one_7/GND!" 170.22
cap "reg_2/w" "reg_2/port01" 94.2122
cap "reg_1/port00" "reg_2/reg_one_7/a_4_n13#" 118.494
cap "reg_1/port00" "reg_2/reg_one_7/tmp" 7.096
cap "reg_2/reg_one_7/Vdd!" "reg_2/reg_one_7/GND!" 170.22
cap "reg_2/reg_one_7/Vdd!" "reg_2/port01" 58.7
cap "reg_1/port00" "reg_2/reg_one_7/r1" 60.064
cap "reg_1/port00" "reg_2/reg_one_7/r0" 21.144
cap "reg_1/port00" "reg_2/reg_one_7/GND!" 120.488
cap "reg_1/port00" "reg_2/port01" 3.85
cap "reg_2/reg_one_7/r1" "reg_2/port01" 58.7
cap "reg_2/reg_one_7/r1" "reg_2/reg_one_7/GND!" 170.22
cap "reg_2/reg_one_7/r0" "reg_2/port01" 47.952
cap "reg_2/reg_one_7/r0" "reg_2/reg_one_7/GND!" 56.708
cap "reg_2/port01" "reg_2/reg_one_7/GND!" 114.209
cap "reg_1/port00" "reg_2/w" 92.2312
cap "reg_1/port00" "reg_2/reg_one_7/a_21_n13#" 2.238
cap "reg_2/port00" "reg_2/reg_one_7/GND!" 50.95
cap "reg_2/port00" "reg_3/reg_one_7/r0" 21.144
cap "reg_3/port01" "reg_2/port01" 73.199
cap "reg_3/port01" "reg_3/reg_one_7/GND!" 1.628
cap "reg_2/w" "reg_2/port00" 33.5312
cap "reg_2/port00" "reg_3/port01" 3.85
cap "reg_2/port00" "reg_3/reg_one_7/tmp" 7.096
cap "reg_2/port01" "reg_3/reg_one_7/r1" 58.7
cap "reg_3/reg_one_7/r1" "reg_3/reg_one_7/GND!" 170.22
cap "reg_2/port01" "reg_3/reg_one_7/Vdd!" 58.7
cap "reg_3/reg_one_7/Vdd!" "reg_3/reg_one_7/GND!" 170.22
cap "reg_3/w" "reg_3/port01" 5.072
cap "reg_2/port01" "reg_3/reg_one_7/GND!" 111.819
cap "reg_2/port00" "reg_3/reg_one_7/r1" 60.064
cap "reg_2/port00" "reg_3/reg_one_7/Vdd!" 74.473
cap "reg_2/port00" "reg_3/reg_one_7/GND!" 66.192
cap "reg_2/port00" "reg_3/port00" 7.59
cap "reg_2/port01" "reg_3/reg_one_7/r0" 47.952
cap "reg_3/reg_one_7/r0" "reg_3/reg_one_7/GND!" 56.708
cap "reg_3/reg_one_7/a_4_n13#" "reg_2/port00" 118.494
cap "reg_2/w" "reg_2/port01" 33.5312
cap "reg_3/reg_one_7/a_21_n13#" "reg_2/port00" 2.238
subcap "m1_1343_1791#" -536.026
cap "mux_8bit_0/mux_one_0/inv2_2/out" "mux_8bit_0/in0_0" 29.025
cap "reg_3/port01" "reg_3/reg_one_7/GND!" -1.039
cap "m1_739_1711#" "mux_8bit_0/in0_0" 58.7
cap "m1_739_1711#" "mux_8bit_0/mux_one_0/inv2_0/Vdd!" 2.84217e-14
cap "mux_8bit_0/sel" "mux_8bit_0/GND!" 156.28
cap "mux_8bit_0/mux_one_0/inv2_1/in" "mux_8bit_0/in0_0" 19.462
cap "reg_3/reg_one_7/GND!" "reg_3/port00" 93.66
cap "mux_8bit_0/in0_0" "mux_8bit_0/mux_one_0/inv2_1/GND!" 12.279
cap "reg_3/port00" "reg_3/w" 125.762
cap "m1_739_1711#" "mux_8bit_0/GND!" 156.28
cap "reg_3/w" "mux_8bit_0/GND!" 165.45
cap "mux_8bit_0/sel" "reg_3/port01" 58.7
cap "mux_8bit_0/mux_one_0/inv2_0/Vdd!" "mux_8bit_0/in0_0" 20.196
cap "reg_3/reg_one_7/GND!" "reg_3/w" -2.84217e-14
cap "mux_8bit_0/in0_0" "mux_8bit_0/out0" 30.603
cap "reg_3/port01" "m1_739_1711#" 58.7
cap "reg_3/port01" "reg_3/w" 127.744
cap "reg_3/port00" "reg_3/reg_one_7/GND!" -3.379
cap "reg_3/port00" "reg_3/reg_one_7/Vdd!" -2.898
cap "mux_8bit_0/sel" "mux_8bit_0/in0_0" 58.7
cap "reg_3/port01" "mux_8bit_0/mux_one_0/inv2_1/GND!" 63.013
cap "reg_3/reg_one_7/GND!" "reg_3/reg_one_7/Vdd!" -7.10543e-15
subcap "m1_1434_1830#" -93.412
cap "a_678_1804#" "reg_4/reg_one_7/r1" 58.7
cap "reg_4/reg_one_7/tmp" "m1_1343_1791#" 2.496
cap "reg_4/reg_one_7/GND!" "reg_4/reg_one_7/r1" 156.28
cap "a_678_1804#" "reg_4/reg_one_7/GND!" 170.519
cap "m1_1343_1791#" "reg_4/reg_one_7/a_4_n13#" 47.175
cap "m1_1343_1791#" "mux_8bit_0/mux_one_0/inv2_1/GND!" 6.72
cap "reg_4/port01" "reg_4/w" 5.072
cap "m1_1343_1791#" "reg_4/port01" 4.95
cap "m1_1343_1791#" "reg_4/reg_one_7/r0" 21.028
cap "m1_1343_1791#" "reg_4/reg_one_7/Vdd!" 75.802
cap "mux_8bit_0/mux_one_0/2mux_nr_0/out" "reg_4/reg_one_7/r0" 13.286
cap "a_678_1804#" "mux_8bit_0/mux_one_0/inv2_1/GND!" -6.916
cap "mux_8bit_0/mux_one_0/2mux_nr_0/out" "reg_4/reg_one_7/Vdd!" 2.324
cap "reg_4/port01" "reg_4/reg_one_7/GND!" 1.628
cap "a_678_1804#" "reg_4/port01" 73.199
cap "reg_4/reg_one_7/r0" "reg_4/reg_one_7/GND!" 52.092
cap "reg_4/w" "reg_4/reg_one_7/GND!" -5.072
cap "reg_4/reg_one_7/r0" "a_678_1804#" 47.952
cap "m1_1343_1791#" "reg_4/reg_one_7/r1" 59.948
cap "m1_1343_1791#" "mux_8bit_0/mux_one_0/inv2_1/in" -1.132
cap "mux_8bit_0/mux_one_0/inv2_1/GND!" "mux_8bit_0/mux_one_0/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "reg_4/reg_one_7/Vdd!" "a_678_1804#" 58.7
cap "reg_4/reg_one_7/Vdd!" "reg_4/reg_one_7/GND!" 156.28
cap "m1_1343_1791#" "reg_4/reg_one_7/GND!" 135.05
cap "m1_1343_1791#" "reg_4/port00" 8.162
cap "addsub_1/b0" "addsub_1/addsub_one_0/Vdd!" 31.075
cap "m1_1343_1791#" "reg_4/reg_one_7/Vdd!" -2.948
cap "reg_4/port00" "addsub_1/addsub_one_0/Vdd!" 22.684
cap "reg_4/reg_one_7/GND!" "reg_4/port00" 63.6875
cap "addsub_1/b0" "reg_4/port00" 135.335
cap "addsub_1/b0" "reg_4/w" 156.28
cap "reg_4/reg_one_7/GND!" "m1_1343_1791#" -8.24
cap "addsub_1/addsub_one_0/Vdd!" "m1_1343_1791#" 11.825
cap "addsub_1/b0" "m1_1343_1791#" 15.95
cap "addsub_1/b0" "addsub_1/xor_0/GND!" 46.222
cap "addsub_1/addsub_one_0/Vdd!" "reg_4/port01" 11.825
cap "addsub_1/b0" "reg_4/port01" 23.65
cap "reg_4/port00" "m1_1343_1791#" -7.348
cap "reg_4/w" "m1_1343_1791#" 58.7
cap "addsub_1/b0" "addsub_1/xor_0/a_61_n1#" 1.77636e-15
cap "reg_4/w" "reg_4/port01" 127.744
cap "reg_4/port00" "addsub_1/xor_0/a_61_n1#" 50.284
cap "reg_4/reg_one_7/GND!" "m1_1343_1791#" -3.379
cap "reg_4/reg_one_7/GND!" "reg_4/port01" -1.039
subcap "a_1716_1801#" -30.357
cap "a_2510_1893#" "addsub_1/addsub_one_1/GND!" 55.796
cap "a_678_1804#" "addsub_1/addsub_one_1/GND!" 48.35
cap "addsub_1/addsub_one_1/a_11_n41#" "addsub_1/addsub_one_0/Vdd!" 2.475
cap "a_2510_1893#" "addsub_1/addsub_one_0/cout" 14.329
cap "a_2510_1893#" "addsub_1/s0" 41.11
cap "addsub_1/addsub_one_0/cout" "a_678_1804#" 17.812
cap "addsub_1/addsub_one_0/b" "a_2510_1893#" 4.204
cap "a_2510_1893#" "addsub_1/addsub_one_0/a_78_n41#" 4.204
cap "a_2510_1893#" "addsub_1/addsub_one_1/a" 8.408
cap "addsub_1/addsub_one_1/a_11_9#" "m1_833_1741#" 46.605
cap "addsub_1/addsub_one_0/a_35_n41#" "addsub_1/addsub_one_1/GND!" 5.68434e-14
cap "m1_1343_1791#" "addsub_1/addsub_one_0/Vdd!" 32.72
cap "a_2510_1893#" "addsub_1/addsub_one_0/a_89_n41#" 11.175
cap "addsub_1/addsub_one_0/Vdd!" "addsub_1/s0" -12.402
cap "addsub_1/addsub_one_1/a" "addsub_1/addsub_one_0/Vdd!" 16.848
cap "addsub_1/addsub_one_0/a_35_n41#" "m1_1343_1791#" 24.622
cap "addsub_1/addsub_one_0/Vdd!" "m1_833_1741#" -0.645
cap "addsub_1/addsub_one_0/GND!" "a_2510_1893#" 28.155
cap "addsub_1/addsub_one_1/GND!" "m1_1343_1791#" 55.484
cap "addsub_1/addsub_one_1/GND!" "addsub_1/s0" 76.9567
cap "addsub_1/addsub_one_0/b" "addsub_1/addsub_one_1/GND!" -5.68434e-14
cap "addsub_1/addsub_one_1/a_11_n41#" "m1_833_1741#" 24.2
cap "addsub_1/addsub_one_1/Vdd!" "m1_833_1741#" 21.003
cap "addsub_1/addsub_one_1/GND!" "m1_833_1741#" 91.552
cap "addsub_1/addsub_one_0/cout" "m1_833_1741#" 7.654
cap "latch_5/latch_one_0/a_n5_n54#" "addsub_1/s0" 19.2392
cap "addsub_1/addsub_one_1/a" "m1_833_1741#" 23.7
cap "addsub_1/addsub_one_1/a_11_9#" "addsub_1/addsub_one_0/Vdd!" 2.475
cap "a_678_1804#" "addsub_1/addsub_one_0/Vdd!" 9.108
cap "a_2510_1893#" "addsub_1/addsub_one_0/a" 4.204
cap "addsub_1/addsub_one_0/GND!" "m1_1343_1791#" 10.505
cap "addsub_1/addsub_one_0/a_35_n41#" "a_2510_1893#" 4.204
cap "addsub_1/addsub_one_1/a_11_n41#" "a_2510_1893#" 10.65
subcap "a_1776_1804#" -21.084
subcap "a_1716_1801#" -99.769
cap "addsub_1/s0" "staticizer_2/Vdd!" 19.399
cap "staticizer_2/c" "a_678_1804#" 76.935
cap "staticizer_2/in0" "latch_5/latch_one_0/a_12_n54#" 9.731
cap "staticizer_2/Vdd!" "staticizer_2/GND!" 311.576
cap "addsub_1/s0" "addsub_1/GND!" 19.2392
cap "latch_5/c" "staticizer_2/Vdd!" 1070.67
cap "staticizer_2/in0" "latch_5/latch_one_0/a_n5_n54#" 59.375
cap "staticizer_2/Vdd!" "a_678_1804#" 117.4
cap "staticizer_2/in0" "staticizer_2/c" 63.648
cap "staticizer_2/in0" "latch_5/latch_one_0/a_30_n54#" 1.524
cap "latch_5/c" "staticizer_2/GND!" 170.132
cap "a_678_1804#" "staticizer_2/GND!" 181.284
cap "latch_5/latch_one_0/a_12_n54#" "staticizer_2/Vdd!" 1.13687e-13
cap "staticizer_2/in0" "addsub_1/s0" 4.324
cap "addsub_1/s0" "latch_5/latch_one_0/a_n5_n54#" 57.7175
cap "staticizer_2/in0" "staticizer_2/Vdd!" 229.112
cap "latch_5/c" "a_678_1804#" 81.378
cap "staticizer_2/in0" "staticizer_2/staticizer_one_0/a_77_n45#" 9.998
cap "staticizer_2/in0" "staticizer_2/staticizer_one_0/a_60_n45#" 212.283
cap "staticizer_2/in0" "staticizer_2/GND!" 167.247
cap "staticizer_2/c" "staticizer_2/GND!" 156.28
cap "staticizer_2/in0" "latch_5/c" 75.182
subcap "m1_1843_1791#" -933.549
cap "mux_8bit_1/GND!" "m1_739_1711#" 156.28
cap "mux_8bit_1/mux_one_0/inv2_1/GND!" "mux_8bit_1/in0_0" 18.437
cap "mux_8bit_1/mux_one_0/inv2_2/out" "mux_8bit_1/in0_0" 34.083
cap "mux_8bit_1/mux_one_0/inv2_1/in" "mux_8bit_1/in0_0" 4.95
cap "staticizer_2/staticizer_one_0/out" "staticizer_2/staticizer_one_0/a_60_n45#" -5.616
cap "staticizer_2/staticizer_one_0/out" "staticizer_2/staticizer_one_0/GND!" 2.59
cap "staticizer_2/staticizer_one_0/out" "staticizer_2/staticizer_one_0/Vdd!" 11.587
cap "staticizer_2/staticizer_one_0/out" "staticizer_2/staticizer_one_0/a_95_n27#" 5.61
cap "mux_8bit_1/sel" "a_678_1804#" 58.7
cap "mux_8bit_1/in0_0" "m1_739_1711#" 58.7
cap "mux_8bit_1/GND!" "mux_8bit_1/sel" 156.28
cap "staticizer_2/staticizer_one_0/GND!" "a_678_1804#" 4.329
cap "staticizer_2/staticizer_one_0/c" "staticizer_2/staticizer_one_0/out" 3.996
cap "staticizer_2/staticizer_one_0/out" "staticizer_2/staticizer_one_0/a_77_n45#" 19.052
cap "staticizer_2/staticizer_one_0/a_95_n45#" "staticizer_2/staticizer_one_0/out" 4.212
cap "mux_8bit_1/mux_one_0/inv2_1/GND!" "a_678_1804#" 63.013
cap "mux_8bit_1/mux_one_0/inv2_0/Vdd!" "m1_739_1711#" 4.26326e-14
cap "mux_8bit_1/sel" "mux_8bit_1/in0_0" 58.7
cap "m1_739_1711#" "a_678_1804#" 58.7
cap "mux_8bit_1/mux_one_0/inv2_0/Vdd!" "mux_8bit_1/in0_0" 81.239
subcap "m1_1934_1830#" -93.412
cap "m1_1843_1791#" "reg_5/reg_one_7/a_4_n13#" 27.497
cap "reg_5/w" "reg_5/port01" 5.072
cap "reg_5/reg_one_7/Vdd!" "a_678_1804#" 58.7
cap "reg_5/reg_one_7/r1" "a_678_1804#" 58.7
cap "m1_1843_1791#" "mux_8bit_1/mux_one_0/inv2_1/GND!" 8.954
cap "reg_5/reg_one_7/tmp" "m1_1843_1791#" 4.948
cap "reg_5/reg_one_7/GND!" "reg_5/reg_one_7/Vdd!" 156.28
cap "reg_5/reg_one_7/r1" "reg_5/reg_one_7/GND!" 156.28
cap "mux_8bit_1/mux_one_0/2mux_nr_0/out" "reg_5/reg_one_7/r0" 13.286
cap "mux_8bit_1/mux_one_0/inv2_1/GND!" "a_678_1804#" -6.916
cap "m1_1843_1791#" "reg_5/reg_one_7/GND!" 120.532
cap "m1_1843_1791#" "reg_5/reg_one_7/r0" 24.728
cap "reg_5/reg_one_7/GND!" "a_678_1804#" 170.519
cap "a_678_1804#" "reg_5/port01" 73.199
cap "m1_1843_1791#" "reg_5/port00" 6.6
cap "reg_5/reg_one_7/GND!" "reg_5/port01" 1.628
cap "a_678_1804#" "reg_5/reg_one_7/r0" 47.952
cap "reg_5/reg_one_7/GND!" "reg_5/reg_one_7/r0" 52.092
cap "reg_5/reg_one_7/Vdd!" "mux_8bit_1/mux_one_0/2mux_nr_0/out" 2.324
cap "reg_5/reg_one_7/a_54_5#" "m1_1843_1791#" 4.828
cap "m1_1843_1791#" "reg_5/reg_one_7/Vdd!" 161.6
cap "mux_8bit_1/mux_one_0/2mux_nr_0/a_n17_n11#" "mux_8bit_1/mux_one_0/inv2_1/GND!" 3.55271e-15
cap "m1_1843_1791#" "reg_5/reg_one_7/r1" 58.7
cap "reg_5/port01" "reg_6/reg_one_7/Vdd!" 58.7
cap "reg_5/port00" "reg_6/reg_one_7/Vdd!" 58.7
cap "reg_6/reg_one_7/a_21_n13#" "reg_5/port00" 3.96
cap "a_678_1804#" "reg_5/reg_one_7/GND!" -2.667
cap "reg_6/reg_one_7/r1" "m1_1843_1791#" 58.7
cap "reg_5/port00" "reg_5/reg_one_7/GND!" 101.9
cap "reg_5/port01" "reg_6/reg_one_7/r0" 19.78
cap "reg_5/w" "m1_1843_1791#" 58.7
cap "reg_5/port00" "reg_6/reg_one_7/r0" 26.208
cap "reg_6/reg_one_7/GND!" "reg_6/reg_one_7/Vdd!" 156.28
cap "reg_5/port01" "a_678_1804#" -17.146
cap "a_678_1804#" "reg_6/reg_one_7/r1" 58.7
cap "reg_6/reg_one_7/GND!" "m1_1843_1791#" 58.7
cap "a_678_1804#" "reg_5/w" 58.7
cap "reg_5/port01" "reg_5/reg_one_7/GND!" 1.628
cap "m1_1843_1791#" "reg_6/reg_one_7/a_54_5#" 4.828
cap "reg_6/reg_one_7/GND!" "reg_6/reg_one_7/r0" 52.092
cap "a_678_1804#" "reg_6/reg_one_7/GND!" 106.485
cap "reg_5/port01" "reg_6/reg_one_7/r1" 58.7
cap "reg_5/port00" "reg_6/reg_one_7/r1" 64.504
cap "reg_6/reg_one_7/tmp" "m1_1843_1791#" 4.948
cap "reg_5/port01" "reg_5/w" 69.0435
cap "reg_5/port00" "reg_5/w" 67.0625
cap "reg_5/port01" "reg_6/reg_one_7/GND!" 58.7
cap "reg_6/reg_one_7/GND!" "reg_6/reg_one_7/r1" 156.28
cap "reg_5/port00" "reg_6/reg_one_7/GND!" 151.215
cap "reg_6/reg_one_7/a_4_n13#" "m1_1843_1791#" 17.113
cap "reg_6/reg_one_7/Vdd!" "m1_1843_1791#" 160.588
cap "a_678_1804#" "reg_6/reg_one_7/port1" 68.579
cap "reg_5/w" "reg_6/reg_one_7/GND!" 156.28
cap "m1_1843_1791#" "reg_5/reg_one_7/Vdd!" -2.417
cap "reg_5/reg_one_7/GND!" "m1_1843_1791#" -8.24
cap "reg_5/reg_one_7/GND!" "reg_5/reg_one_7/Vdd!" -7.10543e-15
cap "reg_6/reg_one_7/r0" "m1_1843_1791#" 24.728
cap "a_678_1804#" "reg_6/reg_one_7/Vdd!" 58.7
cap "reg_5/port00" "reg_6/reg_one_7/tmp" 5.92
cap "reg_5/port00" "reg_6/reg_one_7/port1" 5.5
cap "a_678_1804#" "reg_6/reg_one_7/r0" 47.952
cap "reg_5/port00" "reg_6/reg_one_7/a_4_n13#" 87.672
cap "mux_8bit_2/mux_one_0/inv2_1/GND!" "reg_6/port01" 63.013
cap "reg_6/reg_one_7/Vdd!" "reg_6/port00" -7.10543e-15
cap "reg_6/reg_one_7/a_4_n13#" "a_2406_1874#" -10.448
cap "reg_6/reg_one_7/Vdd!" "reg_6/w" 1.77636e-15
cap "mux_8bit_2/in0_0" "reg_6/port00" 3.171
cap "m1_739_1711#" "mux_8bit_2/in0_0" 58.7
cap "mux_8bit_2/in0_0" "reg_6/w" 58.7
cap "mux_8bit_2/mux_one_0/inv2_2/out" "a_2406_1874#" 30.259
cap "m1_739_1711#" "mux_8bit_2/mux_one_0/inv2_0/Vdd!" 2.84217e-14
cap "mux_8bit_2/in0_0" "mux_8bit_2/sel" 58.7
cap "reg_6/reg_one_7/GND!" "a_2406_1874#" 16.316
cap "a_2764_1799#" "mux_8bit_2/sel" 58.7
cap "a_2764_1799#" "m1_739_1711#" 58.7
cap "a_2764_1799#" "reg_6/w" 58.7
cap "mux_8bit_2/out0" "a_2406_1874#" 19.905
cap "mux_8bit_2/in0_0" "reg_6/reg_one_7/a_4_n13#" -1.152
cap "mux_8bit_2/in0_0" "mux_8bit_2/mux_one_0/inv2_2/out" 31.608
cap "reg_6/port01" "reg_6/reg_one_7/GND!" 4.295
cap "reg_6/reg_one_7/Vdd!" "reg_6/reg_one_7/GND!" -1.42109e-14
cap "mux_8bit_2/sel" "mux_8bit_2/GND!" 156.28
cap "m1_739_1711#" "mux_8bit_2/GND!" 156.28
cap "mux_8bit_2/GND!" "reg_6/w" 156.28
cap "reg_6/reg_one_7/GND!" "mux_8bit_2/in0_0" 6.428
cap "mux_8bit_2/mux_one_0/inv2_1/GND!" "a_2406_1874#" 22.523
cap "mux_8bit_2/sel" "reg_6/port01" 58.7
cap "m1_739_1711#" "reg_6/port01" 58.7
cap "reg_6/w" "reg_6/port01" 127.744
cap "mux_8bit_2/in0_0" "mux_8bit_2/mux_one_0/inv2_1/in" 13.19
cap "mux_8bit_2/in0_0" "mux_8bit_2/mux_one_0/inv2_1/GND!" 12.155
cap "a_2406_1874#" "reg_6/reg_one_7/GND!" -2.667
cap "mux_8bit_2/mux_one_0/inv2_0/Vdd!" "a_2406_1874#" 17.542
cap "mux_8bit_2/in0_0" "a_2406_1874#" 16.569
cap "reg_6/reg_one_7/Vdd!" "mux_8bit_2/in0_0" -1.405
cap "a_2406_1874#" "reg_6/port00" 4.026
cap "mux_8bit_2/in0_0" "mux_8bit_2/mux_one_0/inv2_0/Vdd!" 103.83
cap "mux_8bit_2/sel" "a_2406_1874#" 58.7
cap "m1_739_1711#" "a_2406_1874#" 58.7
cap "a_2406_1874#" "reg_6/w" 58.7
subcap "m1_2234_1830#" -93.412
cap "a_2764_1799#" "reg_7/reg_one_7/r0" 19.78
cap "reg_7/port01" "reg_7/w" 5.072
cap "mux_8bit_2/mux_one_0/2mux_nr_0/out" "reg_7/reg_one_7/Vdd!" 2.324
cap "reg_7/reg_one_7/r1" "reg_7/reg_one_7/GND!" 156.28
cap "mux_8bit_2/mux_one_0/inv2_1/GND!" "m1_1843_1791#" 16.082
cap "m1_1843_1791#" "reg_7/reg_one_7/a_54_5#" 2.948
cap "m1_1843_1791#" "reg_7/reg_one_7/Vdd!" 172.472
cap "reg_7/reg_one_7/r1" "a_2406_1874#" 64.504
cap "reg_7/reg_one_7/GND!" "a_678_1804#" 170.519
cap "a_678_1804#" "reg_7/reg_one_7/r0" 47.952
cap "reg_7/reg_one_7/Vdd!" "reg_7/reg_one_7/GND!" 156.28
cap "m1_1843_1791#" "reg_7/port00" 5.874
cap "reg_7/reg_one_7/r1" "a_2764_1799#" 58.7
cap "m1_1843_1791#" "reg_7/port01" 2.475
cap "mux_8bit_2/mux_one_0/inv2_1/GND!" "a_2406_1874#" 12.194
cap "m1_1843_1791#" "reg_7/reg_one_7/a_21_n13#" 2.354
cap "reg_7/reg_one_7/Vdd!" "a_2406_1874#" 58.7
cap "reg_7/port01" "reg_7/reg_one_7/GND!" 1.628
cap "m1_1843_1791#" "reg_7/reg_one_7/a_4_n13#" 26.037
cap "reg_7/reg_one_7/Vdd!" "a_2764_1799#" 58.7
cap "reg_7/reg_one_7/r1" "a_678_1804#" 58.7
cap "a_2406_1874#" "reg_7/port00" 5.621
cap "mux_8bit_2/mux_one_0/2mux_nr_0/out" "reg_7/reg_one_7/r0" 13.286
cap "reg_7/port01" "a_2406_1874#" 5.5
cap "mux_8bit_2/mux_one_0/inv2_1/GND!" "mux_8bit_2/mux_one_0/2mux_nr_0/a_n17_n11#" 3.55271e-15
cap "m1_1843_1791#" "reg_7/reg_one_7/tmp" 6.312
cap "m1_1843_1791#" "reg_7/reg_one_7/GND!" 120.532
cap "reg_7/reg_one_7/a_21_n13#" "a_2406_1874#" 3.96
cap "m1_1843_1791#" "reg_7/reg_one_7/r0" 24.728
cap "mux_8bit_2/mux_one_0/inv2_1/GND!" "a_678_1804#" -6.916
cap "reg_7/reg_one_7/a_4_n13#" "a_2406_1874#" 93.704
cap "reg_7/reg_one_7/Vdd!" "a_678_1804#" 58.7
cap "reg_7/reg_one_7/GND!" "reg_7/reg_one_7/r0" 52.092
cap "a_2406_1874#" "reg_7/reg_one_7/tmp" 5.92
cap "reg_7/reg_one_7/GND!" "a_2406_1874#" 223.316
cap "reg_7/port01" "a_678_1804#" 73.199
cap "a_2406_1874#" "reg_7/reg_one_7/r0" 26.208
cap "m1_1843_1791#" "reg_7/reg_one_7/r1" 69.199
cap "reg_7/reg_one_7/GND!" "a_2764_1799#" 117.4
cap "reg_7/reg_one_7/Vdd!" "m1_1843_1791#" -2.417
cap "addsub_2/xor_0/GND!" "addsub_2/b0" -3.12639e-13
cap "m1_1843_1791#" "reg_7/reg_one_7/GND!" -8.24
cap "reg_7/reg_one_7/Vdd!" "reg_7/reg_one_7/GND!" -7.10543e-15
cap "addsub_2/addsub_one_0/Vdd!" "m1_1843_1791#" 29.836
cap "addsub_2/addsub_one_0/Vdd!" "a_678_1804#" 11.825
cap "addsub_2/b0" "a_678_1804#" 23.65
cap "m1_1843_1791#" "addsub_2/b0" 25.79
cap "addsub_2/xor_0/a_61_n31#" "addsub_2/b0" 4.44089e-15
cap "reg_7/reg_one_7/GND!" "reg_7/port00" 92.836
cap "reg_7/w" "a_678_1804#" 58.7
cap "reg_7/w" "m1_1843_1791#" 58.7
cap "reg_7/reg_one_7/GND!" "a_678_1804#" -2.667
cap "addsub_2/addsub_one_0/Vdd!" "reg_7/port00" 22.684
cap "addsub_2/xor_0/a_61_n1#" "reg_7/port00" 50.284
cap "addsub_2/addsub_one_0/Vdd!" "addsub_2/b0" 31.075
cap "reg_7/w" "reg_7/reg_one_7/GND!" -2.84217e-14
cap "addsub_2/xor_0/a_61_n1#" "addsub_2/b0" 1.77636e-15
cap "addsub_2/b0" "reg_7/port00" 154.575
cap "a_678_1804#" "reg_7/port01" -17.146
cap "reg_7/w" "reg_7/port00" 125.762
cap "reg_7/w" "addsub_2/b0" 156.28
cap "reg_7/reg_one_7/GND!" "reg_7/port00" -3.048
cap "addsub_2/addsub_one_0/Vdd!" "reg_7/port01" 11.825
cap "addsub_2/b0" "reg_7/port01" 23.65
cap "m1_1843_1791#" "addsub_2/xor_0/GND!" 16.268
cap "reg_7/w" "reg_7/port01" 127.744
cap "reg_7/reg_one_7/GND!" "reg_7/port01" 1.628
subcap "a_2516_1801#" -30.357
cap "addsub_2/addsub_one_1/Vdd!" "m1_833_1741#" 21.003
cap "addsub_2/addsub_one_1/GND!" "a_2764_1799#" 45.221
cap "a_678_1804#" "addsub_2/addsub_one_0/cout" 19.952
cap "addsub_2/addsub_one_1/a" "m1_833_1741#" 25.84
cap "addsub_2/addsub_one_0/GND!" "m1_1843_1791#" 18.16
cap "latch_6/Vdd!" "m1_833_1741#" -0.645
cap "latch_6/in0" "latch_6/Vdd!" -12.402
cap "addsub_2/addsub_one_0/a_78_n41#" "m1_1843_1791#" 54.237
cap "addsub_2/addsub_one_1/GND!" "m1_1843_1791#" 33.095
cap "addsub_2/addsub_one_1/a_11_n41#" "m1_833_1741#" 31.965
cap "m1_1843_1791#" "addsub_2/addsub_one_0/a_35_n41#" 19.78
cap "latch_6/in0" "m1_1843_1791#" 101.742
cap "addsub_2/addsub_one_0/cout" "m1_833_1741#" 7.654
cap "a_2764_1799#" "latch_6/Vdd!" -4.455
cap "addsub_2/addsub_one_1/a" "latch_6/Vdd!" 18.408
cap "addsub_2/addsub_one_1/a_11_9#" "m1_833_1741#" 46.605
cap "latch_6/latch_one_0/a_n5_n54#" "latch_6/in0" 19.2392
cap "a_678_1804#" "addsub_2/addsub_one_1/GND!" 52.91
cap "addsub_2/addsub_one_1/GND!" "addsub_2/addsub_one_0/b" -5.68434e-14
cap "addsub_2/addsub_one_1/a_11_n41#" "latch_6/Vdd!" 2.475
cap "addsub_2/addsub_one_0/cout" "a_2764_1799#" 2.474
cap "latch_6/Vdd!" "m1_1843_1791#" 27.812
cap "latch_6/Vdd!" "addsub_2/addsub_one_1/a_11_9#" 2.475
cap "addsub_2/addsub_one_1/GND!" "m1_833_1741#" 97.862
cap "latch_6/in0" "addsub_2/addsub_one_1/GND!" 76.9567
cap "addsub_2/addsub_one_1/GND!" "addsub_2/addsub_one_0/a_35_n41#" 5.68434e-14
cap "a_678_1804#" "latch_6/Vdd!" 9.108
subcap "a_2575_1804#" -6.464
subcap "a_2516_1801#" -99.769
cap "a_678_1804#" "staticizer_3/Vdd!" 117.4
cap "staticizer_3/staticizer_one_0/a_60_n45#" "m1_1843_1791#" 12.285
cap "latch_6/latch_one_0/a_n5_n54#" "m1_1843_1791#" 12.755
cap "latch_6/in0" "m1_1843_1791#" 4.948
cap "staticizer_3/in0" "staticizer_3/Vdd!" 105.908
cap "a_678_1804#" "latch_6/c" 81.378
cap "staticizer_3/in0" "latch_6/c" 9.252
cap "staticizer_3/Vdd!" "latch_6/c" 1070.07
cap "staticizer_3/Vdd!" "m1_1843_1791#" 224.207
cap "staticizer_3/in0" "m1_1843_1791#" 12.904
cap "staticizer_3/c" "a_678_1804#" 76.935
cap "latch_6/c" "m1_1843_1791#" 58.7
cap "staticizer_3/GND!" "a_678_1804#" 181.284
cap "latch_6/latch_one_0/a_30_n35#" "m1_1843_1791#" 4.828
cap "staticizer_3/GND!" "staticizer_3/Vdd!" 312.56
cap "staticizer_3/in0" "staticizer_3/GND!" 10.156
cap "staticizer_3/c" "m1_1843_1791#" 60.064
cap "staticizer_3/GND!" "latch_6/c" 170.132
cap "staticizer_3/GND!" "m1_1843_1791#" 117.4
cap "staticizer_3/GND!" "staticizer_3/c" 156.28
cap "a_2764_1799#" "staticizer_3/Vdd!" 117.4
cap "latch_6/in0" "addsub_2/GND!" 19.2392
cap "a_2764_1799#" "latch_6/c" 58.7
cap "latch_6/latch_one_0/a_12_n54#" "staticizer_3/Vdd!" 1.13687e-13
cap "a_2764_1799#" "staticizer_3/c" 58.7
cap "latch_6/latch_one_0/a_12_n54#" "m1_1843_1791#" 4.948
cap "latch_6/in0" "latch_6/latch_one_0/a_n5_n54#" 57.7175
cap "a_2764_1799#" "staticizer_3/GND!" 117.4
cap "staticizer_3/staticizer_one_0/a_77_n45#" "m1_1843_1791#" 3.355
cap "latch_6/in0" "staticizer_3/Vdd!" 19.399
cap "staticizer_3/in0" "staticizer_3/staticizer_one_0/a_60_n45#" 150.065
subcap "a_2699_1804#" -77.552
cap "latch_7/GND!" "latch_7/c" 170.132
cap "latch_7/Vdd!" "latch_7/in0" 286.786
cap "latch_7/Vdd!" "latch_7/out0" 105.908
cap "latch_7/Vdd!" "a_2764_1799#" 117.4
cap "latch_7/GND!" "latch_7/Vdd!" 311.822
cap "latch_7/in0" "staticizer_3/staticizer_one_0/Vdd!" 11.463
cap "staticizer_3/staticizer_one_0/a_77_n45#" "staticizer_3/staticizer_one_0/Vdd!" 2.84217e-14
cap "staticizer_3/staticizer_one_0/GND!" "latch_7/in0" 17.972
cap "staticizer_3/staticizer_one_0/GND!" "staticizer_3/staticizer_one_0/c" -1.42109e-14
cap "latch_7/Vdd!" "latch_7/c" 1070.07
cap "staticizer_3/staticizer_one_0/out" "staticizer_3/staticizer_one_0/a_95_n27#" 2.948
cap "staticizer_3/staticizer_one_0/out" "staticizer_3/staticizer_one_0/a_60_n45#" -5.616
cap "latch_7/GND!" "latch_7/in0" 6.956
cap "latch_7/Vdd!" "latch_7/latch_one_0/a_n5_n54#" -1.13687e-13
cap "staticizer_4/staticizer_one_0/a_60_n45#" "latch_7/out0" 150.065
cap "staticizer_3/staticizer_one_0/out" "latch_7/in0" 57.7175
cap "staticizer_3/staticizer_one_0/out" "staticizer_3/staticizer_one_0/a_77_n45#" 4.948
cap "latch_7/GND!" "latch_7/out0" 10.156
cap "latch_7/GND!" "a_2764_1799#" 77.41
cap "staticizer_3/staticizer_one_0/out" "staticizer_3/staticizer_one_0/Vdd!" 16.519
cap "latch_7/in0" "latch_7/latch_one_0/a_n5_n54#" 57.7175
cap "latch_7/c" "latch_7/out0" 9.252
cap "a_2764_1799#" "latch_7/c" 58.7
cap "latch_7/Vdd!" "latch_7/latch_one_0/a_12_n54#" 1.13687e-13
subcap "a_2764_1799#" -836.866
subcap "a_2823_1804#" -286.008
cap "staticizer_4/staticizer_one_0/out" "latch_8/in0" 57.7175
cap "staticizer_4/staticizer_one_0/out" "staticizer_4/staticizer_one_0/Vdd!" -2.84217e-14
cap "latch_8/Vdd!" "latch_8/in0" 367.261
cap "staticizer_4/c" "latch_8/in0" 58.7
cap "latch_8/GND!" "latch_8/in0" 28.061
cap "latch_8/GND!" "latch_8/Vdd!" 156.28
cap "latch_8/Vdd!" "latch_8/latch_one_0/a_12_n54#" 1.13687e-13
cap "latch_8/GND!" "staticizer_4/staticizer_one_0/a_60_n45#" 2.84217e-14
cap "latch_8/c" "latch_8/out0" -0.42
cap "latch_8/GND!" "staticizer_4/c" 156.28
cap "latch_8/latch_one_0/a_n5_n54#" "latch_8/in0" 57.7175
cap "latch_8/Vdd!" "latch_8/out0" -1.162
cap "latch_8/latch_one_0/a_n5_n54#" "latch_8/Vdd!" -1.13687e-13
cap "staticizer_4/staticizer_one_0/Vdd!" "latch_8/in0" 11.463
cap "latch_8/out0" "latch_8/c" 9.252
cap "staticizer_5/Vdd!" "staticizer_5/GND!" 156.28
cap "staticizer_5/GND!" "latch_8/out0" 10.156
cap "staticizer_5/Vdd!" "latch_8/out0" 105.908
cap "staticizer_5/GND!" "latch_8/c" 170.132
cap "staticizer_5/Vdd!" "latch_8/c" 1070.07
cap "latch_8/out0" "staticizer_5/staticizer_one_0/a_60_n45#" 150.065
cap "staticizer_5/GND!" "staticizer_5/c" 156.28
subcap "data_out0" -519.058
subcap "m1_n42_1842#" -39.925
subcap "rd" -45.482
subcap "m1_n56_1860#" -41.198
cap "latch_4/c" "staticizer_1/GND!" 33.171
cap "latch_4/c" "staticizer_1/Vdd!" 33.991
cap "staticizer_1/Vdd!" "staticizer_1/GND!" 22.779
cap "staticizer_1/Vdd!" "staticizer_1/c" 6.84
subcap "m1_65_1845#" -32.826
subcap "ld" -117.642
cap "4nor2_0/GND!" "latch_0/GND!" 9.808
cap "4nor2_0/out" "4nor2_0/Vdd!" -13.532
cap "latch_0/c" "4nor2_0/Vdd!" 66.904
cap "staticizer_0/Vdd!" "4nor2_0/Vdd!" 3.734
cap "latch_0/c" "4nor2_0/out" 90.1832
cap "latch_0/c" "4nor2_0/GND!" 39.372
subcap "m1_160_1825#" -3080.77
subcap "m1_136_1836#" -34.45
subcap "ros" -394.529
subcap "rfb" -590.439
subcap "ras" -862.502
cap "4nor2_0/c" "staticizer_0/Vdd!" 181.828
cap "staticizer_0/c" "staticizer_0/Vdd!" 20.074
cap "shift_0/shift_one_0/inv_0/out" "4nor2_0/c" 5.94
cap "staticizer_0/Vdd!" "4nor2_0/b" 181.828
cap "staticizer_0/c" "staticizer_0/staticizer_one_0/out" 7.69567
cap "4nor2_0/c" "shift_0/shift_one_0/inv_0/Vdd!" 35.586
cap "4nor2_0/a" "staticizer_0/Vdd!" 181.828
cap "ros" "shift_0/u" 59.69
cap "shift_0/shift_one_0/inv_0/out" "ros" 46.885
cap "ros" "shift_0/shift_one_0/inv_0/Vdd!" -0.274
cap "ros" "shift_0/shift_one_0/2mux_nr_0/Vdd!" 22.973
cap "ros" "shift_0/shift_one_0/GND!" 189.796
cap "rfb" "shift_0/u" 28.824
cap "shift_0/shift_one_0/2mux_nr_1/Vdd!" "ros" 1.724
cap "shift_0/shift_one_0/2mux_nr_1/GND!" "ros" 126.614
cap "shift_0/s" "ros" 59.69
cap "rfb" "shift_0/s" 28.824
cap "shift_0/shift_one_0/2mux_nr_1/Vdd!" "ros" 17.82
subcap "fb_g1" -71.727
subcap "fb_g2" -9.681
subcap "fb_g3" -6.2
cap "rfb" "fblock_0/g3" 58.7
cap "fblock_0/fblock_one_0/Vdd!" "fblock_0/g3" 11.054
cap "rfb" "fblock_0/fblock_one_0/2mux_nr_0/in1" 16.49
cap "fblock_0/b0" "fblock_0/g2" 58.7
cap "ras" "fblock_0/g2" 58.7
cap "fblock_0/b0" "fblock_0/fblock_one_0/2mux_nr_0/in0" 11.825
cap "fblock_0/b0" "fblock_0/fblock_one_0/2mux_nr_2/in1" 11.825
cap "fblock_0/b0" "fblock_0/fblock_one_0/2mux_nr_0/Vdd!" 13.163
cap "ras" "fblock_0/fblock_one_0/2mux_nr_0/in0" 23.34
cap "fblock_0/b0" "fblock_0/g3" 140.424
cap "fblock_0/b0" "fblock_0/fblock_one_0/2mux_nr_0/in1" 4.95
cap "ras" "fblock_0/g3" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_0/in1" "ras" 31.68
cap "fblock_0/b0" "fblock_0/GND!" 11.577
cap "fblock_0/fblock_one_0/GND!" "ras" 51.025
cap "fblock_0/b0" "rfb" 10.608
cap "fblock_0/b0" "fblock_0/fblock_one_0/2mux_nr_0/a_n17_n11#" 34.591
cap "fblock_0/fblock_one_0/Vdd!" "fblock_0/g2" 7.49
cap "rfb" "fblock_0/g2" 58.7
cap "rfb" "fblock_0/fblock_one_0/2mux_nr_0/in0" 23.085
cap "rfb" "fblock_0/fblock_one_0/2mux_nr_0/Vdd!" 62.239
subcap "fb_g0" -9.435
subcap "fb_g1" -10.955
cap "fblock_0/g0" "fblock_0/Vdd!" 7.49
cap "ras" "fblock_0/fblock_one_0/2mux_nr_1/in0" 11.044
cap "fblock_0/fblock_one_0/2mux_nr_1/s" "a_678_1804#" 16.386
cap "fblock_0/Vdd!" "fblock_0/g1" 7.49
cap "fblock_0/g0" "a_678_1804#" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_1/GND!" "a_678_1804#" 24.128
cap "fblock_0/Vdd!" "ras" 88.368
cap "fblock_0/g1" "a_678_1804#" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_1/in0" "a_678_1804#" 2.75
cap "fblock_0/fblock_one_0/2mux_nr_1/in1" "rfb" 23.085
cap "fblock_0/Vdd!" "a_678_1804#" 83.852
cap "fblock_0/fblock_one_0/2mux_nr_1/a_n17_n11#" "a_678_1804#" 31.949
cap "fblock_0/fblock_one_0/2mux_nr_1/in1" "ras" 32.24
cap "fblock_0/g0" "rfb" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_1/GND!" "rfb" 19.78
cap "fblock_0/fblock_one_0/2mux_nr_1/s" "rfb" 7.488
cap "fblock_0/g1" "rfb" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_1/in1" "a_678_1804#" 4.95
cap "fblock_0/g0" "ras" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_1/in0" "rfb" 18.632
cap "fblock_0/fblock_one_0/2mux_nr_1/GND!" "ras" 44.047
cap "fblock_0/Vdd!" "rfb" 128.172
cap "ras" "fblock_0/g1" 58.7
cap "fblock_0/fblock_one_0/2mux_nr_1/out" "a_678_1804#" 11.825
subcap "as_sub" -30.66
cap "addsub_0/xor_0/a_89_n31#" "a_678_1804#" 3.068
cap "addsub_0/xor_0/out" "a_678_1804#" 31.486
cap "a_678_1804#" "addsub_0/xor_0/a_61_n31#" 7.218
cap "addsub_0/xor_0/GND!" "a_678_1804#" 39.103
cap "ras" "addsub_0/xor_0/GND!" 11.825
cap "addsub_0/xor_0/a_100_n42#" "a_678_1804#" 0.707
cap "addsub_0/sub" "a_678_1804#" 4.168
cap "addsub_0/addsub_one_0/a_35_n41#" "ras" 64.64
cap "addsub_0/a0" "addsub_0/addsub_one_0/b" 36.877
cap "addsub_0/a0" "addsub_0/xor_0/Vdd!" 100.243
cap "addsub_0/addsub_one_0/a_11_9#" "ras" 23.59
cap "addsub_0/addsub_one_0/Vdd!" "ras" 11.825
cap "addsub_0/addsub_one_0/cin" "ras" 22.024
cap "addsub_0/addsub_one_0/a_11_n41#" "ras" 21.685
cap "addsub_0/addsub_one_0/GND!" "addsub_0/addsub_one_0/a_35_n41#" 2.27374e-13
cap "addsub_0/xor_0/a_61_n1#" "addsub_0/a0" 85.487
cap "addsub_0/xor_0/Vdd!" "ras" 21.476
cap "addsub_0/a0" "addsub_0/xor_0/a_89_n31#" 2.424
cap "addsub_0/a0" "addsub_0/xor_0/a_61_n31#" 2.424
cap "addsub_0/a0" "ras" 3.388
cap "addsub_0/addsub_one_0/GND!" "ras" 10.875
subcap "A_r1" -27.836
subcap "as_cin" -17.42
cap "addsub_0/cin" "addsub_0/addsub_one_0/GND!" 101.744
cap "reg_0/r0" "reg_0/in0" 153.495
cap "addsub_0/addsub_one_0/GND!" "latch_2/c" 28.429
cap "addsub_0/cin" "latch_2/c" -0.864
subcap "A_w" -202.504
subcap "A_r1" -1.23
subcap "DB_r0" -22.058
cap "reg_0/r0" "m1_160_1825#" -7.416
cap "reg_0/in0" "m1_160_1825#" 14.786
cap "m1_160_1825#" "reg_0/reg_one_7/GND!" 6.428
cap "m1_160_1825#" "reg_0/reg_one_7/a_16_27#" 8.46
cap "m1_160_1825#" "reg_0/reg_one_7/tmp" 8.713
cap "reg_0/GND!" "m1_160_1825#" 58.7
cap "reg_0/reg_one_7/Vdd!" "m1_160_1825#" 106.483
cap "reg_0/Vdd!" "m1_160_1825#" 58.7
cap "reg_0/reg_one_7/Vdd!" "reg_0/reg_one_7/GND!" 1.77636e-15
cap "reg_0/w" "m1_160_1825#" 63.082
cap "reg_0/w" "reg_0/reg_one_7/GND!" -1.13687e-13
cap "m1_160_1825#" "reg_0/reg_one_7/a_33_32#" 64.099
cap "reg_1/r0" "m1_160_1825#" 63.6875
cap "m1_160_1825#" "reg_0/r1" 58.7
cap "reg_0/in0" "reg_0/r0" -5.072
subcap "DB_w" -202.504
subcap "DB_r1" -1.23
cap "reg_1/in0" "reg_1/r0" 89.8075
cap "reg_1/in0" "reg_1/reg_one_7/a_16_27#" 8.46
cap "reg_1/in0" "reg_1/reg_one_7/tmp" 8.713
cap "reg_1/in0" "reg_1/w" 63.082
cap "reg_1/in0" "reg_1/GND!" 58.7
cap "reg_1/in0" "reg_1/reg_one_7/GND!" 6.428
cap "reg_1/reg_one_7/Vdd!" "reg_1/r1" 1.77636e-15
cap "reg_1/w" "reg_1/reg_one_7/GND!" -1.13687e-13
cap "reg_1/in0" "reg_1/reg_one_7/Vdd!" 106.483
cap "reg_1/in0" "reg_1/Vdd!" 58.7
cap "reg_1/in0" "reg_1/r1" 58.7
cap "reg_1/reg_one_7/GND!" "reg_1/reg_one_7/Vdd!" 1.77636e-15
cap "reg_1/in0" "reg_1/reg_one_7/a_33_32#" 64.099
subcap "X_r1" -1.23
cap "reg_2/in0" "reg_2/reg_one_7/w" 1.422
cap "reg_2/reg_one_7/GND!" "reg_2/reg_one_7/Vdd!" 1.77636e-15
cap "reg_2/in0" "reg_2/reg_one_7/a_16_27#" 5.5
cap "reg_2/in0" "reg_2/reg_one_7/Vdd!" 18.325
cap "reg_2/in0" "reg_2/Vdd!" 58.7
cap "reg_2/in0" "reg_2/reg_one_7/Vdd!" 88.158
cap "reg_2/reg_one_7/GND!" "reg_2/w" -1.13687e-13
cap "reg_2/in0" "reg_2/r0" 153.495
cap "reg_2/in0" "reg_2/reg_one_7/a_16_27#" 2.96
cap "reg_2/in0" "reg_2/w" 61.66
cap "reg_2/reg_one_7/Vdd!" "reg_2/w" -7.10543e-15
cap "reg_2/in0" "reg_2/GND!" 58.7
cap "reg_2/in0" "reg_2/r1" 58.7
cap "reg_2/r1" "reg_2/reg_one_7/Vdd!" 1.77636e-15
cap "reg_2/in0" "reg_2/reg_one_7/tmp" 8.713
cap "reg_2/in0" "reg_2/reg_one_7/a_33_32#" 64.099
cap "reg_2/in0" "reg_2/reg_one_7/GND!" 6.428
subcap "Y_r1" -1.23
subcap "X_w" -104.776
cap "reg_3/reg_one_7/a_33_32#" "reg_3/in0" 37.723
cap "reg_3/in0" "reg_3/r1" 58.7
cap "reg_3/reg_one_7/Vdd!" "reg_3/in0" 17.683
cap "reg_3/in0" "reg_3/reg_one_7/a_16_27#" 4.95
cap "reg_3/in0" "reg_3/w" 1.248
cap "reg_3/Vdd!" "reg_3/in0" 58.7
cap "reg_3/in0" "reg_3/reg_one_7/tmp" 7.848
cap "reg_3/in0" "reg_3/r0" 153.495
cap "reg_3/in0" "reg_3/reg_one_7/GND!" 20.815
cap "reg_3/GND!" "reg_3/in0" 58.7
cap "reg_3/reg_one_7/Vdd!" "reg_3/r1" 1.77636e-15
subcap "PCL_w_sel" -73.053
cap "mux_8bit_0/in1_0" "mux_8bit_0/mux_one_0/2mux_nr_0/a_n17_n11#" 36.092
cap "mux_8bit_0/in1_0" "mux_8bit_0/sel" 63.256
cap "mux_8bit_0/GND!" "mux_8bit_0/mux_one_0/inv2_0/out" 1.42109e-14
cap "mux_8bit_0/in1_0" "reg_3/reg_one_7/GND!" -8.24
cap "reg_3/reg_one_7/Vdd!" "mux_8bit_0/in1_0" -2.948
cap "mux_8bit_0/in1_0" "mux_8bit_0/mux_one_0/inv2_0/out" 18.535
cap "reg_3/reg_one_7/GND!" "mux_8bit_0/in1_0" -2.948
cap "reg_3/reg_one_7/GND!" "reg_3/reg_one_7/GND!" 8.88178e-16
cap "mux_8bit_0/Vdd!" "mux_8bit_0/in1_0" 98.617
cap "mux_8bit_0/GND!" "mux_8bit_0/in1_0" 15.908
cap "mux_8bit_0/in1_0" "reg_3/reg_one_7/a_33_32#" -4.455
cap "mux_8bit_0/in1_0" "reg_3/w" 58.7
subcap "PCL_w" -181.455
subcap "PCL_r1" -1.23
subcap "m1_1434_1830#" -28.918
cap "reg_4/GND!" "m1_160_1825#" 58.7
cap "reg_4/reg_one_7/GND!" "m1_160_1825#" 134.305
cap "reg_4/in0" "reg_4/r0" 30.264
cap "mux_8bit_0/mux_one_0/2mux_nr_0/a_n17_n11#" "m1_160_1825#" -5.178
cap "reg_4/Vdd!" "m1_160_1825#" 58.7
cap "mux_8bit_0/GND!" "m1_160_1825#" 67.786
cap "reg_4/reg_one_7/tmp" "m1_160_1825#" 6.507
cap "m1_160_1825#" "reg_4/w" 5.064
cap "reg_4/in0" "m1_160_1825#" 2.844
cap "reg_4/r0" "m1_160_1825#" 19.78
cap "reg_4/reg_one_7/a_33_32#" "m1_160_1825#" 7.233
cap "mux_8bit_0/mux_one_0/2mux_nr_0/s" "m1_160_1825#" 4.948
cap "reg_4/reg_one_7/Vdd!" "reg_4/in0" 13.944
cap "reg_4/reg_one_7/a_16_27#" "m1_160_1825#" 7.71
cap "reg_4/in0" "mux_8bit_0/GND!" 86.5763
cap "mux_8bit_0/GND!" "reg_4/r0" 165.587
cap "reg_4/r1" "m1_160_1825#" 58.7
subcap "a_1606_1874#" -303.608
cap "reg_4/reg_one_7/a_33_32#" "m1_160_1825#" -12.339
cap "addsub_1/sub" "m1_160_1825#" 26.517
cap "addsub_1/xor_0/a_61_n31#" "addsub_1/a0" 2.424
cap "addsub_1/addsub_one_0/b" "m1_160_1825#" 97.913
cap "addsub_1/xor_0/a_89_n31#" "addsub_1/a0" 2.424
cap "addsub_1/xor_0/Vdd!" "m1_160_1825#" 15.72
cap "reg_4/reg_one_7/GND!" "m1_160_1825#" -23.072
cap "reg_4/w" "m1_160_1825#" 58.7
cap "m1_160_1825#" "reg_4/reg_one_7/GND!" -2.417
cap "m1_160_1825#" "addsub_1/xor_0/a_61_n1#" 5.568
cap "addsub_1/xor_0/a_61_n31#" "m1_160_1825#" 19.78
cap "addsub_1/xor_0/a_89_n31#" "m1_160_1825#" 17.316
cap "addsub_1/xor_0/a_61_n31#" "addsub_1/sub" -9.76996e-15
cap "addsub_1/addsub_one_0/b" "addsub_1/a0" 36.877
cap "addsub_1/xor_0/a_89_n31#" "addsub_1/sub" 2.4869e-14
cap "addsub_1/xor_0/Vdd!" "addsub_1/addsub_one_0/Vdd!" 1.13687e-13
cap "addsub_1/xor_0/Vdd!" "addsub_1/a0" 104.832
cap "addsub_1/a0" "addsub_1/xor_0/a_61_n1#" 123.965
subcap "a_1710_1893#" -197.076
cap "m1_160_1825#" "addsub_1/addsub_one_0/Vdd!" -3.429
cap "m1_160_1825#" "addsub_1/addsub_one_0/a_35_n41#" 51.712
cap "a_2510_1893#" "addsub_1/cin" 20.918
cap "addsub_1/cin" "addsub_1/addsub_one_0/a_78_n41#" -7.10543e-15
cap "m1_160_1825#" "addsub_1/addsub_one_0/b" 95.736
cap "addsub_1/addsub_one_0/GND!" "a_2510_1893#" 57.969
cap "addsub_1/cin" "addsub_1/a0" -1.27898e-13
cap "m1_160_1825#" "addsub_1/cin" 8.16
cap "a_2510_1893#" "addsub_1/addsub_one_0/a_89_n41#" 11.7
cap "addsub_1/cin" "addsub_1/addsub_one_0/Vdd!" 13.324
cap "m1_160_1825#" "addsub_1/addsub_one_0/GND!" 38.289
cap "addsub_1/addsub_one_0/a_35_n41#" "addsub_1/cin" 182.481
cap "a_2510_1893#" "addsub_1/addsub_one_0/a_66_n41#" 2.1
cap "a_2510_1893#" "addsub_1/addsub_one_0/a_78_n41#" 10.86
cap "addsub_1/addsub_one_0/a_72_n41#" "a_2510_1893#" 2.1
cap "addsub_1/addsub_one_0/b" "addsub_1/cin" -6.06626e-13
cap "addsub_1/addsub_one_0/a_89_9#" "addsub_1/cin" 1.06581e-14
cap "a_2510_1893#" "addsub_1/a0" 4.204
cap "m1_160_1825#" "addsub_1/addsub_one_0/a_78_n41#" 35.835
cap "addsub_1/addsub_one_0/GND!" "addsub_1/cin" 181.854
cap "a_2510_1893#" "addsub_1/addsub_one_0/a_35_n41#" 8.779
cap "a_2510_1893#" "addsub_1/addsub_one_0/b" 8.408
subcap "m1_1796_1867#" -0.154
subcap "rPCplus1L" -54.962
subcap "m1_1793_1885#" -46.013
subcap "a_1710_1893#" -262.537
cap "m1_160_1825#" "latch_5/c" 4.948
cap "staticizer_2/Vdd!" "latch_5/c" 65.831
cap "addsub_1/GND!" "a_1710_1893#" 19.2392
cap "staticizer_2/c" "staticizer_2/GND!" 4.5
cap "staticizer_2/Vdd!" "staticizer_2/GND!" 15.768
cap "staticizer_2/c" "m1_160_1825#" 11.019
cap "staticizer_2/GND!" "latch_5/c" 3.265
cap "staticizer_2/Vdd!" "m1_160_1825#" 19.181
cap "staticizer_2/GND!" "a_2510_1893#" 11.43
subcap "PCH_w_sel" -73.053
cap "mux_8bit_1/sel" "mux_8bit_1/GND!" -5.68434e-14
cap "mux_8bit_1/in1_0" "mux_8bit_1/GND!" 15.908
cap "mux_8bit_1/Vdd!" "mux_8bit_1/in1_0" 96.331
cap "mux_8bit_1/in1_0" "mux_8bit_1/mux_one_0/2mux_nr_0/a_n17_n11#" 36.092
cap "mux_8bit_1/in1_0" "mux_8bit_1/mux_one_0/inv2_0/out" 18.535
cap "mux_8bit_1/sel" "mux_8bit_1/in1_0" 63.256
subcap "PCH_w" -181.455
subcap "PCH_r1" -1.23
subcap "m1_1934_1830#" -28.918
cap "reg_5/r0" "reg_5/in0" 30.264
cap "m1_160_1825#" "reg_5/reg_one_7/GND!" 134.305
cap "mux_8bit_1/GND!" "reg_5/in0" 86.5763
cap "m1_160_1825#" "reg_5/in0" 2.844
cap "reg_5/reg_one_7/tmp" "m1_160_1825#" 6.507
cap "m1_160_1825#" "reg_5/reg_one_7/a_33_32#" 7.233
cap "m1_160_1825#" "reg_5/w" 5.064
cap "m1_160_1825#" "reg_5/r0" 19.78
cap "reg_5/r0" "mux_8bit_1/GND!" 165.587
cap "m1_160_1825#" "mux_8bit_1/GND!" 67.786
cap "reg_5/GND!" "m1_160_1825#" 58.7
cap "reg_5/reg_one_7/a_16_27#" "m1_160_1825#" 7.71
cap "m1_160_1825#" "mux_8bit_1/mux_one_0/2mux_nr_0/s" 4.948
cap "reg_5/reg_one_7/Vdd!" "reg_5/in0" 13.944
cap "m1_160_1825#" "reg_5/Vdd!" 58.7
cap "mux_8bit_1/mux_one_0/2mux_nr_0/a_n17_n11#" "m1_160_1825#" -5.178
cap "m1_160_1825#" "reg_5/r1" 58.7
subcap "ABL_w" -116.733
subcap "ABL_r1" -1.23
cap "reg_6/Vdd!" "reg_6/in0" 58.7
cap "reg_6/in0" "reg_6/r0" 128.02
cap "reg_6/r1" "reg_6/reg_one_7/Vdd!" 1.77636e-15
cap "reg_5/w" "reg_6/in0" 58.7
cap "reg_6/reg_one_7/a_33_32#" "reg_6/in0" 2.844
cap "reg_6/in0" "reg_6/reg_one_7/a_16_27#" 1.11
cap "reg_6/in0" "reg_6/reg_one_7/tmp" 4.461
cap "reg_6/in0" "reg_5/reg_one_7/GND!" -23.072
cap "reg_5/reg_one_7/GND!" "reg_5/reg_one_7/GND!" 8.88178e-16
cap "reg_6/in0" "reg_6/reg_one_7/a_16_27#" 6.6
cap "reg_6/r1" "reg_6/in0" 58.7
cap "reg_5/reg_one_7/Vdd!" "reg_5/reg_one_7/GND!" 1.77636e-15
cap "reg_6/in0" "reg_6/w" 5.064
cap "reg_6/in0" "reg_5/reg_one_7/a_33_32#" -12.339
cap "reg_6/GND!" "reg_6/in0" 58.7
cap "reg_6/in0" "reg_5/reg_one_7/GND!" -2.417
cap "reg_6/reg_one_7/GND!" "reg_6/in0" 124.114
subcap "ABL_w" -154.128
subcap "ABH_w_sel" -73.053
cap "reg_6/w" "mux_8bit_2/in1_0" 97.0214
cap "reg_6/reg_one_7/GND!" "mux_8bit_2/in1_0" -1.886
cap "reg_6/reg_one_7/GND!" "reg_6/reg_one_7/tmp" -7.10543e-15
cap "reg_6/reg_one_7/tmp" "mux_8bit_2/in1_0" -4.818
cap "reg_6/reg_one_7/a_33_32#" "mux_8bit_2/in1_0" 4.389
cap "mux_8bit_2/GND!" "mux_8bit_2/in1_0" 2.035
cap "mux_8bit_2/in1_0" "reg_6/reg_one_7/GND!" 8.836
cap "mux_8bit_2/mux_one_0/inv2_0/out" "mux_8bit_2/GND!" 1.42109e-14
cap "mux_8bit_2/Vdd!" "mux_8bit_2/in1_0" 2.035
subcap "ABH_w" -182.081
subcap "ABH_r1" -1.23
subcap "m1_2234_1830#" -28.918
cap "reg_7/r0" "mux_8bit_2/mux_one_0/2mux_nr_0/out" 30.264
cap "mux_8bit_2/mux_one_0/2mux_nr_0/out" "reg_7/reg_one_7/Vdd!" 13.944
cap "mux_8bit_2/mux_one_0/2mux_nr_0/out" "mux_8bit_2/GND!" 86.5763
cap "reg_7/r0" "mux_8bit_2/GND!" 165.587
subcap "a_2406_1874#" -690.705
cap "a_2510_1893#" "addsub_2/xor_0/Vdd!" 11.825
cap "addsub_2/sub" "a_2510_1893#" 11.825
cap "addsub_2/xor_0/a_61_n31#" "addsub_2/a0" 2.424
cap "addsub_2/xor_0/a_89_n31#" "addsub_2/a0" 2.424
cap "addsub_2/sub" "addsub_2/xor_0/a_89_n31#" 2.4869e-14
cap "addsub_2/addsub_one_0/b" "addsub_2/a0" 36.877
cap "addsub_2/xor_0/a_61_n1#" "addsub_2/a0" 123.965
cap "addsub_2/xor_0/Vdd!" "addsub_2/a0" 104.832
subcap "a_2510_1893#" -2099.38
cap "addsub_2/cin" "addsub_2/a0" 3.388
cap "addsub_2/cin" "addsub_2/addsub_one_0/a_11_9#" 23.59
cap "addsub_2/addsub_one_0/Vdd!" "addsub_2/cin" 1.767
cap "addsub_2/addsub_one_0/a_11_n41#" "addsub_2/cin" 21.685
cap "addsub_2/addsub_one_0/a_35_n41#" "addsub_2/cin" 64.64
cap "addsub_2/addsub_one_0/GND!" "addsub_2/cin" 129.086
cap "addsub_2/addsub_one_0/Vdd!" "addsub_2/cin" 11.825
cap "addsub_2/addsub_one_0/a_11_n41#" "addsub_2/addsub_one_0/GND!" 2.84217e-14
subcap "m1_2596_1867#" -0.154
subcap "rPCplus1H" -54.962
subcap "m1_2593_1885#" -46.013
subcap "a_2510_1893#" -2136.94
cap "latch_6/c" "staticizer_3/GND!" 3.265
cap "staticizer_3/c" "staticizer_3/GND!" 4.5
cap "addsub_2/GND!" "a_2510_1893#" 19.2392
cap "staticizer_3/Vdd!" "latch_6/c" 65.831
cap "staticizer_3/Vdd!" "staticizer_3/GND!" 15.768
subcap "m1_2720_1867#" -114.073
subcap "rd_addrL" -54.962
subcap "m1_2717_1885#" -84.81
cap "inv2_1/out" "staticizer_4/GND!" 5.1
cap "staticizer_4/GND!" "latch_7/Vdd!" 13.716
cap "latch_7/c" "latch_7/Vdd!" 65.831
cap "latch_7/c" "staticizer_4/GND!" 3.265
subcap "rd_addrH" -111.725
subcap "m1_2720_1867#" -32.14
subcap "m1_2717_1885#" -58.547
cap "staticizer_4/c" "staticizer_4/GND!" -5.22
cap "inv2_1/Vdd!" "staticizer_4/GND!" 1.56
subcap "m1_2844_1867#" -0.154
subcap "rd_addrH" -62.762
subcap "m1_2841_1885#" -43.689
cap "latch_8/c" "staticizer_5/Vdd!" 71.641
cap "staticizer_5/GND!" "staticizer_5/Vdd!" 15.768
cap "staticizer_5/c" "staticizer_5/GND!" 4.5
cap "latch_8/c" "staticizer_5/GND!" 9.075
cap "fb_g3" "fblock_0/fblock_one_0/Vdd!" 22.102
cap "fb_g2" "fblock_0/fblock_one_0/Vdd!" 19.548
cap "fblock_0/fblock_one_0/inv_4/Vdd!" "fb_g0" 19.548
cap "fb_g1" "fblock_0/fblock_one_0/inv_4/Vdd!" 19.548
merge "inv2_2/Vdd!" "inv2_1/Vdd!" -695.992 0 0 0 0 -568 0 0 0 0 0 0 -4 0 0 -110 -100 5 -40 0 -40 0 0 0 0 0 0
merge "inv2_1/Vdd!" "inv2_5/Vdd!"
merge "inv2_5/Vdd!" "inv2_4/Vdd!"
merge "inv2_4/Vdd!" "addsub_1/addsub_one_0/a_11_n41#"
merge "addsub_1/addsub_one_0/a_11_n41#" "addsub_1/addsub_one_0/a_11_9#"
merge "addsub_1/addsub_one_0/a_11_9#" "addsub_1/cin"
merge "addsub_1/cin" "4nor2_0/Vdd!"
merge "4nor2_0/Vdd!" "staticizer_0/staticizer_one_0/Vdd!"
merge "staticizer_0/staticizer_one_0/Vdd!" "inv2_0/Vdd!"
merge "inv2_0/Vdd!" "staticizer_1/staticizer_one_0/Vdd!"
merge "staticizer_1/staticizer_one_0/Vdd!" "staticizer_5/Vdd!"
merge "staticizer_5/Vdd!" "latch_8/latch_one_0/Vdd!"
merge "latch_8/latch_one_0/Vdd!" "m1_2828_1843#"
merge "m1_2828_1843#" "staticizer_5/staticizer_one_0/Vdd!"
merge "staticizer_5/staticizer_one_0/Vdd!" "latch_8/Vdd!"
merge "latch_8/Vdd!" "staticizer_4/Vdd!"
merge "staticizer_4/Vdd!" "latch_7/Vdd!"
merge "latch_7/Vdd!" "staticizer_3/Vdd!"
merge "staticizer_3/Vdd!" "m1_2580_1843#"
merge "m1_2580_1843#" "addsub_2/addsub_one_0/Vdd!"
merge "addsub_2/addsub_one_0/Vdd!" "reg_7/reg_one_7/Vdd!"
merge "reg_7/reg_one_7/Vdd!" "mux_8bit_2/Vdd!"
merge "mux_8bit_2/Vdd!" "reg_6/reg_one_7/Vdd!"
merge "reg_6/reg_one_7/Vdd!" "reg_5/reg_one_7/Vdd!"
merge "reg_5/reg_one_7/Vdd!" "mux_8bit_1/Vdd!"
merge "mux_8bit_1/Vdd!" "staticizer_2/Vdd!"
merge "staticizer_2/Vdd!" "m1_1780_1843#"
merge "m1_1780_1843#" "addsub_1/addsub_one_0/Vdd!"
merge "addsub_1/addsub_one_0/Vdd!" "reg_4/reg_one_7/Vdd!"
merge "reg_4/reg_one_7/Vdd!" "mux_8bit_0/Vdd!"
merge "mux_8bit_0/Vdd!" "reg_3/reg_one_7/Vdd!"
merge "reg_3/reg_one_7/Vdd!" "reg_2/reg_one_7/Vdd!"
merge "reg_2/reg_one_7/Vdd!" "reg_1/reg_one_7/Vdd!"
merge "reg_1/reg_one_7/Vdd!" "reg_0/reg_one_7/Vdd!"
merge "reg_0/reg_one_7/Vdd!" "latch_2/Vdd!"
merge "latch_2/Vdd!" "addsub_0/addsub_one_0/Vdd!"
merge "addsub_0/addsub_one_0/Vdd!" "latch_1/Vdd!"
merge "latch_1/Vdd!" "fblock_0/fblock_one_1/inv_4/Vdd!"
merge "fblock_0/fblock_one_1/inv_4/Vdd!" "latch_3/Vdd!"
merge "latch_3/Vdd!" "shift_0/Vdd!"
merge "shift_0/Vdd!" "staticizer_0/Vdd!"
merge "staticizer_0/Vdd!" "latch_0/Vdd!"
merge "latch_0/Vdd!" "latch_4/Vdd!"
merge "latch_4/Vdd!" "staticizer_1/Vdd!"
merge "staticizer_1/Vdd!" "latch_4/latch_one_0/Vdd!"
merge "latch_4/latch_one_0/Vdd!" "m1_n30_1884#"
merge "m1_n30_1884#" "staticizer_5/staticizer_one_1/Vdd!"
merge "staticizer_5/staticizer_one_1/Vdd!" "latch_8/latch_one_1/Vdd!"
merge "latch_8/latch_one_1/Vdd!" "staticizer_4/staticizer_one_1/Vdd!"
merge "staticizer_4/staticizer_one_1/Vdd!" "latch_7/latch_one_1/Vdd!"
merge "latch_7/latch_one_1/Vdd!" "latch_6/latch_one_1/Vdd!"
merge "latch_6/latch_one_1/Vdd!" "staticizer_3/staticizer_one_1/Vdd!"
merge "staticizer_3/staticizer_one_1/Vdd!" "addsub_2/Vdd!"
merge "addsub_2/Vdd!" "latch_6/Vdd!"
merge "latch_6/Vdd!" "addsub_2/xor_1/Vdd!"
merge "addsub_2/xor_1/Vdd!" "reg_7/reg_one_6/Vdd!"
merge "reg_7/reg_one_6/Vdd!" "mux_8bit_2/mux_one_1/Vdd!"
merge "mux_8bit_2/mux_one_1/Vdd!" "reg_6/reg_one_6/Vdd!"
merge "reg_6/reg_one_6/Vdd!" "reg_5/reg_one_6/Vdd!"
merge "reg_5/reg_one_6/Vdd!" "mux_8bit_1/mux_one_1/Vdd!"
merge "mux_8bit_1/mux_one_1/Vdd!" "latch_5/latch_one_1/Vdd!"
merge "latch_5/latch_one_1/Vdd!" "staticizer_2/staticizer_one_1/Vdd!"
merge "staticizer_2/staticizer_one_1/Vdd!" "latch_5/Vdd!"
merge "latch_5/Vdd!" "addsub_1/Vdd!"
merge "addsub_1/Vdd!" "addsub_1/xor_1/Vdd!"
merge "addsub_1/xor_1/Vdd!" "reg_4/reg_one_6/Vdd!"
merge "reg_4/reg_one_6/Vdd!" "mux_8bit_0/mux_one_1/Vdd!"
merge "mux_8bit_0/mux_one_1/Vdd!" "reg_3/reg_one_6/Vdd!"
merge "reg_3/reg_one_6/Vdd!" "reg_2/reg_one_6/Vdd!"
merge "reg_2/reg_one_6/Vdd!" "reg_1/reg_one_6/Vdd!"
merge "reg_1/reg_one_6/Vdd!" "reg_0/reg_one_6/Vdd!"
merge "reg_0/reg_one_6/Vdd!" "latch_2/latch_one_1/Vdd!"
merge "latch_2/latch_one_1/Vdd!" "addsub_0/xor_1/Vdd!"
merge "addsub_0/xor_1/Vdd!" "latch_1/latch_one_1/Vdd!"
merge "latch_1/latch_one_1/Vdd!" "fblock_0/Vdd!"
merge "fblock_0/Vdd!" "latch_3/latch_one_1/Vdd!"
merge "latch_3/latch_one_1/Vdd!" "shift_0/shift_one_1/2mux_nr_0/Vdd!"
merge "shift_0/shift_one_1/2mux_nr_0/Vdd!" "staticizer_0/staticizer_one_1/Vdd!"
merge "staticizer_0/staticizer_one_1/Vdd!" "latch_0/latch_one_1/Vdd!"
merge "latch_0/latch_one_1/Vdd!" "staticizer_1/staticizer_one_1/Vdd!"
merge "staticizer_1/staticizer_one_1/Vdd!" "latch_4/latch_one_1/Vdd!"
merge "latch_4/latch_one_1/Vdd!" "m1_739_1711#"
merge "m1_739_1711#" "m1_150_1845#"
merge "m1_150_1845#" "latch_0/latch_one_0/Vdd!"
merge "latch_0/latch_one_0/Vdd!" "m1_2704_1843#"
merge "m1_2704_1843#" "a_1710_1893#"
merge "reg_6/r1" "ABL_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_5/in0" "latch_8/out0" -144.926 0 0 0 0 0 0 0 0 0 0 25 -14 0 0 5 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out0" "a_2823_1804#"
merge "staticizer_2/staticizer_one_6/out" "staticizer_2/in6" -670.95 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 -75 -54 0 0 44 0 -285 -600 0 0 0 0
merge "staticizer_2/in6" "latch_5/out6"
merge "latch_5/out6" "a_1776_748#"
merge "a_1776_748#" "mux_8bit_0/in0_6"
merge "mux_8bit_0/in0_6" "m1_1343_735#"
merge "staticizer_3/in6" "latch_6/out6" -177.606 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 9 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_6/out6" "a_2575_748#"
merge "staticizer_2/staticizer_one_3/out" "latch_5/out3" -741.014 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 -90 -54 0 0 0 0 -1500 -600 0 0 0 0
merge "latch_5/out3" "staticizer_2/in3"
merge "staticizer_2/in3" "a_1776_1276#"
merge "a_1776_1276#" "mux_8bit_0/in0_3"
merge "mux_8bit_0/in0_3" "m1_1343_1263#"
merge "latch_7/in7" "reg_6/port71" -1997.98 0 0 0 0 0 0 0 0 0 0 -6 -14 0 0 -4 -14 0 -60 55 0 -5990 -2600 0 0 0 0
merge "reg_6/port71" "reg_4/port71"
merge "reg_4/port71" "reg_3/port71"
merge "reg_3/port71" "reg_2/port71"
merge "reg_2/port71" "reg_1/port71"
merge "reg_1/port71" "reg_0/port71"
merge "reg_0/port71" "addsub_0/b7"
merge "addsub_0/b7" "fblock_0/b7"
merge "fblock_0/b7" "a_678_572#"
merge "addsub_0/a6" "latch_4/in6" -1178.92 0 0 0 0 0 0 0 0 0 0 -6 -16 0 0 87 -54 35 0 468 -51 -2520 -1071 0 0 0 0
merge "latch_4/in6" "reg_3/port60"
merge "reg_3/port60" "reg_2/port60"
merge "reg_2/port60" "reg_1/port60"
merge "reg_1/port60" "reg_0/port60"
merge "reg_0/port60" "fblock_0/a6"
merge "fblock_0/a6" "shift_0/a6"
merge "shift_0/a6" "rx6"
merge "mux_8bit_2/in1_2" "reg_6/in2" -2042.06 0 0 0 0 0 0 0 0 0 0 10 0 0 0 -135 -205 -50 -30 -25 -20 -5000 -2000 0 0 0 0
merge "reg_6/in2" "mux_8bit_1/in1_2"
merge "mux_8bit_1/in1_2" "mux_8bit_0/in1_2"
merge "mux_8bit_0/in1_2" "reg_3/in2"
merge "reg_3/in2" "reg_2/in2"
merge "reg_2/in2" "reg_1/in2"
merge "reg_1/in2" "reg_0/in2"
merge "reg_0/in2" "latch_2/out2"
merge "latch_2/out2" "latch_1/out2"
merge "latch_1/out2" "latch_3/out2"
merge "latch_3/out2" "staticizer_0/in2"
merge "staticizer_0/in2" "latch_0/out2"
merge "latch_0/out2" "a_109_1448#"
merge "a_109_1448#" "m1_160_1473#"
merge "latch_7/in3" "reg_6/port31" -2143.12 0 0 0 0 0 0 0 0 0 0 -6 -14 0 0 -10 -14 0 -60 15 -7 -6570 -2671 0 0 0 0
merge "reg_6/port31" "reg_4/port31"
merge "reg_4/port31" "reg_3/port31"
merge "reg_3/port31" "reg_2/port31"
merge "reg_2/port31" "reg_1/port31"
merge "reg_1/port31" "reg_0/port31"
merge "reg_0/port31" "addsub_0/b3"
merge "addsub_0/b3" "fblock_0/b3"
merge "fblock_0/b3" "a_678_1276#"
merge "addsub_2/a2" "reg_7/port20" -396.273 0 0 0 0 0 0 0 0 0 0 -24 -10 0 0 24 -20 0 0 0 0 -400 -400 0 0 0 0
merge "reg_7/port20" "reg_5/port20"
merge "reg_5/port20" "a_2406_1522#"
merge "latch_8/in3" "reg_7/port31" -641.203 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -20 0 0 -2500 -1000 0 0 0 0
merge "reg_7/port31" "reg_5/port31"
merge "reg_5/port31" "a_2764_1271#"
merge "addsub_2/a3" "reg_7/port30" -372.213 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 60 -20 0 0 0 0 -1000 -400 0 0 0 0
merge "reg_7/port30" "reg_5/port30"
merge "reg_5/port30" "a_2406_1346#"
merge "reg_6/port30" "m1_2132_1259#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/xor_4/GND!" "addsub_2/b4" -33.932 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/b4" "a_2351_1097#"
merge "staticizer_3/staticizer_one_7/out" "mux_8bit_2/in0_7" -922.555 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -60 0 0 0 0 -3000 -1200 0 0 0 0
merge "mux_8bit_2/in0_7" "mux_8bit_1/in0_7"
merge "mux_8bit_1/in0_7" "m1_1843_559#"
merge "staticizer_5/staticizer_one_2/GND!" "latch_8/latch_one_2/GND!" -7.10543e-14 0 0 0 0 0 0 0 0 -210 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_6/GND!" "latch_4/latch_one_6/GND!" 0 0 0 0 0 0 0 0 0 0 -18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/staticizer_one_6/Vdd!" "latch_8/latch_one_6/Vdd!" 110.187 0 0 0 0 189 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in0" "mux_8bit_0/mux_one_0/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_0/mux_one_0/2mux_nr_0/out" "m1_1434_1830#"
merge "reg_1/r0" "DB_r0" -6.105 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "mux_8bit_2/in1_1" "reg_6/in1" -1825.24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -170 -205 -50 -30 -25 -20 -4000 -1600 0 0 0 0
merge "reg_6/in1" "mux_8bit_1/in1_1"
merge "mux_8bit_1/in1_1" "mux_8bit_0/in1_1"
merge "mux_8bit_0/in1_1" "reg_3/in1"
merge "reg_3/in1" "reg_2/in1"
merge "reg_2/in1" "reg_1/in1"
merge "reg_1/in1" "reg_0/in1"
merge "reg_0/in1" "staticizer_0/in1"
merge "staticizer_0/in1" "latch_0/out1"
merge "latch_0/out1" "a_109_1624#"
merge "a_109_1624#" "latch_2/out1"
merge "latch_2/out1" "latch_1/out1"
merge "latch_1/out1" "latch_3/out1"
merge "latch_3/out1" "m1_160_1649#"
merge "latch_6/latch_one_4/Vdd!" "staticizer_3/staticizer_one_4/Vdd!" -5.68434e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/xor_5/GND!" "addsub_2/m1_n4_99#" -33.932 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/m1_n4_99#" "addsub_2/b5"
merge "addsub_2/b5" "a_2351_921#"
merge "staticizer_1/staticizer_one_2/Vdd!" "latch_4/latch_one_2/Vdd!" -4.26326e-13 0 0 0 0 0 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_0/a2" "fblock_0/a2" -1188.92 0 0 0 0 0 0 0 0 0 0 8 -16 0 0 44 -54 0 0 433 -43 -2540 -1071 0 0 0 0
merge "fblock_0/a2" "latch_4/in2"
merge "latch_4/in2" "reg_3/port20"
merge "reg_3/port20" "reg_2/port20"
merge "reg_2/port20" "reg_1/port20"
merge "reg_1/port20" "reg_0/port20"
merge "reg_0/port20" "shift_0/a2"
merge "shift_0/a2" "rx2"
merge "mux_8bit_2/in1_3" "reg_6/in3" -1862.21 0 0 0 0 0 0 0 0 0 0 10 0 0 0 -60 -205 -50 -30 -25 -20 -2000 -2000 0 0 0 0
merge "reg_6/in3" "mux_8bit_1/in1_3"
merge "mux_8bit_1/in1_3" "mux_8bit_0/in1_3"
merge "mux_8bit_0/in1_3" "reg_3/in3"
merge "reg_3/in3" "reg_2/in3"
merge "reg_2/in3" "reg_1/in3"
merge "reg_1/in3" "reg_0/in3"
merge "reg_0/in3" "latch_2/out3"
merge "latch_2/out3" "latch_1/out3"
merge "latch_1/out3" "latch_3/out3"
merge "latch_3/out3" "staticizer_0/in3"
merge "staticizer_0/in3" "latch_0/out3"
merge "latch_0/out3" "a_109_1272#"
merge "a_109_1272#" "m1_160_1297#"
merge "staticizer_0/staticizer_one_4/GND!" "latch_0/latch_one_4/GND!" -7.10543e-14 0 0 0 0 0 0 0 0 140 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_7/in5" "mux_8bit_2/mux_one_5/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_5/2mux_nr_0/out" "m1_2234_950#"
merge "fblock_0/b0" "latch_7/in0" -2088.44 0 0 0 0 0 0 0 0 0 0 -6 -14 0 0 -10 -14 0 -60 -145 -63 -6815 -2736 0 0 0 0
merge "latch_7/in0" "reg_6/port01"
merge "reg_6/port01" "reg_4/port01"
merge "reg_4/port01" "reg_3/port01"
merge "reg_3/port01" "reg_2/port01"
merge "reg_2/port01" "reg_1/port01"
merge "reg_1/port01" "reg_0/port01"
merge "reg_0/port01" "addsub_0/b0"
merge "addsub_0/b0" "a_678_1804#"
merge "mux_8bit_2/in1_0" "reg_6/in0" -1889.73 0 0 0 0 0 0 0 0 0 0 10 0 0 0 -90 -205 27 -30 52 -20 -2928 -2000 0 0 0 0
merge "reg_6/in0" "mux_8bit_1/in1_0"
merge "mux_8bit_1/in1_0" "mux_8bit_0/in1_0"
merge "mux_8bit_0/in1_0" "reg_3/in0"
merge "reg_3/in0" "reg_2/in0"
merge "reg_2/in0" "reg_1/in0"
merge "reg_1/in0" "reg_0/in0"
merge "reg_0/in0" "staticizer_0/staticizer_one_0/out"
merge "staticizer_0/staticizer_one_0/out" "latch_2/out0"
merge "latch_2/out0" "latch_1/out0"
merge "latch_1/out0" "latch_3/out0"
merge "latch_3/out0" "staticizer_0/in0"
merge "staticizer_0/in0" "latch_0/out0"
merge "latch_0/out0" "a_109_1800#"
merge "a_109_1800#" "m1_160_1825#"
merge "4nor2_0/c" "latch_3/c" -333.741 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 40 -10 -1000 -400 0 0 0 0
merge "latch_3/c" "ros"
merge "staticizer_5/in1" "latch_8/out1" -166.322 0 0 0 0 0 0 0 0 0 0 34 -14 0 0 -9 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out1" "a_2823_1628#"
merge "mux_8bit_2/in1_4" "mux_8bit_1/in1_4" -1981.47 0 0 0 0 0 0 0 0 0 0 10 0 0 0 -65 -205 5 -30 -10 -20 -4508 -2000 0 0 0 0
merge "mux_8bit_1/in1_4" "mux_8bit_0/in1_4"
merge "mux_8bit_0/in1_4" "staticizer_0/staticizer_one_4/out"
merge "staticizer_0/staticizer_one_4/out" "reg_6/in4"
merge "reg_6/in4" "reg_3/in4"
merge "reg_3/in4" "reg_2/in4"
merge "reg_2/in4" "reg_1/in4"
merge "reg_1/in4" "reg_0/in4"
merge "reg_0/in4" "latch_2/out4"
merge "latch_2/out4" "latch_1/out4"
merge "latch_1/out4" "latch_3/out4"
merge "latch_3/out4" "staticizer_0/in4"
merge "staticizer_0/in4" "latch_0/out4"
merge "latch_0/out4" "a_109_1096#"
merge "a_109_1096#" "m1_160_1121#"
merge "staticizer_2/staticizer_one_4/out" "latch_5/out4" -737.455 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 -78 -54 -3 0 -11 0 -1500 -600 0 0 0 0
merge "latch_5/out4" "staticizer_2/in4"
merge "staticizer_2/in4" "a_1776_1100#"
merge "a_1776_1100#" "mux_8bit_0/in0_4"
merge "mux_8bit_0/in0_4" "m1_1343_1087#"
merge "addsub_2/xor_6/GND!" "addsub_2/b6" -33.932 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/b6" "a_2351_745#"
merge "reg_4/r0" "PCL_r0" -12.911 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_4/GND!" "staticizer_2/staticizer_one_4/GND!" -1.5703e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/b4" "latch_7/in4" -2098.67 0 0 0 0 0 0 0 0 0 0 -6 -14 0 0 -10 -14 0 -60 -125 -55 -6850 -2745 0 0 0 0
merge "latch_7/in4" "reg_6/port41"
merge "reg_6/port41" "reg_4/port41"
merge "reg_4/port41" "reg_3/port41"
merge "reg_3/port41" "reg_2/port41"
merge "reg_2/port41" "reg_1/port41"
merge "reg_1/port41" "reg_0/port41"
merge "reg_0/port41" "addsub_0/b4"
merge "addsub_0/b4" "a_678_1100#"
merge "latch_7/in6" "addsub_0/b6" -1884.29 0 0 0 0 0 0 0 0 0 0 -6 -14 0 0 -10 -14 0 -60 -75 -35 -5605 -2247 0 0 0 0
merge "addsub_0/b6" "fblock_0/b6"
merge "fblock_0/b6" "reg_6/port61"
merge "reg_6/port61" "reg_4/port61"
merge "reg_4/port61" "reg_3/port61"
merge "reg_3/port61" "reg_2/port61"
merge "reg_2/port61" "reg_1/port61"
merge "reg_1/port61" "reg_0/port61"
merge "reg_0/port61" "a_678_748#"
merge "addsub_0/a5" "reg_3/port50" -1138.54 0 0 0 0 0 0 0 0 0 0 -11 -16 0 0 65 -54 70 0 518 -50 -1752 -1219 0 0 0 0
merge "reg_3/port50" "reg_2/port50"
merge "reg_2/port50" "reg_1/port50"
merge "reg_1/port50" "reg_0/port50"
merge "reg_0/port50" "fblock_0/a5"
merge "fblock_0/a5" "shift_0/a5"
merge "shift_0/a5" "latch_4/in5"
merge "latch_4/in5" "rx5"
merge "reg_6/w" "ABL_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "inv2_2/GND!" "inv2_1/GND!" -516.037 0 0 0 0 0 0 0 0 154 -88 0 0 0 0 -40 -134 0 0 -350 -232 0 0 0 0 0 0
merge "inv2_1/GND!" "inv2_5/GND!"
merge "inv2_5/GND!" "inv2_4/GND!"
merge "inv2_4/GND!" "4nor2_0/GND!"
merge "4nor2_0/GND!" "inv2_0/GND!"
merge "inv2_0/GND!" "staticizer_5/GND!"
merge "staticizer_5/GND!" "latch_8/latch_one_0/GND!"
merge "latch_8/latch_one_0/GND!" "m1_2841_1885#"
merge "m1_2841_1885#" "staticizer_5/staticizer_one_0/GND!"
merge "staticizer_5/staticizer_one_0/GND!" "latch_8/GND!"
merge "latch_8/GND!" "staticizer_4/GND!"
merge "staticizer_4/GND!" "latch_7/GND!"
merge "latch_7/GND!" "latch_6/GND!"
merge "latch_6/GND!" "staticizer_3/GND!"
merge "staticizer_3/GND!" "m1_2593_1885#"
merge "m1_2593_1885#" "addsub_2/xor_0/GND!"
merge "addsub_2/xor_0/GND!" "addsub_2/sub"
merge "addsub_2/sub" "m1_2336_1834#"
merge "m1_2336_1834#" "addsub_2/b0"
merge "addsub_2/b0" "a_2351_1801#"
merge "a_2351_1801#" "reg_7/GND!"
merge "reg_7/GND!" "mux_8bit_2/GND!"
merge "mux_8bit_2/GND!" "reg_6/GND!"
merge "reg_6/GND!" "reg_5/GND!"
merge "reg_5/GND!" "mux_8bit_1/GND!"
merge "mux_8bit_1/GND!" "latch_5/GND!"
merge "latch_5/GND!" "staticizer_2/GND!"
merge "staticizer_2/GND!" "m1_1793_1885#"
merge "m1_1793_1885#" "addsub_1/xor_0/GND!"
merge "addsub_1/xor_0/GND!" "addsub_1/sub"
merge "addsub_1/sub" "m1_1536_1834#"
merge "m1_1536_1834#" "addsub_1/b0"
merge "addsub_1/b0" "a_1545_1808#"
merge "a_1545_1808#" "reg_4/GND!"
merge "reg_4/GND!" "mux_8bit_0/GND!"
merge "mux_8bit_0/GND!" "reg_3/GND!"
merge "reg_3/GND!" "reg_2/GND!"
merge "reg_2/GND!" "reg_1/GND!"
merge "reg_1/GND!" "reg_0/GND!"
merge "reg_0/GND!" "latch_2/GND!"
merge "latch_2/GND!" "addsub_0/addsub_one_1/GND!"
merge "addsub_0/addsub_one_1/GND!" "latch_1/GND!"
merge "latch_1/GND!" "fblock_0/GND!"
merge "fblock_0/GND!" "latch_3/GND!"
merge "latch_3/GND!" "shift_0/GND!"
merge "shift_0/GND!" "staticizer_0/GND!"
merge "staticizer_0/GND!" "latch_0/latch_one_0/GND!"
merge "latch_0/latch_one_0/GND!" "staticizer_0/staticizer_one_0/GND!"
merge "staticizer_0/staticizer_one_0/GND!" "latch_0/GND!"
merge "latch_0/GND!" "m1_65_1845#"
merge "m1_65_1845#" "staticizer_1/GND!"
merge "staticizer_1/GND!" "latch_4/GND!"
merge "latch_4/GND!" "m1_833_1741#"
merge "m1_833_1741#" "m1_n42_1842#"
merge "m1_n42_1842#" "m1_2717_1885#"
merge "addsub_2/a1" "reg_7/port10" -372.213 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 60 -20 0 0 0 0 -1000 -400 0 0 0 0
merge "reg_7/port10" "reg_5/port10"
merge "reg_5/port10" "a_2406_1698#"
merge "latch_8/in2" "reg_7/port21" -696.71 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -20 -100 -45 -2725 -1095 0 0 0 0
merge "reg_7/port21" "reg_5/port21"
merge "reg_5/port21" "a_2764_1447#"
merge "addsub_2/a4" "reg_7/port40" -372.213 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 60 -20 0 0 0 0 -1000 -400 0 0 0 0
merge "reg_7/port40" "reg_5/port40"
merge "reg_5/port40" "a_2406_1170#"
merge "addsub_0/a7" "reg_3/port70" -1157.4 0 0 0 0 0 0 0 0 0 0 -6 -16 0 0 65 -54 35 0 223 -133 -2945 -1220 0 0 0 0
merge "reg_3/port70" "reg_2/port70"
merge "reg_2/port70" "reg_1/port70"
merge "reg_1/port70" "reg_0/port70"
merge "reg_0/port70" "fblock_0/a7"
merge "fblock_0/a7" "shift_0/a7"
merge "shift_0/a7" "latch_4/in7"
merge "latch_4/in7" "rx7"
merge "reg_1/r1" "DB_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "reg_7/in1" "mux_8bit_2/mux_one_1/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_1/2mux_nr_0/out" "m1_2234_1654#"
merge "mux_8bit_0/mux_one_1/2mux_nr_0/out" "reg_4/in1" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in1" "m1_1434_1654#"
merge "addsub_2/xor_3/GND!" "addsub_2/b3" -33.932 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/b3" "a_2351_1273#"
merge "addsub_0/a3" "reg_3/port30" -1185.92 0 0 0 0 0 0 0 0 0 0 -6 -16 0 0 65 -54 35 0 243 -125 -2945 -1220 0 0 0 0
merge "reg_3/port30" "reg_2/port30"
merge "reg_2/port30" "reg_1/port30"
merge "reg_1/port30" "reg_0/port30"
merge "reg_0/port30" "fblock_0/a3"
merge "fblock_0/a3" "shift_0/a3"
merge "shift_0/a3" "latch_4/in3"
merge "latch_4/in3" "rx3"
merge "latch_5/latch_one_7/GND!" "staticizer_2/staticizer_one_7/GND!" -1.41398e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_5/GND!" "latch_0/latch_one_5/GND!" -7.10543e-14 0 0 0 0 0 0 0 0 140 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_6/latch_one_2/GND!" "staticizer_3/staticizer_one_2/GND!" -3.19744e-14 0 0 0 0 0 0 0 0 -413 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/xor_3/GND!" "addsub_1/b3" -115.486 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -20 -20 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/b3" "a_1545_1280#"
merge "staticizer_5/in2" "latch_8/out2" -144.926 0 0 0 0 0 0 0 0 0 0 25 -14 0 0 5 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out2" "a_2823_1452#"
merge "latch_7/in2" "addsub_0/b2" -1522.39 0 0 0 0 0 0 0 0 0 0 -6 -14 0 0 -10 -14 0 -60 -55 -27 1595 -2247 0 0 0 0
merge "addsub_0/b2" "fblock_0/b2"
merge "fblock_0/b2" "reg_6/port21"
merge "reg_6/port21" "reg_4/port21"
merge "reg_4/port21" "reg_3/port21"
merge "reg_3/port21" "reg_2/port21"
merge "reg_2/port21" "reg_1/port21"
merge "reg_1/port21" "reg_0/port21"
merge "reg_0/port21" "a_678_1452#"
merge "latch_6/latch_one_6/Vdd!" "staticizer_3/staticizer_one_6/Vdd!" -1.93268e-12 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_7/in0" "mux_8bit_2/mux_one_0/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_0/2mux_nr_0/out" "m1_2234_1830#"
merge "staticizer_2/staticizer_one_5/out" "latch_5/out5" -583.595 0 0 0 0 0 0 0 0 0 0 18 0 0 0 -80 -40 0 0 -84 -47 -2025 -817 0 0 0 0
merge "latch_5/out5" "staticizer_2/in5"
merge "staticizer_2/in5" "a_1776_924#"
merge "a_1776_924#" "mux_8bit_0/in0_5"
merge "mux_8bit_0/in0_5" "m1_1343_911#"
merge "reg_4/r1" "PCL_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "inv2_0/out" "staticizer_1/c" -52.526 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -45 -28 0 0 5 -10 0 0 0 0 0 0
merge "staticizer_1/c" "m1_n56_1860#"
merge "reg_7/in4" "mux_8bit_2/mux_one_4/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_4/2mux_nr_0/out" "m1_2234_1126#"
merge "addsub_0/a4" "reg_3/port40" -1184.92 0 0 0 0 0 0 0 0 0 0 -6 -16 0 0 65 -54 35 0 363 -77 -2945 -1220 0 0 0 0
merge "reg_3/port40" "reg_2/port40"
merge "reg_2/port40" "reg_1/port40"
merge "reg_1/port40" "reg_0/port40"
merge "reg_0/port40" "fblock_0/a4"
merge "fblock_0/a4" "shift_0/a4"
merge "shift_0/a4" "latch_4/in4"
merge "latch_4/in4" "rx4"
merge "latch_3/in7" "shift_0/o7" -62.527 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o7" "a_373_564#"
merge "fblock_0/b5" "latch_7/in5" -2056.43 0 0 0 0 0 0 0 0 0 0 -2 -14 0 0 -10 -14 0 -60 0 0 -6500 -2600 0 0 0 0
merge "latch_7/in5" "reg_6/port51"
merge "reg_6/port51" "reg_4/port51"
merge "reg_4/port51" "reg_3/port51"
merge "reg_3/port51" "reg_2/port51"
merge "reg_2/port51" "reg_1/port51"
merge "reg_1/port51" "reg_0/port51"
merge "reg_0/port51" "addsub_0/b5"
merge "addsub_0/b5" "a_678_924#"
merge "addsub_2/a0" "reg_7/port00" -372.213 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 60 -20 0 0 0 0 -1000 -400 0 0 0 0
merge "reg_7/port00" "reg_5/port00"
merge "reg_5/port00" "a_2406_1874#"
merge "latch_8/in1" "reg_7/port11" -624.175 0 0 0 0 0 0 0 0 0 0 12 -10 0 0 0 0 0 -20 0 0 -2500 -1000 0 0 0 0
merge "reg_7/port11" "reg_5/port11"
merge "reg_5/port11" "a_2764_1623#"
merge "addsub_2/a5" "reg_7/port50" -372.213 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 60 -20 0 0 0 0 -1000 -400 0 0 0 0
merge "reg_7/port50" "reg_5/port50"
merge "reg_5/port50" "a_2406_994#"
merge "addsub_1/xor_5/GND!" "addsub_1/b5" -161.86 0 0 0 0 0 0 0 0 0 0 -20 -14 0 0 -40 -20 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/b5" "a_1545_928#"
merge "addsub_2/xor_1/GND!" "addsub_2/m1_n4_803#" -33.932 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/m1_n4_803#" "addsub_2/b1"
merge "addsub_2/b1" "a_2351_1625#"
merge "mux_8bit_0/mux_one_2/2mux_nr_0/out" "reg_4/in2" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in2" "m1_1434_1478#"
merge "inv2_2/in" "latch_8/c" -97.666 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -50 -25 0 0 25 -10 0 0 0 0 0 0
merge "latch_8/c" "rd_addrH"
merge "latch_0/in0" "data_in0" -13.896 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_4/staticizer_one_4/Vdd!" "latch_7/latch_one_4/Vdd!" 0 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/in1_5" "reg_6/in5" -1841.26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -219 -205 -50 -30 -25 -20 -4000 -1600 0 0 0 0
merge "reg_6/in5" "mux_8bit_1/in1_5"
merge "mux_8bit_1/in1_5" "mux_8bit_0/in1_5"
merge "mux_8bit_0/in1_5" "reg_3/in5"
merge "reg_3/in5" "reg_2/in5"
merge "reg_2/in5" "reg_1/in5"
merge "reg_1/in5" "reg_0/in5"
merge "reg_0/in5" "staticizer_0/staticizer_one_5/out"
merge "staticizer_0/staticizer_one_5/out" "staticizer_0/in5"
merge "staticizer_0/in5" "latch_0/out5"
merge "latch_0/out5" "a_109_920#"
merge "a_109_920#" "latch_2/out5"
merge "latch_2/out5" "latch_1/out5"
merge "latch_1/out5" "latch_3/out5"
merge "latch_3/out5" "m1_160_945#"
merge "addsub_1/xor_1/GND!" "addsub_1/b1" -134.226 0 0 0 0 0 0 0 0 0 0 -20 -16 0 0 -20 -24 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/b1" "a_1545_1632#"
merge "reg_7/r0" "ABH_r0" -12.911 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "staticizer_5/in3" "latch_8/out3" -144.926 0 0 0 0 0 0 0 0 0 0 25 -14 0 0 5 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out3" "a_2823_1276#"
merge "mux_8bit_2/in1_6" "reg_6/in6" -2096.76 0 0 0 0 0 0 0 0 0 0 10 0 0 0 -81 -205 -50 -30 -25 -20 -5000 -2200 0 0 0 0
merge "reg_6/in6" "mux_8bit_1/in1_6"
merge "mux_8bit_1/in1_6" "mux_8bit_0/in1_6"
merge "mux_8bit_0/in1_6" "reg_3/in6"
merge "reg_3/in6" "reg_2/in6"
merge "reg_2/in6" "reg_1/in6"
merge "reg_1/in6" "reg_0/in6"
merge "reg_0/in6" "staticizer_0/in6"
merge "staticizer_0/in6" "latch_0/out6"
merge "latch_0/out6" "a_109_744#"
merge "a_109_744#" "latch_2/out6"
merge "latch_2/out6" "latch_1/out6"
merge "latch_1/out6" "latch_3/out6"
merge "latch_3/out6" "m1_160_769#"
merge "mux_8bit_0/mux_one_5/2mux_nr_0/out" "reg_4/in5" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in5" "m1_1434_950#"
merge "mux_8bit_1/mux_one_7/2mux_nr_0/out" "reg_5/in7" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in7" "m1_1934_598#"
merge "latch_3/in5" "shift_0/o5" -62.527 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o5" "a_373_916#"
merge "staticizer_5/staticizer_one_5/GND!" "latch_8/latch_one_5/GND!" 1.42109e-14 0 0 0 0 0 0 0 0 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_5/in0" "addsub_1/s0" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/s0" "a_1716_1801#"
merge "latch_6/latch_one_3/GND!" "staticizer_3/staticizer_one_3/GND!" -1.51346e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_8/in0" "reg_7/port01" -641.203 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -20 0 0 -2500 -1000 0 0 0 0
merge "reg_7/port01" "reg_5/port01"
merge "reg_5/port01" "a_2764_1799#"
merge "staticizer_1/staticizer_one_1/GND!" "latch_4/latch_one_1/GND!" -1.27898e-13 0 0 0 0 0 0 0 0 0 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_6/latch_one_7/Vdd!" "staticizer_3/staticizer_one_7/Vdd!" -3.41061e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "4nor2_0/out" "staticizer_0/c" -55.344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -20 0 0 5 -10 0 0 0 0 0 0
merge "staticizer_0/c" "m1_136_1836#"
merge "staticizer_5/staticizer_one_2/Vdd!" "latch_8/latch_one_2/Vdd!" 110.187 0 0 0 0 189 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_0/cout" "as_cout" -29.21 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15 -20 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_7/GND!" "latch_0/latch_one_7/GND!" -1.20792e-13 0 0 0 0 0 0 0 0 140 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/b7" "a_2351_569#" -24.636 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/a6" "reg_7/port60" -434.316 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 60 -20 0 0 0 0 -1000 -400 0 0 0 0
merge "reg_7/port60" "reg_5/port60"
merge "reg_5/port60" "a_2406_818#"
merge "staticizer_1/staticizer_one_5/Vdd!" "latch_4/latch_one_5/Vdd!" 8.52651e-14 0 0 0 0 0 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_0/mux_one_3/2mux_nr_0/out" "reg_4/in3" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in3" "m1_1434_1302#"
merge "addsub_0/cin" "as_cin" -9.264 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_2/staticizer_one_0/out" "latch_5/out0" -738.329 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 -83 -54 1 0 -3 0 -1500 -600 0 0 0 0
merge "latch_5/out0" "staticizer_2/in0"
merge "staticizer_2/in0" "a_1776_1804#"
merge "a_1776_1804#" "mux_8bit_0/in0_0"
merge "mux_8bit_0/in0_0" "m1_1343_1791#"
merge "latch_0/in1" "data_in1" -14.842 0 0 0 0 0 0 0 0 0 0 -1 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_5/out" "staticizer_1/in5" -57.256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -20 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/in5" "latch_4/out5"
merge "latch_4/out5" "a_n24_920#"
merge "a_n24_920#" "data_out5"
merge "reg_7/r1" "ABH_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "addsub_1/xor_7/GND!" "addsub_1/b7" -115.486 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/b7" "a_1545_576#"
merge "staticizer_5/in4" "latch_8/out4" -144.926 0 0 0 0 0 0 0 0 0 0 25 -14 0 0 5 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out4" "a_2823_1100#"
merge "staticizer_2/staticizer_one_7/out" "latch_5/out7" -740.864 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 -90 -54 0 0 0 0 -1500 -600 0 0 0 0
merge "latch_5/out7" "staticizer_2/in7"
merge "staticizer_2/in7" "a_1776_572#"
merge "a_1776_572#" "mux_8bit_0/in0_7"
merge "mux_8bit_0/in0_7" "m1_1343_559#"
merge "latch_6/in7" "a_2516_569#" -46.565 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_0/out" "staticizer_1/in0" -186.13 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 -30 -36 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/in0" "latch_4/out0"
merge "latch_4/out0" "a_n24_1800#"
merge "a_n24_1800#" "data_out0"
merge "4nor2_0/b" "latch_1/c" -514.008 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 40 -10 -2000 -805 0 0 0 0
merge "latch_1/c" "rfb"
merge "latch_3/in0" "shift_0/o0" -62.527 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o0" "a_373_1796#"
merge "latch_5/in1" "addsub_1/s1" -26.589 0 0 0 0 0 0 0 0 0 0 18 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/s1" "a_1716_1625#"
merge "addsub_2/a7" "reg_7/port70" -357.723 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 60 -20 0 0 0 0 -1000 -400 0 0 0 0
merge "reg_7/port70" "reg_5/port70"
merge "reg_5/port70" "a_2406_642#"
merge "reg_4/w" "PCL_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_2/staticizer_one_1/out" "latch_5/out1" -653.529 0 0 0 0 0 0 0 0 0 0 4 -4 0 0 -101 -40 0 0 -68 -39 -2025 -817 0 0 0 0
merge "latch_5/out1" "staticizer_2/in1"
merge "staticizer_2/in1" "a_1776_1628#"
merge "a_1776_1628#" "mux_8bit_0/in0_1"
merge "mux_8bit_0/in0_1" "m1_1343_1615#"
merge "mux_8bit_0/mux_one_4/2mux_nr_0/out" "reg_4/in4" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in4" "m1_1434_1126#"
merge "latch_6/latch_one_5/GND!" "staticizer_3/staticizer_one_5/GND!" -1.1795e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_0/in2" "data_in2" -13.896 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/in1_7" "reg_6/in7" -2026.88 0 0 0 0 0 0 0 0 0 0 10 0 0 0 -135 -205 -50 -30 -25 -20 -5000 -2000 0 0 0 0
merge "reg_6/in7" "mux_8bit_1/in1_7"
merge "mux_8bit_1/in1_7" "mux_8bit_0/in1_7"
merge "mux_8bit_0/in1_7" "reg_3/in7"
merge "reg_3/in7" "reg_2/in7"
merge "reg_2/in7" "reg_1/in7"
merge "reg_1/in7" "reg_0/in7"
merge "reg_0/in7" "latch_2/out7"
merge "latch_2/out7" "latch_1/out7"
merge "latch_1/out7" "latch_3/out7"
merge "latch_3/out7" "staticizer_0/in7"
merge "staticizer_0/in7" "latch_0/out7"
merge "latch_0/out7" "a_109_568#"
merge "a_109_568#" "m1_160_593#"
merge "reg_6/port00" "m1_2132_1787#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "staticizer_4/staticizer_one_3/Vdd!" "latch_7/latch_one_3/Vdd!" 2.27374e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/in5" "latch_8/out5" -133.574 0 0 0 0 0 0 0 0 0 0 37 -14 0 0 5 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out5" "a_2823_924#"
merge "reg_7/in6" "mux_8bit_2/mux_one_6/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_6/2mux_nr_0/out" "m1_2234_774#"
merge "inv2_2/out" "staticizer_5/c" -13.32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 10 -10 0 0 0 0 0 0
merge "staticizer_5/c" "m1_2844_1867#"
merge "addsub_0/a1" "reg_3/port10" -1222.61 0 0 0 0 0 0 0 0 0 0 -7 -16 0 0 81 -54 35 0 527 -50 -1545 -1206 0 0 0 0
merge "reg_3/port10" "reg_2/port10"
merge "reg_2/port10" "reg_1/port10"
merge "reg_1/port10" "reg_0/port10"
merge "reg_0/port10" "fblock_0/a1"
merge "fblock_0/a1" "shift_0/a1"
merge "shift_0/a1" "latch_4/in1"
merge "latch_4/in1" "rx1"
merge "latch_3/in1" "shift_0/o1" -34.147 0 0 0 0 0 0 0 0 0 0 24 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o1" "a_373_1620#"
merge "staticizer_3/staticizer_one_2/out" "mux_8bit_2/in0_2" -894.695 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5 -60 0 0 0 0 -3000 -1200 0 0 0 0
merge "mux_8bit_2/in0_2" "mux_8bit_1/in0_2"
merge "mux_8bit_1/in0_2" "m1_1843_1439#"
merge "latch_5/in2" "addsub_1/s2" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/s2" "a_1716_1449#"
merge "staticizer_4/staticizer_one_3/GND!" "latch_7/latch_one_3/GND!" 1.476 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_4/staticizer_one_7/Vdd!" "latch_7/latch_one_7/Vdd!" -2.27374e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_7/in2" "mux_8bit_2/mux_one_2/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_2/2mux_nr_0/out" "m1_2234_1478#"
merge "staticizer_2/staticizer_one_2/out" "latch_5/out2" -583.206 0 0 0 0 0 0 0 0 0 0 -12 -16 0 0 -55 -54 0 0 28 0 1335 -600 0 0 0 0
merge "latch_5/out2" "staticizer_2/in2"
merge "staticizer_2/in2" "a_1776_1452#"
merge "a_1776_1452#" "mux_8bit_0/in0_2"
merge "mux_8bit_0/in0_2" "m1_1343_1439#"
merge "latch_0/in3" "data_in3" -13.896 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_6/latch_one_6/GND!" "staticizer_3/staticizer_one_6/GND!" -6.39488e-13 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_4/GND!" "latch_4/latch_one_4/GND!" -1.27898e-13 0 0 0 0 0 0 0 0 0 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/in6" "latch_8/out6" -148.11 0 0 0 0 0 0 0 0 0 0 25 -14 0 0 -3 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out6" "a_2823_748#"
merge "staticizer_5/staticizer_one_1/GND!" "latch_8/latch_one_1/GND!" 1.42109e-14 0 0 0 0 0 0 0 0 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/staticizer_one_5/Vdd!" "latch_8/latch_one_5/Vdd!" 65.296 0 0 0 0 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_0/a0" "reg_3/port00" -1183.01 0 0 0 0 0 0 0 0 0 0 -6 -16 0 0 65 -54 35 0 383 -69 -2945 -1220 0 0 0 0
merge "reg_3/port00" "reg_2/port00"
merge "reg_2/port00" "reg_1/port00"
merge "reg_1/port00" "reg_0/port00"
merge "reg_0/port00" "fblock_0/a0"
merge "fblock_0/a0" "shift_0/a0"
merge "shift_0/a0" "latch_4/in0"
merge "latch_4/in0" "rx0"
merge "fblock_0/b1" "latch_7/in1" -2046.97 0 0 0 0 0 0 0 0 0 0 8 -14 0 0 -10 -14 0 -60 0 0 -6500 -2600 0 0 0 0
merge "latch_7/in1" "reg_6/port11"
merge "reg_6/port11" "reg_4/port11"
merge "reg_4/port11" "reg_3/port11"
merge "reg_3/port11" "reg_2/port11"
merge "reg_2/port11" "reg_1/port11"
merge "reg_1/port11" "reg_0/port11"
merge "reg_0/port11" "addsub_0/b1"
merge "addsub_0/b1" "a_678_1628#"
merge "latch_3/in2" "shift_0/o2" -62.527 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o2" "a_373_1444#"
merge "latch_5/in3" "addsub_1/s3" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/s3" "a_1716_1273#"
merge "staticizer_1/staticizer_one_3/Vdd!" "latch_4/latch_one_3/Vdd!" -3.12639e-13 0 0 0 0 0 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_7/in3" "mux_8bit_2/mux_one_3/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_3/2mux_nr_0/out" "m1_2234_1302#"
merge "inv2_1/in" "latch_7/c" -70.286 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -20 0 0 25 -10 0 0 0 0 0 0
merge "latch_7/c" "rd_addrL"
merge "mux_8bit_0/mux_one_6/2mux_nr_0/out" "reg_4/in6" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in6" "m1_1434_774#"
merge "latch_0/in4" "data_in4" -13.896 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/in7" "latch_8/out7" -144.926 0 0 0 0 0 0 0 0 0 0 25 -14 0 0 5 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_8/out7" "a_2823_572#"
merge "addsub_2/xor_2/GND!" "addsub_2/b2" -33.932 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/b2" "a_2351_1449#"
merge "mux_8bit_1/mux_one_4/2mux_nr_0/out" "reg_5/in4" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in4" "m1_1934_1126#"
merge "addsub_1/xor_2/GND!" "addsub_1/b2" -115.486 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -20 -20 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/b2" "a_1545_1456#"
merge "inv2_4/in" "latch_5/c" -70.286 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -20 0 0 25 -10 0 0 0 0 0 0
merge "latch_5/c" "rPCplus1L"
merge "latch_3/in3" "shift_0/o3" -62.527 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o3" "a_373_1268#"
merge "latch_5/in4" "addsub_1/s4" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/s4" "a_1716_1097#"
merge "addsub_1/a7" "reg_4/port70" -84.839 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 30 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port70" "a_1606_642#"
merge "staticizer_4/staticizer_one_2/GND!" "latch_7/latch_one_2/GND!" 1.476 0 0 0 0 0 0 0 0 -413 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_4/staticizer_one_6/Vdd!" "latch_7/latch_one_6/Vdd!" -6.82121e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_4/Vdd!" "staticizer_2/staticizer_one_4/Vdd!" -0.246 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_0/mux_one_7/2mux_nr_0/out" "reg_4/in7" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_4/in7" "m1_1434_598#"
merge "staticizer_0/staticizer_one_2/Vdd!" "latch_0/latch_one_2/Vdd!" 95.093 0 0 0 0 161 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/in3" "latch_4/out3" -190.11 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 -40 -36 0 0 0 0 0 0 0 0 0 0
merge "latch_4/out3" "a_n24_1272#"
merge "a_n24_1272#" "data_out3"
merge "latch_0/in5" "data_in5" -18.626 0 0 0 0 0 0 0 0 0 0 -5 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_2/w" "X_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_4/staticizer_one_6/GND!" "latch_7/latch_one_6/GND!" 7.10543e-14 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/in6" "latch_4/out6" -190.11 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 -40 -36 0 0 0 0 0 0 0 0 0 0
merge "latch_4/out6" "a_n24_744#"
merge "a_n24_744#" "data_out6"
merge "staticizer_3/staticizer_one_5/out" "mux_8bit_2/in0_5" -812.155 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -60 0 0 0 0 -664 -1200 0 0 0 0
merge "mux_8bit_2/in0_5" "mux_8bit_1/in0_5"
merge "mux_8bit_1/in0_5" "m1_1843_911#"
merge "latch_3/in4" "shift_0/o4" -62.527 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o4" "a_373_1092#"
merge "latch_5/in5" "addsub_1/s5" -37.941 0 0 0 0 0 0 0 0 0 0 6 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/s5" "a_1716_921#"
merge "reg_3/w" "Y_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "addsub_2/s0" "latch_6/in0" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_6/in0" "a_2516_1801#"
merge "inv2_5/out" "staticizer_3/c" -14.384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 -4 -10 0 0 0 0 0 0
merge "staticizer_3/c" "m1_2596_1867#"
merge "staticizer_1/in1" "latch_4/out1" -61.836 0 0 0 0 0 0 0 0 0 0 10 0 0 0 -16 -20 0 0 0 0 0 0 0 0 0 0
merge "latch_4/out1" "a_n24_1624#"
merge "a_n24_1624#" "data_out1"
merge "latch_0/in6" "data_in6" -13.896 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_7/GND!" "latch_4/latch_one_7/GND!" -1.84741e-13 0 0 0 0 0 0 0 0 0 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/staticizer_one_4/GND!" "latch_8/latch_one_4/GND!" -4.26326e-14 0 0 0 0 0 0 0 0 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/sel" "ABH_w_sel" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_2/GND!" "latch_4/latch_one_2/GND!" 3.55271e-15 0 0 0 0 0 0 0 0 -413 -26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_6/Vdd!" "latch_4/latch_one_6/Vdd!" -1.98952e-13 0 0 0 0 0 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inv2_4/out" "staticizer_2/c" -14.384 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 -4 -10 0 0 0 0 0 0
merge "staticizer_2/c" "m1_1796_1867#"
merge "addsub_1/a4" "reg_4/port40" -99.329 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 30 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port40" "a_1606_1170#"
merge "staticizer_0/staticizer_one_4/Vdd!" "latch_0/latch_one_4/Vdd!" 96.323 0 0 0 0 161 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_5/in6" "addsub_1/s6" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/s6" "a_1716_745#"
merge "addsub_2/s1" "latch_6/in1" -17.116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_6/in1" "m1_2516_1625#"
merge "staticizer_4/in4" "latch_7/out4" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out4" "a_2699_1100#"
merge "reg_7/in7" "mux_8bit_2/mux_one_7/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_2/mux_one_7/2mux_nr_0/out" "m1_2234_598#"
merge "latch_1/in4" "fblock_0/f4" -57.014 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f4" "a_580_1091#"
merge "latch_0/in7" "data_in7" -13.896 0 0 0 0 0 0 0 0 0 0 0 -6 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_8/in4" "reg_7/port41" -641.203 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -20 0 0 -2500 -1000 0 0 0 0
merge "reg_7/port41" "reg_5/port41"
merge "reg_5/port41" "a_2764_1095#"
merge "addsub_1/a2" "reg_4/port20" -146.225 0 0 0 0 0 0 0 0 0 0 -24 -10 0 0 12 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port20" "a_1606_1522#"
merge "staticizer_1/in2" "latch_4/out2" -190.11 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 -40 -36 0 0 0 0 0 0 0 0 0 0
merge "latch_4/out2" "a_n24_1448#"
merge "a_n24_1448#" "data_out2"
merge "staticizer_4/staticizer_one_5/GND!" "latch_7/latch_one_5/GND!" 0.738 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/staticizer_one_3/out" "mux_8bit_2/in0_3" -922.555 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -60 0 0 0 0 -3000 -1200 0 0 0 0
merge "mux_8bit_2/in0_3" "mux_8bit_1/in0_3"
merge "mux_8bit_1/in0_3" "m1_1843_1263#"
merge "latch_5/latch_one_3/GND!" "staticizer_2/staticizer_one_3/GND!" -1.51346e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_7/Vdd!" "staticizer_2/staticizer_one_7/Vdd!" -0.246 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_3/in6" "shift_0/o6" -62.527 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "shift_0/o6" "a_373_740#"
merge "staticizer_0/staticizer_one_1/GND!" "latch_0/latch_one_1/GND!" 1.42109e-14 0 0 0 0 0 0 0 0 140 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_5/Vdd!" "latch_0/latch_one_5/Vdd!" 96.323 0 0 0 0 161 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_2/s2" "latch_6/in2" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_6/in2" "a_2516_1449#"
merge "latch_6/latch_one_2/Vdd!" "staticizer_3/staticizer_one_2/Vdd!" -2.27374e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_0/w" "A_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "latch_1/in2" "fblock_0/f2" -57.014 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f2" "a_580_1443#"
merge "latch_2/in5" "addsub_0/s5" -40.307 0 0 0 0 0 0 0 0 0 0 10 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s5" "a_841_921#"
merge "mux_8bit_1/mux_one_1/2mux_nr_0/out" "reg_5/in1" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in1" "m1_1934_1654#"
merge "latch_6/out4" "staticizer_3/in4" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/in4" "a_2575_1100#"
merge "staticizer_4/in0" "latch_7/out0" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out0" "a_2699_1804#"
merge "staticizer_3/staticizer_one_1/out" "mux_8bit_2/in0_1" -917.179 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -60 70 0 70 0 -2518 -1273 0 0 0 0
merge "mux_8bit_2/in0_1" "mux_8bit_1/in0_1"
merge "mux_8bit_1/in0_1" "m1_1843_1615#"
merge "addsub_2/s3" "latch_6/in3" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_6/in3" "a_2516_1273#"
merge "staticizer_5/staticizer_one_7/GND!" "latch_8/latch_one_7/GND!" -1.42109e-14 0 0 0 0 0 0 0 0 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_5/GND!" "latch_4/latch_one_5/GND!" -1.77636e-13 0 0 0 0 0 0 0 0 0 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_6/latch_one_3/Vdd!" "staticizer_3/staticizer_one_3/Vdd!" 5.68434e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_3/GND!" "latch_0/latch_one_3/GND!" -4.26326e-14 0 0 0 0 0 0 0 0 140 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_7/Vdd!" "latch_0/latch_one_7/Vdd!" 96.323 0 0 0 0 161 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_4/out" "staticizer_1/in4" -178.17 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 -10 -36 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/in4" "latch_4/out4"
merge "latch_4/out4" "a_n24_1096#"
merge "a_n24_1096#" "data_out4"
merge "staticizer_4/in1" "latch_7/out1" -215.176 0 0 0 0 0 0 0 0 0 0 -8 -14 0 0 -29 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out1" "a_2699_1628#"
merge "latch_1/in7" "fblock_0/f7" -57.014 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f7" "a_580_563#"
merge "addsub_2/s4" "latch_6/in4" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_6/in4" "a_2516_1097#"
merge "shift_0/s" "os_s" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_1/in7" "latch_4/out7" -190.11 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 -40 -36 0 0 0 0 0 0 0 0 0 0
merge "latch_4/out7" "a_n24_568#"
merge "a_n24_568#" "data_out7"
merge "addsub_1/a6" "reg_4/port60" -99.329 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 30 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port60" "a_1606_818#"
merge "reg_2/r0" "X_r0" -6.105 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_6/GND!" "staticizer_2/staticizer_one_6/GND!" -6.39488e-13 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_1/in5" "fblock_0/f5" -57.014 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f5" "a_580_915#"
merge "latch_6/latch_one_1/GND!" "staticizer_3/staticizer_one_1/GND!" -1.35003e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_4/in2" "latch_7/out2" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out2" "a_2699_1452#"
merge "latch_6/latch_one_5/Vdd!" "staticizer_3/staticizer_one_5/Vdd!" -9.09495e-13 0 0 0 0 0 -32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_2/in0" "addsub_0/s0" -55.443 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s0" "a_841_1801#"
merge "4nor2_0/a" "latch_2/c" -689.249 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 25 -10 -2165 -1196 0 0 0 0
merge "latch_2/c" "ras"
merge "addsub_2/s5" "latch_6/in5" -37.941 0 0 0 0 0 0 0 0 0 0 6 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_6/in5" "a_2516_921#"
merge "addsub_1/xor_4/GND!" "addsub_1/b4" -115.486 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -20 -20 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/b4" "a_1545_1104#"
merge "reg_2/r1" "X_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_4/in3" "latch_7/out3" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out3" "a_2699_1276#"
merge "addsub_1/a5" "reg_4/port50" -99.329 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 30 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port50" "a_1606_994#"
merge "inv2_5/in" "latch_6/c" -70.286 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -20 0 0 25 -10 0 0 0 0 0 0
merge "latch_6/c" "rPCplus1H"
merge "reg_5/r0" "PCH_r0" -12.911 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_1/a3" "reg_4/port30" -99.329 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 30 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port30" "a_1606_1346#"
merge "addsub_2/s6" "latch_6/in6" -53.077 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_6/in6" "a_2516_745#"
merge "shift_0/u" "os_u" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_4/Vdd!" "latch_4/latch_one_4/Vdd!" -3.12639e-13 0 0 0 0 0 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_6/GND!" "latch_0/latch_one_6/GND!" 2.84217e-14 0 0 0 0 0 0 0 0 140 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/staticizer_one_0/out" "mux_8bit_2/in0_0" -922.555 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -60 0 0 0 0 -3000 -1200 0 0 0 0
merge "mux_8bit_2/in0_0" "mux_8bit_1/in0_0"
merge "mux_8bit_1/in0_0" "m1_1843_1791#"
merge "staticizer_3/staticizer_one_4/out" "mux_8bit_2/in0_4" -922.555 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75 -60 0 0 0 0 -3000 -1200 0 0 0 0
merge "mux_8bit_2/in0_4" "mux_8bit_1/in0_4"
merge "mux_8bit_1/in0_4" "m1_1843_1087#"
merge "latch_1/in3" "fblock_0/f3" -57.014 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f3" "a_580_1267#"
merge "latch_2/in6" "addsub_0/s6" -55.443 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s6" "a_841_745#"
merge "reg_5/r1" "PCH_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "latch_6/latch_one_4/GND!" "staticizer_3/staticizer_one_4/GND!" -1.5703e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_1/in1" "fblock_0/f1" -41.878 0 0 0 0 0 0 0 0 0 0 12 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f1" "a_580_1619#"
merge "staticizer_4/staticizer_one_2/Vdd!" "latch_7/latch_one_2/Vdd!" 2.27374e-13 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_4/in5" "latch_7/out5" -175.806 0 0 0 0 0 0 0 0 0 0 2 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out5" "a_2699_924#"
merge "mux_8bit_1/mux_one_3/2mux_nr_0/out" "reg_5/in3" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in3" "m1_1934_1302#"
merge "4nor2_0/d" "latch_0/c" -117.262 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 0 0 0 0 5 -10 0 0 0 0 0 0
merge "latch_0/c" "ld"
merge "mux_8bit_1/mux_one_6/2mux_nr_0/out" "reg_5/in6" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in6" "m1_1934_774#"
merge "latch_2/in3" "addsub_0/s3" -55.443 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s3" "a_841_1273#"
merge "staticizer_4/in6" "latch_7/out6" -177.606 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 9 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out6" "a_2699_748#"
merge "staticizer_1/staticizer_one_3/GND!" "latch_4/latch_one_3/GND!" -1.84741e-13 0 0 0 0 0 0 0 0 0 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/staticizer_one_4/Vdd!" "latch_8/latch_one_4/Vdd!" 110.187 0 0 0 0 189 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_1/staticizer_one_7/Vdd!" "latch_4/latch_one_7/Vdd!" -6.53699e-13 0 0 0 0 0 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inv2_0/in" "latch_4/c" -65.814 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -20 0 0 5 -10 0 0 0 0 0 0
merge "latch_4/c" "rd"
merge "latch_1/in6" "fblock_0/f6" -57.014 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f6" "a_580_739#"
merge "addsub_2/cin" "addsub_1/cout" -1642.82 0 0 0 0 0 0 0 0 0 0 0 -4 0 0 -20 -18 0 0 -6330 -2537 -1660 -669 0 0 0 0
merge "addsub_1/cout" "a_2510_1893#"
merge "latch_2/in1" "addsub_0/s1" -38.415 0 0 0 0 0 0 0 0 0 0 12 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s1" "a_841_1625#"
merge "reg_7/w" "ABH_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_4/in7" "latch_7/out7" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "latch_7/out7" "a_2699_572#"
merge "addsub_1/a1" "reg_4/port10" -99.329 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 30 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port10" "a_1606_1698#"
merge "latch_6/latch_one_7/GND!" "staticizer_3/staticizer_one_7/GND!" -1.41398e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_2/in2" "addsub_0/s2" -55.443 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s2" "a_841_1449#"
merge "staticizer_4/staticizer_one_1/GND!" "latch_7/latch_one_1/GND!" 0.738 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_4/staticizer_one_5/Vdd!" "latch_7/latch_one_5/Vdd!" -1.13687e-13 0 0 0 0 0 -32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/a0" "reg_4/port00" -99.329 0 0 0 0 0 0 0 0 0 0 18 -10 0 0 30 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_4/port00" "a_1606_1874#"
merge "latch_5/latch_one_3/Vdd!" "staticizer_2/staticizer_one_3/Vdd!" -0.246 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_1/mux_one_5/2mux_nr_0/out" "reg_5/in5" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in5" "m1_1934_950#"
merge "latch_1/in0" "fblock_0/f0" -57.014 0 0 0 0 0 0 0 0 0 0 -4 -8 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/f0" "a_580_1795#"
merge "latch_2/in7" "addsub_0/s7" -55.443 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s7" "a_841_569#"
merge "reg_0/r0" "A_r0" -6.105 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "latch_8/in7" "reg_7/port71" -596.056 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -20 0 0 -2500 -1000 0 0 0 0
merge "reg_7/port71" "reg_5/port71"
merge "reg_5/port71" "a_2764_567#"
merge "latch_6/out2" "staticizer_3/in2" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/in2" "a_2575_1452#"
merge "staticizer_5/staticizer_one_3/GND!" "latch_8/latch_one_3/GND!" 1.42109e-14 0 0 0 0 0 0 0 0 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/staticizer_one_7/Vdd!" "latch_8/latch_one_7/Vdd!" 110.187 0 0 0 0 189 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_1/sel" "PCH_w_sel" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_3/Vdd!" "latch_0/latch_one_3/Vdd!" 96.323 0 0 0 0 161 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in0" "mux_8bit_1/mux_one_0/2mux_nr_0/out" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "mux_8bit_1/mux_one_0/2mux_nr_0/out" "m1_1934_1830#"
merge "reg_0/r1" "A_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "latch_6/out0" "staticizer_3/in0" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/in0" "a_2575_1804#"
merge "fblock_0/g0" "fb_g0" -25.132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80 -47 0 0 0 0 0 0
merge "latch_2/in4" "addsub_0/s4" -55.443 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "addsub_0/s4" "a_841_1097#"
merge "latch_8/in6" "reg_7/port61" -698.606 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0 0 -20 -120 -53 -2725 -1095 0 0 0 0
merge "reg_7/port61" "reg_5/port61"
merge "reg_5/port61" "a_2764_743#"
merge "reg_5/w" "PCH_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "staticizer_4/staticizer_one_4/GND!" "latch_7/latch_one_4/GND!" 1.476 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_2/GND!" "staticizer_2/staticizer_one_2/GND!" -3.19744e-14 0 0 0 0 0 0 0 0 -413 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_6/Vdd!" "staticizer_2/staticizer_one_6/Vdd!" -0.246 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fblock_0/g1" "fb_g1" -21.484 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -32 -47 0 0 0 0 0 0
merge "latch_8/in5" "reg_7/port51" -626.067 0 0 0 0 0 0 0 0 0 0 10 -10 0 0 0 0 0 -20 0 0 -2500 -1000 0 0 0 0
merge "reg_7/port51" "reg_5/port51"
merge "reg_5/port51" "a_2764_919#"
merge "fblock_0/g2" "fb_g2" -25.132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80 -47 0 0 0 0 0 0
merge "staticizer_5/staticizer_one_6/GND!" "latch_8/latch_one_6/GND!" -1.42109e-14 0 0 0 0 0 0 0 0 154 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_2/GND!" "latch_0/latch_one_2/GND!" 1.35003e-13 0 0 0 0 0 0 0 0 -273 -40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "staticizer_0/staticizer_one_6/Vdd!" "latch_0/latch_one_6/Vdd!" 95.093 0 0 0 0 161 -46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_6/out1" "staticizer_3/in1" -215.176 0 0 0 0 0 0 0 0 0 0 -8 -14 0 0 -29 -16 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/in1" "a_2575_1628#"
merge "fblock_0/g3" "fb_g3" -25.132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -80 -47 0 0 0 0 0 0
merge "staticizer_3/staticizer_one_6/out" "mux_8bit_2/in0_6" -910.615 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -45 -60 0 0 0 0 -3000 -1200 0 0 0 0
merge "mux_8bit_2/in0_6" "mux_8bit_1/in0_6"
merge "mux_8bit_1/in0_6" "m1_1843_735#"
merge "staticizer_4/staticizer_one_7/GND!" "latch_7/latch_one_7/GND!" 1.476 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_6/out3" "staticizer_3/in3" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/in3" "a_2575_1276#"
merge "latch_5/latch_one_5/GND!" "staticizer_2/staticizer_one_5/GND!" -1.1795e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_3/r0" "Y_r0" -6.105 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "inv2_1/out" "staticizer_4/c" -11.33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 -10 0 0 10 -10 0 0 0 0 0 0
merge "staticizer_4/c" "m1_2720_1867#"
merge "reg_6/port70" "m1_2132_555#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_3/r1" "Y_r1" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "reg_6/port60" "m1_2132_731#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "latch_5/in7" "a_1716_569#" -46.565 0 0 0 0 0 0 0 0 0 0 -10 -13 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "addsub_0/sub" "as_sub" -33.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -20 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/xor_6/GND!" "addsub_1/b6" -115.486 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -20 -20 0 0 0 0 0 0 0 0 0 0
merge "addsub_1/b6" "a_1545_752#"
merge "reg_6/r0" "ABL_r0" -6.105 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0
merge "reg_6/port50" "m1_2132_907#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "latch_6/out5" "staticizer_3/in5" -175.806 0 0 0 0 0 0 0 0 0 0 2 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/in5" "a_2575_924#"
merge "reg_1/w" "DB_w" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "mux_8bit_1/mux_one_2/2mux_nr_0/out" "reg_5/in2" -61.078 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -25 -30 0 0 0 0 0 0 0 0 0 0
merge "reg_5/in2" "m1_1934_1478#"
merge "reg_6/port10" "m1_2132_1611#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "reg_6/port40" "m1_2132_1083#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "staticizer_5/staticizer_one_3/Vdd!" "latch_8/latch_one_3/Vdd!" 110.187 0 0 0 0 189 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_6/out7" "staticizer_3/in7" -187.158 0 0 0 0 0 0 0 0 0 0 -10 -14 0 0 -15 -16 0 0 0 0 0 0 0 0 0 0
merge "staticizer_3/in7" "a_2575_572#"
merge "mux_8bit_0/sel" "PCL_w_sel" -2.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0
merge "latch_5/latch_one_2/Vdd!" "staticizer_2/staticizer_one_2/Vdd!" -0.246 0 0 0 0 0 -54 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "reg_6/port20" "m1_2132_1435#" -11.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10 0 0 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_1/GND!" "staticizer_2/staticizer_one_1/GND!" -1.35003e-12 0 0 0 0 0 0 0 0 0 -44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "latch_5/latch_one_5/Vdd!" "staticizer_2/staticizer_one_5/Vdd!" -9.09495e-13 0 0 0 0 0 -32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
