Fitter report for signal_generation
Mon Apr 16 22:18:24 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Mon Apr 16 22:18:24 2018      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; signal_generation                          ;
; Top-level Entity Name              ; signal_generation                          ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE15F17C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,436 / 15,408 ( 9 % )                     ;
;     Total combinational functions  ; 1,369 / 15,408 ( 9 % )                     ;
;     Dedicated logic registers      ; 545 / 15,408 ( 4 % )                       ;
; Total registers                    ; 545                                        ;
; Total pins                         ; 38 / 166 ( 23 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 16,384 / 516,096 ( 3 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; led[0]   ; Missing drive strength and slew rate ;
; led[1]   ; Missing drive strength and slew rate ;
; led[2]   ; Missing drive strength and slew rate ;
; led[3]   ; Missing drive strength and slew rate ;
; beep     ; Missing drive strength and slew rate ;
; DIG[0]   ; Missing drive strength and slew rate ;
; DIG[1]   ; Missing drive strength and slew rate ;
; DIG[2]   ; Missing drive strength and slew rate ;
; DIG[3]   ; Missing drive strength and slew rate ;
; DIG[4]   ; Missing drive strength and slew rate ;
; DIG[5]   ; Missing drive strength and slew rate ;
; DIG[6]   ; Missing drive strength and slew rate ;
; DIG[7]   ; Missing drive strength and slew rate ;
; SEL[0]   ; Missing drive strength and slew rate ;
; SEL[1]   ; Missing drive strength and slew rate ;
; SEL[2]   ; Missing drive strength and slew rate ;
; SEL[3]   ; Missing drive strength and slew rate ;
; SEL[4]   ; Missing drive strength and slew rate ;
; SEL[5]   ; Missing drive strength and slew rate ;
; LCD[0]   ; Missing drive strength and slew rate ;
; LCD[1]   ; Missing drive strength and slew rate ;
; LCD[2]   ; Missing drive strength and slew rate ;
; LCD[3]   ; Missing drive strength and slew rate ;
; DAC[0]   ; Missing drive strength and slew rate ;
; DAC[1]   ; Missing drive strength and slew rate ;
; DAC[2]   ; Missing drive strength and slew rate ;
; DAC[3]   ; Missing drive strength and slew rate ;
; DAC[4]   ; Missing drive strength and slew rate ;
; DAC[5]   ; Missing drive strength and slew rate ;
; DAC[6]   ; Missing drive strength and slew rate ;
; DAC[7]   ; Missing drive strength and slew rate ;
; DAC[8]   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2011 ) ; 0.00 % ( 0 / 2011 )        ; 0.00 % ( 0 / 2011 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2011 ) ; 0.00 % ( 0 / 2011 )        ; 0.00 % ( 0 / 2011 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2001 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/14.1/project2/output_files/signal_generation.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,436 / 15,408 ( 9 % )   ;
;     -- Combinational with no register       ; 891                      ;
;     -- Register only                        ; 67                       ;
;     -- Combinational with a register        ; 478                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 366                      ;
;     -- 3 input functions                    ; 523                      ;
;     -- <=2 input functions                  ; 480                      ;
;     -- Register only                        ; 67                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 791                      ;
;     -- arithmetic mode                      ; 578                      ;
;                                             ;                          ;
; Total registers*                            ; 545 / 16,166 ( 3 % )     ;
;     -- Dedicated logic registers            ; 545 / 15,408 ( 4 % )     ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 124 / 963 ( 13 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 38 / 166 ( 23 % )        ;
;     -- Clock pins                           ; 4 / 7 ( 57 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 3                        ;
; M9Ks                                        ; 2 / 56 ( 4 % )           ;
; Total block memory bits                     ; 16,384 / 516,096 ( 3 % ) ;
; Total block memory implementation bits      ; 18,432 / 516,096 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 3 / 20 ( 15 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2.5% / 2.5% / 2.4%       ;
; Peak interconnect usage (total/H/V)         ; 8.1% / 8.2% / 8.5%       ;
; Maximum fan-out                             ; 266                      ;
; Highest non-global fan-out                  ; 59                       ;
; Total fan-out                               ; 5561                     ;
; Average fan-out                             ; 2.69                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1436 / 15408 ( 9 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 891                  ; 0                              ;
;     -- Register only                        ; 67                   ; 0                              ;
;     -- Combinational with a register        ; 478                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 366                  ; 0                              ;
;     -- 3 input functions                    ; 523                  ; 0                              ;
;     -- <=2 input functions                  ; 480                  ; 0                              ;
;     -- Register only                        ; 67                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 791                  ; 0                              ;
;     -- arithmetic mode                      ; 578                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 545                  ; 0                              ;
;     -- Dedicated logic registers            ; 545 / 15408 ( 4 % )  ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 124 / 963 ( 13 % )   ; 0 / 963 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 38                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 16384                ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                              ;
; M9K                                         ; 2 / 56 ( 3 % )       ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 5592                 ; 5                              ;
;     -- Registered Connections               ; 1463                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 6                    ; 0                              ;
;     -- Output Ports                         ; 32                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                  ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk    ; R9    ; 4        ; 21           ; 0            ; 7            ; 68                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[0] ; E1    ; 1        ; 0            ; 14           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[1] ; T8    ; 3        ; 21           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[2] ; M2    ; 2        ; 0            ; 14           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[3] ; R8    ; 3        ; 21           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[4] ; T9    ; 4        ; 21           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DAC[0] ; L15   ; 5        ; 41           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[1] ; K12   ; 5        ; 41           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[2] ; P16   ; 5        ; 41           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[3] ; P15   ; 5        ; 41           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[4] ; N16   ; 5        ; 41           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[5] ; N15   ; 5        ; 41           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[6] ; L16   ; 5        ; 41           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[7] ; L14   ; 5        ; 41           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC[8] ; K16   ; 5        ; 41           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[0] ; M8    ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[1] ; L7    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[2] ; P9    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[3] ; N9    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[4] ; M9    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[5] ; M10   ; 4        ; 35           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[6] ; P11   ; 4        ; 37           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DIG[7] ; N11   ; 4        ; 35           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD[0] ; L1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD[1] ; L2    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD[2] ; N1    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD[3] ; P1    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[0] ; N8    ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[1] ; P8    ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[2] ; M7    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[3] ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[4] ; P6    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SEL[5] ; N6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; beep   ; D6    ; 8        ; 5            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0] ; K2    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1] ; K1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2] ; J2    ; 2        ; 0            ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[3] ; J1    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9           ; Use as regular IO        ; beep                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % )  ; 2.5V          ; --           ;
; 2        ; 9 / 18 ( 50 % )  ; 2.5V          ; --           ;
; 3        ; 10 / 25 ( 40 % ) ; 2.5V          ; --           ;
; 4        ; 8 / 27 ( 30 % )  ; 2.5V          ; --           ;
; 5        ; 9 / 20 ( 45 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 1 / 24 ( 4 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 339        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 334        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 340        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 335        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 352        ; 8        ; beep                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 39         ; 1        ; key[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 315        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; led[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 44         ; 2        ; led[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; led[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 72         ; 2        ; led[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; DAC[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 214        ; 5        ; DAC[8]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 58         ; 2        ; LCD[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 57         ; 2        ; LCD[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; DIG[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; DAC[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 208        ; 5        ; DAC[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 204        ; 5        ; DAC[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 40         ; 2        ; key[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; SEL[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 120        ; 3        ; SEL[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 131        ; 3        ; DIG[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 140        ; 4        ; DIG[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 164        ; 4        ; DIG[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; LCD[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; SEL[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; SEL[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 141        ; 4        ; DIG[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; DIG[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; DAC[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 190        ; 5        ; DAC[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 83         ; 2        ; LCD[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; SEL[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; SEL[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 154        ; 4        ; DIG[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; DIG[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; DAC[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 183        ; 5        ; DAC[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 134        ; 3        ; key[3]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 136        ; 4        ; clk                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 135        ; 3        ; key[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 137        ; 4        ; key[4]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |signal_generation                            ; 1436 (1)    ; 545 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 38   ; 0            ; 891 (1)      ; 67 (0)            ; 478 (0)          ; |signal_generation                                                                                                                    ; work         ;
;    |dac_control:comb_4|                       ; 799 (324)   ; 114 (114)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 685 (211)    ; 22 (22)           ; 92 (89)          ; |signal_generation|dac_control:comb_4                                                                                                 ; work         ;
;       |lpm_divide:Div0|                       ; 477 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 474 (0)      ; 0 (0)             ; 3 (0)            ; |signal_generation|dac_control:comb_4|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_3jm:auto_generated|      ; 477 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 474 (0)      ; 0 (0)             ; 3 (0)            ; |signal_generation|dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_rlh:divider|     ; 477 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 474 (0)      ; 0 (0)             ; 3 (0)            ; |signal_generation|dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;                |alt_u_div_a7f:divider|        ; 477 (477)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 474 (474)    ; 0 (0)             ; 3 (3)            ; |signal_generation|dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider ; work         ;
;    |dac_module:comb_3|                        ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |signal_generation|dac_module:comb_3                                                                                                  ; work         ;
;    |decrease_clock:decrease_clock_instance|   ; 106 (106)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 2 (2)             ; 64 (64)          ; |signal_generation|decrease_clock:decrease_clock_instance                                                                             ; work         ;
;    |digitron_module:digitron_module_instance| ; 250 (250)   ; 149 (149)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (96)      ; 35 (35)           ; 119 (119)        ; |signal_generation|digitron_module:digitron_module_instance                                                                           ; work         ;
;    |key_module:key_module_instance|           ; 272 (272)   ; 203 (203)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 203 (203)        ; |signal_generation|key_module:key_module_instance                                                                                     ; work         ;
;    |lcd_module:lcd_module_instance|           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |signal_generation|lcd_module:lcd_module_instance                                                                                     ; work         ;
;    |led_module:led_module_instance|           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |signal_generation|led_module:led_module_instance                                                                                     ; work         ;
;    |sin:sin_module|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal_generation|sin:sin_module                                                                                                     ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal_generation|sin:sin_module|altsyncram:altsyncram_component                                                                     ; work         ;
;          |altsyncram_b922:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated                                      ; work         ;
+-----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; Name   ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------+----------+---------------+---------------+-----------------------+-----+------+
; led[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; beep   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DIG[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SEL[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC[8] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[0] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[3] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[1] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[2] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key[4] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clk                 ;                   ;         ;
; key[0]              ;                   ;         ;
; key[3]              ;                   ;         ;
; key[1]              ;                   ;         ;
; key[2]              ;                   ;         ;
; key[4]              ;                   ;         ;
+---------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                        ;
+---------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                          ; Location          ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                           ; PIN_R9            ; 68      ; Clock                     ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; dac_control:comb_4|step_test[14]~19                           ; LCCOMB_X22_Y9_N2  ; 31      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; decrease_clock:decrease_clock_instance|clk_out                ; FF_X30_Y20_N31    ; 266     ; Clock                     ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; decrease_clock:decrease_clock_instance|clk_out_high           ; FF_X28_Y10_N5     ; 213     ; Clock                     ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; digitron_module:digitron_module_instance|Equal1~10            ; LCCOMB_X14_Y3_N20 ; 51      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; digitron_module:digitron_module_instance|Equal2~1             ; LCCOMB_X11_Y6_N20 ; 59      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; digitron_module:digitron_module_instance|LessThan0~0          ; LCCOMB_X14_Y6_N26 ; 46      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; digitron_module:digitron_module_instance|count_ms10_old[14]~0 ; LCCOMB_X14_Y3_N22 ; 46      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; key_module:key_module_instance|Equal0~10                      ; LCCOMB_X21_Y3_N24 ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; key_module:key_module_instance|record_time[0][0]~0            ; LCCOMB_X22_Y2_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; key_module:key_module_instance|record_time[1][0]~2            ; LCCOMB_X16_Y5_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; key_module:key_module_instance|record_time[2][24]~3           ; LCCOMB_X22_Y3_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; key_module:key_module_instance|record_time[3][0]~1            ; LCCOMB_X20_Y4_N26 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; key_module:key_module_instance|record_time[4][16]~4           ; LCCOMB_X24_Y5_N10 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------+-------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                 ;
+-----------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                 ; PIN_R9         ; 68      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; decrease_clock:decrease_clock_instance|clk_out      ; FF_X30_Y20_N31 ; 266     ; 36                                   ; Global Clock         ; GCLK5            ; --                        ;
; decrease_clock:decrease_clock_instance|clk_out_high ; FF_X28_Y10_N5  ; 213     ; 50                                   ; Global Clock         ; GCLK8            ; --                        ;
+-----------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                           ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; digitron_module:digitron_module_instance|Equal2~1                                                                                              ; 59      ;
; digitron_module:digitron_module_instance|Equal1~10                                                                                             ; 51      ;
; digitron_module:digitron_module_instance|count_ms10_old[14]~0                                                                                  ; 46      ;
; digitron_module:digitron_module_instance|LessThan0~0                                                                                           ; 46      ;
; ~GND                                                                                                                                           ; 38      ;
; key_module:key_module_instance|record_time[4][16]~4                                                                                            ; 32      ;
; key_module:key_module_instance|record_time[2][24]~3                                                                                            ; 32      ;
; key_module:key_module_instance|record_time[1][0]~2                                                                                             ; 32      ;
; key_module:key_module_instance|record_time[3][0]~1                                                                                             ; 32      ;
; key_module:key_module_instance|record_time[0][0]~0                                                                                             ; 32      ;
; key_module:key_module_instance|Equal0~10                                                                                                       ; 32      ;
; dac_control:comb_4|step_test[14]~19                                                                                                            ; 31      ;
; digitron_module:digitron_module_instance|binary_bcd_count[5]                                                                                   ; 29      ;
; digitron_module:digitron_module_instance|binary_bcd_count[4]                                                                                   ; 29      ;
; digitron_module:digitron_module_instance|Equal2~0                                                                                              ; 27      ;
; dac_control:comb_4|real_frequency~20                                                                                                           ; 25      ;
; digitron_module:digitron_module_instance|index_number[0]                                                                                       ; 24      ;
; dac_control:comb_4|LessThan0~36                                                                                                                ; 21      ;
; dac_control:comb_4|show_flag                                                                                                                   ; 18      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[8]~12  ; 18      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_29_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_28_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_27_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_26_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_25_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_24_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_23_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_22_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_21_result_int[8]~12 ; 17      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[8]~12 ; 17      ;
; dac_control:comb_4|set_number_index~2                                                                                                          ; 16      ;
; digitron_module:digitron_module_instance|index_number~0                                                                                        ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_20_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_19_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_18_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_17_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_16_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_13_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_12_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[8]~12 ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[8]~12  ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[8]~12  ; 16      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[7]~10  ; 16      ;
; dac_control:comb_4|exp_number2.raddr_b[1]~7                                                                                                    ; 15      ;
; dac_control:comb_4|set_number_index~5                                                                                                          ; 13      ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_30_result_int[8]~12 ; 13      ;
; dac_control:comb_4|exp_number2.raddr_b[2]~8                                                                                                    ; 12      ;
; dac_control:comb_4|set_number_index[0]                                                                                                         ; 12      ;
; key_module:key_module_instance|system_time[31]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[30]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[0]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[1]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[2]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[3]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[4]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[5]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[6]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[7]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[8]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[9]                                                                                                  ; 12      ;
; key_module:key_module_instance|system_time[10]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[11]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[12]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[13]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[14]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[15]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[16]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[17]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[18]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[19]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[20]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[21]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[22]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[23]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[24]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[25]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[26]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[27]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[28]                                                                                                 ; 12      ;
; key_module:key_module_instance|system_time[29]                                                                                                 ; 12      ;
; digitron_module:digitron_module_instance|index_number[1]                                                                                       ; 11      ;
; dac_control:comb_4|exp_number2~125                                                                                                             ; 10      ;
; digitron_module:digitron_module_instance|index_number~1                                                                                        ; 10      ;
; dac_control:comb_4|set_number_index[1]                                                                                                         ; 9       ;
; dac_control:comb_4|set_number_index[2]                                                                                                         ; 9       ;
; dac_control:comb_4|set_number_index[3]                                                                                                         ; 8       ;
; digitron_module:digitron_module_instance|count_dec[20]                                                                                         ; 8       ;
; decrease_clock:decrease_clock_instance|Equal1~1                                                                                                ; 8       ;
; decrease_clock:decrease_clock_instance|Equal1~0                                                                                                ; 8       ;
; decrease_clock:decrease_clock_instance|Equal0~7                                                                                                ; 8       ;
; decrease_clock:decrease_clock_instance|Equal3~10                                                                                               ; 8       ;
; digitron_module:digitron_module_instance|Mux6~0                                                                                                ; 8       ;
; digitron_module:digitron_module_instance|Mux0~3                                                                                                ; 8       ;
; digitron_module:digitron_module_instance|Mux1~3                                                                                                ; 8       ;
; digitron_module:digitron_module_instance|Mux2~3                                                                                                ; 8       ;
; digitron_module:digitron_module_instance|count_dec[32]                                                                                         ; 7       ;
; digitron_module:digitron_module_instance|count_dec[24]                                                                                         ; 7       ;
; digitron_module:digitron_module_instance|count_dec[28]                                                                                         ; 7       ;
; digitron_module:digitron_module_instance|count_dec[36]                                                                                         ; 7       ;
; digitron_module:digitron_module_instance|Mux3~3                                                                                                ; 7       ;
; key_module:key_module_instance|KEY_STATE[3]                                                                                                    ; 7       ;
; dac_control:comb_4|real_frequency~21                                                                                                           ; 6       ;
; dac_control:comb_4|LessThan1~5                                                                                                                 ; 6       ;
; dac_control:comb_4|Equal1~2                                                                                                                    ; 6       ;
; dac_control:comb_4|set_number_index~1                                                                                                          ; 6       ;
; digitron_module:digitron_module_instance|Equal0~4                                                                                              ; 6       ;
; digitron_module:digitron_module_instance|SEL~3                                                                                                 ; 6       ;
; digitron_module:digitron_module_instance|index_number[2]                                                                                       ; 6       ;
; dac_control:comb_4|step_test[1]                                                                                                                ; 6       ;
; digitron_module:digitron_module_instance|count_dec[34]                                                                                         ; 6       ;
; digitron_module:digitron_module_instance|count_dec[22]                                                                                         ; 6       ;
; digitron_module:digitron_module_instance|count_dec[26]                                                                                         ; 6       ;
; digitron_module:digitron_module_instance|count_dec[30]                                                                                         ; 6       ;
; digitron_module:digitron_module_instance|count_dec[38]                                                                                         ; 6       ;
; dac_control:comb_4|exp_number2~128                                                                                                             ; 5       ;
; dac_control:comb_4|exp_number2~127                                                                                                             ; 5       ;
; dac_control:comb_4|exp_number2~126                                                                                                             ; 5       ;
; dac_control:comb_4|Mux1~1                                                                                                                      ; 5       ;
; dac_control:comb_4|exp_number2~120                                                                                                             ; 5       ;
; dac_control:comb_4|step_test[2]                                                                                                                ; 5       ;
; dac_control:comb_4|step_test[6]                                                                                                                ; 5       ;
; dac_control:comb_4|step_test[5]                                                                                                                ; 5       ;
; digitron_module:digitron_module_instance|count_dec~52                                                                                          ; 5       ;
; digitron_module:digitron_module_instance|count_dec[33]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[21]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[25]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[29]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[37]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|index_number[3]                                                                                       ; 5       ;
; key_module:key_module_instance|KEY_STATE[2]                                                                                                    ; 5       ;
; key_module:key_module_instance|KEY_STATE[9]                                                                                                    ; 5       ;
; key_module:key_module_instance|KEY_STATE[0]                                                                                                    ; 5       ;
; dac_control:comb_4|Add2~40                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~38                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~36                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~34                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~32                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~30                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~28                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~26                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~24                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~22                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~20                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~18                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~16                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~14                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~12                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~10                                                                                                                     ; 5       ;
; dac_control:comb_4|Add2~8                                                                                                                      ; 5       ;
; dac_control:comb_4|Add2~6                                                                                                                      ; 5       ;
; dac_control:comb_4|Add2~4                                                                                                                      ; 5       ;
; dac_control:comb_4|Add2~2                                                                                                                      ; 5       ;
; dac_control:comb_4|Add2~0                                                                                                                      ; 5       ;
; dac_control:comb_4|Add1~8                                                                                                                      ; 5       ;
; dac_control:comb_4|Add1~6                                                                                                                      ; 5       ;
; dac_control:comb_4|step_test[14]                                                                                                               ; 5       ;
; dac_control:comb_4|step_test[15]                                                                                                               ; 5       ;
; dac_control:comb_4|step_test[12]                                                                                                               ; 5       ;
; dac_control:comb_4|step_test[13]                                                                                                               ; 5       ;
; dac_control:comb_4|step_test[3]                                                                                                                ; 5       ;
; dac_control:comb_4|step_test[10]                                                                                                               ; 5       ;
; dac_control:comb_4|step_test[11]                                                                                                               ; 5       ;
; dac_control:comb_4|step_test[8]                                                                                                                ; 5       ;
; dac_control:comb_4|step_test[9]                                                                                                                ; 5       ;
; dac_control:comb_4|step_test[7]                                                                                                                ; 5       ;
; dac_control:comb_4|step_test[4]                                                                                                                ; 5       ;
; digitron_module:digitron_module_instance|count_dec[35]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[23]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[27]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[31]                                                                                         ; 5       ;
; digitron_module:digitron_module_instance|count_dec[39]                                                                                         ; 5       ;
; key[3]~input                                                                                                                                   ; 4       ;
; dac_control:comb_4|real_frequency~24                                                                                                           ; 4       ;
; dac_control:comb_4|real_frequency~23                                                                                                           ; 4       ;
; dac_control:comb_4|real_frequency~22                                                                                                           ; 4       ;
; dac_control:comb_4|Mux1~0                                                                                                                      ; 4       ;
; dac_control:comb_4|Mux11~0                                                                                                                     ; 4       ;
; dac_control:comb_4|exp_number2~121                                                                                                             ; 4       ;
; dac_control:comb_4|key_used[3]                                                                                                                 ; 4       ;
; digitron_module:digitron_module_instance|count_dec~39                                                                                          ; 4       ;
; digitron_module:digitron_module_instance|count_dec~38                                                                                          ; 4       ;
; digitron_module:digitron_module_instance|count_dec~37                                                                                          ; 4       ;
; digitron_module:digitron_module_instance|count_dec~36                                                                                          ; 4       ;
; digitron_module:digitron_module_instance|count_dec~35                                                                                          ; 4       ;
; digitron_module:digitron_module_instance|count_dec[41]                                                                                         ; 4       ;
; digitron_module:digitron_module_instance|count_dec[40]                                                                                         ; 4       ;
; key_module:key_module_instance|KEY_STATE[1]                                                                                                    ; 4       ;
; dac_control:comb_4|real_frequency[0]~0                                                                                                         ; 4       ;
; dac_control:comb_4|real_frequency[2]~1                                                                                                         ; 4       ;
; dac_control:comb_4|real_frequency[3]~2                                                                                                         ; 4       ;
; dac_control:comb_4|real_frequency[6]~3                                                                                                         ; 4       ;
; dac_control:comb_4|real_frequency[7]~4                                                                                                         ; 4       ;
; dac_control:comb_4|real_frequency[8]~5                                                                                                         ; 4       ;
; dac_control:comb_4|real_frequency[9]~6                                                                                                         ; 4       ;
; dac_control:comb_4|real_frequency[10]~7                                                                                                        ; 4       ;
; dac_control:comb_4|Add2~48                                                                                                                     ; 4       ;
; dac_control:comb_4|Add2~46                                                                                                                     ; 4       ;
; dac_control:comb_4|Add2~44                                                                                                                     ; 4       ;
; dac_control:comb_4|Add2~42                                                                                                                     ; 4       ;
; dac_control:comb_4|Add1~4                                                                                                                      ; 4       ;
; key[4]~input                                                                                                                                   ; 3       ;
; key[2]~input                                                                                                                                   ; 3       ;
; key[1]~input                                                                                                                                   ; 3       ;
; key[0]~input                                                                                                                                   ; 3       ;
; dac_control:comb_4|Mux12~0                                                                                                                     ; 3       ;
; dac_control:comb_4|Mux8~0                                                                                                                      ; 3       ;
; dac_control:comb_4|real_frequency[1]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[5]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[4]                                                                                                           ; 3       ;
; dac_control:comb_4|set_number_index~0                                                                                                          ; 3       ;
; key_module:key_module_instance|KEY_STATE[4]                                                                                                    ; 3       ;
; dac_control:comb_4|Equal0~0                                                                                                                    ; 3       ;
; digitron_module:digitron_module_instance|count_dec~51                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~50                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~49                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~48                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~47                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~40                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~34                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~33                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~31                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~30                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_dec~29                                                                                          ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[0]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[14]                                                                                        ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[15]                                                                                        ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[12]                                                                                        ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[13]                                                                                        ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[3]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[2]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[10]                                                                                        ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[11]                                                                                        ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[8]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[9]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[1]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[7]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[6]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[5]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_ms10[4]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|count_dec~28                                                                                          ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[5]                                                                                            ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[3]                                                                                            ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[6]                                                                                            ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[4]                                                                                            ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[15]                                                                                           ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[9]                                                                                            ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[13]                                                                                           ; 3       ;
; decrease_clock:decrease_clock_instance|clk_count[7]                                                                                            ; 3       ;
; key_module:key_module_instance|active_flag[3]                                                                                                  ; 3       ;
; dac_control:comb_4|real_frequency[12]~9                                                                                                        ; 3       ;
; dac_control:comb_4|real_frequency[11]~8                                                                                                        ; 3       ;
; dac_control:comb_4|real_frequency[13]~10                                                                                                       ; 3       ;
; dac_control:comb_4|real_frequency[15]~12                                                                                                       ; 3       ;
; dac_control:comb_4|real_frequency[14]~11                                                                                                       ; 3       ;
; dac_control:comb_4|Add5~30                                                                                                                     ; 3       ;
; dac_control:comb_4|Add5~16                                                                                                                     ; 3       ;
; dac_control:comb_4|Add5~14                                                                                                                     ; 3       ;
; dac_control:comb_4|Add2~50                                                                                                                     ; 3       ;
; dac_control:comb_4|Add1~2                                                                                                                      ; 3       ;
; dac_control:comb_4|real_frequency[0]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[14]                                                                                                          ; 3       ;
; dac_control:comb_4|real_frequency[15]                                                                                                          ; 3       ;
; dac_control:comb_4|real_frequency[12]                                                                                                          ; 3       ;
; dac_control:comb_4|real_frequency[13]                                                                                                          ; 3       ;
; dac_control:comb_4|real_frequency[3]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[2]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[10]                                                                                                          ; 3       ;
; dac_control:comb_4|real_frequency[11]                                                                                                          ; 3       ;
; dac_control:comb_4|real_frequency[8]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[9]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[7]                                                                                                           ; 3       ;
; dac_control:comb_4|real_frequency[6]                                                                                                           ; 3       ;
; digitron_module:digitron_module_instance|count_dec[43]                                                                                         ; 3       ;
; digitron_module:digitron_module_instance|binary_bcd_count[3]                                                                                   ; 3       ;
; digitron_module:digitron_module_instance|binary_bcd_count[2]                                                                                   ; 3       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[235]~748           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[227]~747           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[219]~746           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[211]~745           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[203]~744           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[195]~743           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[187]~742           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[179]~741           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[171]~740           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[163]~739           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[155]~738           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[147]~737           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[139]~736           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[131]~735           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[123]~734           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[115]~733           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[107]~732           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[91]~731            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[83]~730            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[75]~729            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[90]~709            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[67]~705            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[59]~704            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[60]~703            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[61]~702            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[236]~697           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[237]~696           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[228]~694           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[229]~693           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[220]~691           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[221]~690           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[212]~688           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[213]~687           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[204]~685           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[205]~684           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[196]~682           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[197]~681           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[188]~679           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[189]~678           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[180]~676           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[181]~675           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[172]~673           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[173]~672           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[164]~670           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[165]~669           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[156]~667           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[157]~666           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[148]~664           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[149]~663           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[140]~661           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[141]~660           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[132]~658           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[133]~657           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[124]~655           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[125]~654           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[116]~652           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[117]~651           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[108]~649           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[109]~648           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[99]~646            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[100]~645           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[101]~644           ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[92]~642            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[93]~641            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[84]~639            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[85]~638            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[76]~636            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[77]~635            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[68]~633            ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[69]~632            ; 2       ;
; digitron_module:digitron_module_instance|count_dec[17]                                                                                         ; 2       ;
; dac_control:comb_4|exp_number2~130                                                                                                             ; 2       ;
; dac_control:comb_4|Add6~14                                                                                                                     ; 2       ;
; dac_control:comb_4|exp_number2~129                                                                                                             ; 2       ;
; dac_control:comb_4|Add6~11                                                                                                                     ; 2       ;
; dac_control:comb_4|Add6~8                                                                                                                      ; 2       ;
; dac_control:comb_4|LessThan1~3                                                                                                                 ; 2       ;
; dac_control:comb_4|LessThan1~1                                                                                                                 ; 2       ;
; dac_control:comb_4|LessThan1~0                                                                                                                 ; 2       ;
; dac_control:comb_4|key_used[0]                                                                                                                 ; 2       ;
; dac_control:comb_4|exp_number2~124                                                                                                             ; 2       ;
; dac_control:comb_4|exp_number2~123                                                                                                             ; 2       ;
; dac_control:comb_4|exp_number2~122                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[1]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[2]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[3]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[4]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[5]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[6]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[7]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[8]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[9]                                                                                                             ; 2       ;
; dac_control:comb_4|step_counter[10]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[11]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[12]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[13]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[14]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[15]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[16]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[17]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[18]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[19]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[20]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[21]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[22]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[23]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[24]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[25]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[26]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[27]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[28]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[29]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[30]                                                                                                            ; 2       ;
; dac_control:comb_4|step_counter[31]                                                                                                            ; 2       ;
; digitron_module:digitron_module_instance|count_dec[18]                                                                                         ; 2       ;
; dac_control:comb_4|address_a[10]                                                                                                               ; 2       ;
; dac_control:comb_4|address_a[9]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[8]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[7]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[6]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[5]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[4]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[3]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[2]                                                                                                                ; 2       ;
; dac_control:comb_4|address_a[1]                                                                                                                ; 2       ;
; dac_control:comb_4|set_number_index~4                                                                                                          ; 2       ;
; dac_control:comb_4|exp_number2.raddr_b[1]~6                                                                                                    ; 2       ;
; dac_control:comb_4|set_number_index~3                                                                                                          ; 2       ;
; dac_control:comb_4|key_used[2]                                                                                                                 ; 2       ;
; dac_control:comb_4|Add3~0                                                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|LessThan6~0                                                                                           ; 2       ;
; digitron_module:digitron_module_instance|count_dec~69                                                                                          ; 2       ;
; digitron_module:digitron_module_instance|count_dec[19]                                                                                         ; 2       ;
; digitron_module:digitron_module_instance|shank_count[15]                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|shank_count[14]                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|shank_count[13]                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|shank_count[12]                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|shank_count[11]                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|shank_count[10]                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|shank_count[9]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[8]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[7]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[6]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[4]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[5]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[1]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[0]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[3]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|shank_count[2]                                                                                        ; 2       ;
; digitron_module:digitron_module_instance|count_dec~46                                                                                          ; 2       ;
; digitron_module:digitron_module_instance|count_dec~45                                                                                          ; 2       ;
; digitron_module:digitron_module_instance|count_dec~44                                                                                          ; 2       ;
; digitron_module:digitron_module_instance|count_dec~43                                                                                          ; 2       ;
; digitron_module:digitron_module_instance|count_dec~42                                                                                          ; 2       ;
; digitron_module:digitron_module_instance|count_dec~41                                                                                          ; 2       ;
; digitron_module:digitron_module_instance|count_dec~32                                                                                          ; 2       ;
; key_module:key_module_instance|active_flag[4]                                                                                                  ; 2       ;
; key_module:key_module_instance|active_flag[2]                                                                                                  ; 2       ;
; key_module:key_module_instance|active_flag[1]                                                                                                  ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[31]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[30]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[29]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[28]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[27]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[26]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[25]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[24]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[23]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[22]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[21]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[20]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[19]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[18]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[17]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[16]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[12]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[11]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[10]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[14]                                                                                           ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[2]                                                                                            ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[1]                                                                                            ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[0]                                                                                            ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count[8]                                                                                            ; 2       ;
; key_module:key_module_instance|LessThan6~5                                                                                                     ; 2       ;
; key_module:key_module_instance|LessThan6~4                                                                                                     ; 2       ;
; key_module:key_module_instance|active_flag[0]                                                                                                  ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[31]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[30]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[29]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[28]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[27]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[26]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[25]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[24]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[23]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[0]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[2]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[1]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[3]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[4]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[5]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[6]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[8]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[9]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[10]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[7]                                                                                       ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[11]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[12]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[13]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[14]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[15]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[16]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[17]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[18]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[19]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[20]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[21]                                                                                      ; 2       ;
; decrease_clock:decrease_clock_instance|clk_count_high[22]                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|Add8~0                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|shank_flag                                                                                            ; 2       ;
; digitron_module:digitron_module_instance|dig_tmp~1                                                                                             ; 2       ;
; digitron_module:digitron_module_instance|Mux4~1                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|Mux5~1                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|Mux6~2                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|Mux7~1                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|Mux8~1                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|Mux9~1                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|Mux10~1                                                                                               ; 2       ;
; decrease_clock:decrease_clock_instance|clk_out_high                                                                                            ; 2       ;
; lcd_module:lcd_module_instance|LCD_SCL                                                                                                         ; 2       ;
; digitron_module:digitron_module_instance|count_dec[1]~27                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[2]~26                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[3]~25                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[4]~24                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[5]~23                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[6]~22                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[7]~21                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[8]~20                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[9]~19                                                                                       ; 2       ;
; digitron_module:digitron_module_instance|count_dec[10]~18                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|count_dec[11]~17                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|count_dec[12]~16                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|count_dec[13]~15                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|count_dec[14]~14                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|count_dec[15]~13                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|count_dec[16]~12                                                                                      ; 2       ;
; digitron_module:digitron_module_instance|count_dec[16]                                                                                         ; 2       ;
; dac_control:comb_4|step_test[14]~10                                                                                                            ; 2       ;
; dac_control:comb_4|step_test[15]~11                                                                                                            ; 2       ;
; dac_control:comb_4|step_test[12]~8                                                                                                             ; 2       ;
; dac_control:comb_4|step_test[13]~9                                                                                                             ; 2       ;
; dac_control:comb_4|step_test[10]~6                                                                                                             ; 2       ;
; dac_control:comb_4|step_test[11]~7                                                                                                             ; 2       ;
; dac_control:comb_4|step_test[8]~4                                                                                                              ; 2       ;
; dac_control:comb_4|step_test[9]~5                                                                                                              ; 2       ;
; dac_control:comb_4|step_test[7]~3                                                                                                              ; 2       ;
; dac_control:comb_4|LessThan2~20                                                                                                                ; 2       ;
; dac_control:comb_4|step_test[1]~0                                                                                                              ; 2       ;
; dac_control:comb_4|step_test[3]~1                                                                                                              ; 2       ;
; dac_control:comb_4|step_test[4]~2                                                                                                              ; 2       ;
; dac_control:comb_4|Add5~34                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~32                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~28                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~26                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~24                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~22                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~20                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~18                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~12                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~10                                                                                                                     ; 2       ;
; dac_control:comb_4|Add5~8                                                                                                                      ; 2       ;
; dac_control:comb_4|Add5~6                                                                                                                      ; 2       ;
; dac_control:comb_4|Add5~4                                                                                                                      ; 2       ;
; dac_control:comb_4|Add5~2                                                                                                                      ; 2       ;
; dac_control:comb_4|Add5~0                                                                                                                      ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_29_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_29_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_29_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_29_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_28_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_28_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_28_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_28_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_27_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_27_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_27_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_27_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_26_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_26_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_26_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_26_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_25_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_25_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_25_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_25_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_24_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_24_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_24_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_24_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_23_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_23_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_23_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_23_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_22_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_22_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_22_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_22_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_21_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_21_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_21_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_21_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_20_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_20_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_20_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_20_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_19_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_19_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_19_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_19_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_18_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_18_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_18_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_18_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_17_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_17_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_17_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_17_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_16_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_16_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_16_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_16_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_15_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_14_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_13_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_13_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_13_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_13_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_12_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_12_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_12_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_12_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_11_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[1]~14 ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[5]~6  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[4]~4  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[3]~2  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_10_result_int[2]~0  ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[5]~6   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[4]~4   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[3]~2   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_9_result_int[2]~0   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[5]~6   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[4]~4   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[3]~2   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_8_result_int[2]~0   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[5]~6   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[4]~4   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[3]~2   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_7_result_int[2]~0   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[5]~6   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[4]~4   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[3]~2   ; 2       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|add_sub_6_result_int[2]~0   ; 2       ;
; dac_control:comb_4|address_a[0]                                                                                                                ; 2       ;
; digitron_module:digitron_module_instance|count_dec[42]                                                                                         ; 2       ;
; digitron_module:digitron_module_instance|binary_bcd_count[1]                                                                                   ; 2       ;
; digitron_module:digitron_module_instance|binary_bcd_count[0]                                                                                   ; 2       ;
; key_module:key_module_instance|Add4~62                                                                                                         ; 2       ;
; key_module:key_module_instance|Add4~20                                                                                                         ; 2       ;
; key_module:key_module_instance|Add4~18                                                                                                         ; 2       ;
; key_module:key_module_instance|Add4~16                                                                                                         ; 2       ;
; key_module:key_module_instance|Add4~14                                                                                                         ; 2       ;
; key_module:key_module_instance|Add4~12                                                                                                         ; 2       ;
; key_module:key_module_instance|Add4~10                                                                                                         ; 2       ;
; key_module:key_module_instance|Add4~8                                                                                                          ; 2       ;
; dac_control:comb_4|address_a[10]~24                                                                                                            ; 1       ;
; dac_control:comb_4|address_a[9]~23                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[8]~22                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[7]~21                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[6]~20                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[5]~19                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[4]~18                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[3]~17                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[2]~16                                                                                                             ; 1       ;
; dac_control:comb_4|address_a[1]~15                                                                                                             ; 1       ;
; key_module:key_module_instance|active_flag[4]~4                                                                                                ; 1       ;
; key_module:key_module_instance|active_flag[2]~3                                                                                                ; 1       ;
; key_module:key_module_instance|active_flag[1]~2                                                                                                ; 1       ;
; key_module:key_module_instance|active_flag[3]~1                                                                                                ; 1       ;
; key_module:key_module_instance|active_flag[0]~0                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|index_number[0]~2                                                                                     ; 1       ;
; lcd_module:lcd_module_instance|LCD_SCL~0                                                                                                       ; 1       ;
; digitron_module:digitron_module_instance|DIG[7]~7                                                                                              ; 1       ;
; digitron_module:digitron_module_instance|DIG[6]~6                                                                                              ; 1       ;
; digitron_module:digitron_module_instance|DIG[5]~5                                                                                              ; 1       ;
; digitron_module:digitron_module_instance|DIG[4]~4                                                                                              ; 1       ;
; digitron_module:digitron_module_instance|DIG[3]~3                                                                                              ; 1       ;
; digitron_module:digitron_module_instance|DIG[2]~2                                                                                              ; 1       ;
; digitron_module:digitron_module_instance|DIG[1]~1                                                                                              ; 1       ;
; digitron_module:digitron_module_instance|DIG[0]~0                                                                                              ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[243]~749           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[242]~728           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[234]~727           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[226]~726           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[218]~725           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[210]~724           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[202]~723           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[194]~722           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[186]~721           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[178]~720           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[170]~719           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[162]~718           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[154]~717           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[146]~716           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[138]~715           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[130]~714           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[122]~713           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[114]~712           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[106]~711           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[98]~710            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[82]~708            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[74]~707            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[66]~706            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[62]~701            ; 1       ;
; dac_control:comb_4|real_frequency~26                                                                                                           ; 1       ;
; dac_control:comb_4|real_frequency~25                                                                                                           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[244]~700           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[245]~699           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[246]~698           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[238]~695           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[230]~692           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[222]~689           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[214]~686           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[206]~683           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[198]~680           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[190]~677           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[182]~674           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[174]~671           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[166]~668           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[158]~665           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[150]~662           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[142]~659           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[134]~656           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[126]~653           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[118]~650           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[110]~647           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[102]~643           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[94]~640            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[86]~637            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[78]~634            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[70]~631            ; 1       ;
; dac_control:comb_4|exp_number2.raddr_b[0]~9                                                                                                    ; 1       ;
; dac_control:comb_4|Equal1~3                                                                                                                    ; 1       ;
; digitron_module:digitron_module_instance|count_dec~91                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|count_dec[0]                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|count_dec~90                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|count_dec~89                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|count_dec~88                                                                                          ; 1       ;
; dac_control:comb_4|Add8~24                                                                                                                     ; 1       ;
; dac_control:comb_4|Add7~18                                                                                                                     ; 1       ;
; dac_control:comb_4|Add8~13                                                                                                                     ; 1       ;
; dac_control:comb_4|Add8~10                                                                                                                     ; 1       ;
; dac_control:comb_4|Add7~13                                                                                                                     ; 1       ;
; dac_control:comb_4|Add7~10                                                                                                                     ; 1       ;
; dac_control:comb_4|step_test[14]~18                                                                                                            ; 1       ;
; dac_control:comb_4|step_test[14]~17                                                                                                            ; 1       ;
; dac_control:comb_4|step_test[14]~16                                                                                                            ; 1       ;
; dac_control:comb_4|step_test[14]~15                                                                                                            ; 1       ;
; dac_control:comb_4|step_test[14]~14                                                                                                            ; 1       ;
; dac_control:comb_4|step_test[14]~13                                                                                                            ; 1       ;
; dac_control:comb_4|step_test[14]~12                                                                                                            ; 1       ;
; dac_control:comb_4|key_used[1]                                                                                                                 ; 1       ;
; dac_control:comb_4|LessThan1~4                                                                                                                 ; 1       ;
; dac_control:comb_4|LessThan1~2                                                                                                                 ; 1       ;
; dac_control:comb_4|real_frequency~19                                                                                                           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[241]~630           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[241]~629           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[242]~628           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[243]~627           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[244]~626           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[245]~625           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[246]~624           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[233]~623           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[233]~622           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[234]~621           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[235]~620           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[236]~619           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[237]~618           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[238]~617           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[225]~616           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[225]~615           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[226]~614           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[227]~613           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[228]~612           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[229]~611           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[230]~610           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[217]~609           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[217]~608           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[218]~607           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[219]~606           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[220]~605           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[221]~604           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[222]~603           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[209]~602           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[209]~601           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[210]~600           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[211]~599           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[212]~598           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[213]~597           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[214]~596           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[201]~595           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[201]~594           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[202]~593           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[203]~592           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[204]~591           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[205]~590           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[206]~589           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[193]~588           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[193]~587           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[194]~586           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[195]~585           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[196]~584           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[197]~583           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[198]~582           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[185]~581           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[185]~580           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[186]~579           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[187]~578           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[188]~577           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[189]~576           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[190]~575           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[177]~574           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[177]~573           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[178]~572           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[179]~571           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[180]~570           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[181]~569           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[182]~568           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[169]~567           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[169]~566           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[170]~565           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[171]~564           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[172]~563           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[173]~562           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[174]~561           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[161]~560           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[161]~559           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[162]~558           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[163]~557           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[164]~556           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[165]~555           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[166]~554           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[153]~553           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[153]~552           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[154]~551           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[155]~550           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[156]~549           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[157]~548           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[158]~547           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[145]~546           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[145]~545           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[146]~544           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[147]~543           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[148]~542           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[149]~541           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[150]~540           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[137]~539           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[137]~538           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[138]~537           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[139]~536           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[140]~535           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[141]~534           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[142]~533           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[129]~532           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[129]~531           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[130]~530           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[131]~529           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[132]~528           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[133]~527           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[134]~526           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[121]~525           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[121]~524           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[122]~523           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[123]~522           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[124]~521           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[125]~520           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[126]~519           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[113]~518           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[113]~517           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[114]~516           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[115]~515           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[116]~514           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[117]~513           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[118]~512           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[105]~511           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[105]~510           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[106]~509           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[107]~508           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[108]~507           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[109]~506           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[110]~505           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[97]~504            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[97]~503            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[98]~502            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[99]~501            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[100]~500           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[101]~499           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[102]~498           ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[89]~497            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[89]~496            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[90]~495            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[91]~494            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[92]~493            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[93]~492            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[94]~491            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[81]~490            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[72]~489            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[72]~488            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[81]~487            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[82]~486            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[83]~485            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[84]~484            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[85]~483            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[86]~482            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[73]~481            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[73]~480            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[74]~479            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[75]~478            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[76]~477            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[77]~476            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[78]~475            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[65]~474            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[65]~473            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[66]~472            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[67]~471            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[68]~470            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[69]~469            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[70]~468            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[57]~467            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[57]~466            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[58]~465            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[58]~464            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[59]~463            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[60]~462            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[61]~461            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[62]~460            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[49]~459            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[49]~458            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[50]~457            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[50]~456            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[51]~455            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[51]~454            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[52]~453            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[52]~452            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[53]~451            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[53]~450            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[54]~449            ; 1       ;
; dac_control:comb_4|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider|StageOut[54]~448            ; 1       ;
; dac_control:comb_4|LessThan0~35                                                                                                                ; 1       ;
; dac_control:comb_4|LessThan0~34                                                                                                                ; 1       ;
; dac_control:comb_4|LessThan0~33                                                                                                                ; 1       ;
; dac_control:comb_4|LessThan0~0                                                                                                                 ; 1       ;
; key_module:key_module_instance|KEY_STATE~17                                                                                                    ; 1       ;
; key_module:key_module_instance|LessThan6~9                                                                                                     ; 1       ;
; key_module:key_module_instance|LessThan6~8                                                                                                     ; 1       ;
; key_module:key_module_instance|LessThan6~7                                                                                                     ; 1       ;
; key_module:key_module_instance|LessThan6~6                                                                                                     ; 1       ;
; digitron_module:digitron_module_instance|count_dec~87                                                                                          ; 1       ;
; dac_control:comb_4|number_on_digitron~15                                                                                                       ; 1       ;
; dac_control:comb_4|number_on_digitron~14                                                                                                       ; 1       ;
; dac_control:comb_4|number_on_digitron~13                                                                                                       ; 1       ;
; dac_control:comb_4|number_on_digitron~12                                                                                                       ; 1       ;
; dac_control:comb_4|number_on_digitron~11                                                                                                       ; 1       ;
; dac_control:comb_4|number_on_digitron~10                                                                                                       ; 1       ;
; dac_control:comb_4|number_on_digitron~9                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~8                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~7                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~6                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~5                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~4                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~3                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~2                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~1                                                                                                        ; 1       ;
; dac_control:comb_4|number_on_digitron~0                                                                                                        ; 1       ;
; dac_control:comb_4|set_number_index~6                                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|shank_count~4                                                                                         ; 1       ;
; digitron_module:digitron_module_instance|shank_count~3                                                                                         ; 1       ;
; digitron_module:digitron_module_instance|shank_count~2                                                                                         ; 1       ;
; digitron_module:digitron_module_instance|shank_count~1                                                                                         ; 1       ;
; digitron_module:digitron_module_instance|shank_count~0                                                                                         ; 1       ;
; dac_control:comb_4|show_flag~0                                                                                                                 ; 1       ;
; dac_control:comb_4|key_used[4]                                                                                                                 ; 1       ;
; digitron_module:digitron_module_instance|Add4~1                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~86                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add1~1                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~85                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add2~1                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~84                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add3~1                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~83                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add5~1                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~82                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|count_dec~81                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|count_dec~80                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add4~0                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~79                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add1~0                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~78                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add2~0                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~77                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add3~0                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|count_dec~76                                                                                          ; 1       ;
; digitron_module:digitron_module_instance|Add5~0                                                                                                ; 1       ;
; digitron_module:digitron_module_instance|Add6~0                                                                                                ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                     ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF             ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; ../sin_data.mif ; M9K_X25_Y12_N0, M9K_X25_Y11_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------+--------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |signal_generation|sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;8;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;16;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;24;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;32;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;40;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;48;(11111111) (377) (255) (FF)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;
;56;(11111110) (376) (254) (FE)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;
;64;(11111101) (375) (253) (FD)    ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;
;72;(11111101) (375) (253) (FD)    ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;
;80;(11111100) (374) (252) (FC)    ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;
;88;(11111011) (373) (251) (FB)    ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;
;96;(11111010) (372) (250) (FA)    ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;
;104;(11111001) (371) (249) (F9)    ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;
;112;(11111000) (370) (248) (F8)    ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;
;120;(11110111) (367) (247) (F7)    ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;
;128;(11110110) (366) (246) (F6)    ;(11110110) (366) (246) (F6)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;
;136;(11110100) (364) (244) (F4)    ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;
;144;(11110011) (363) (243) (F3)    ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110010) (362) (242) (F2)   ;(11110010) (362) (242) (F2)   ;(11110010) (362) (242) (F2)   ;(11110010) (362) (242) (F2)   ;
;152;(11110010) (362) (242) (F2)    ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;
;160;(11110000) (360) (240) (F0)    ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;
;168;(11101111) (357) (239) (EF)    ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;
;176;(11101101) (355) (237) (ED)    ;(11101101) (355) (237) (ED)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101011) (353) (235) (EB)   ;
;184;(11101011) (353) (235) (EB)    ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;
;192;(11101001) (351) (233) (E9)    ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;
;200;(11101000) (350) (232) (E8)    ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11100110) (346) (230) (E6)   ;(11100110) (346) (230) (E6)   ;(11100110) (346) (230) (E6)   ;
;208;(11100110) (346) (230) (E6)    ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;
;216;(11100100) (344) (228) (E4)    ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100010) (342) (226) (E2)   ;(11100010) (342) (226) (E2)   ;(11100010) (342) (226) (E2)   ;
;224;(11100010) (342) (226) (E2)    ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100000) (340) (224) (E0)   ;(11100000) (340) (224) (E0)   ;(11100000) (340) (224) (E0)   ;
;232;(11011111) (337) (223) (DF)    ;(11011111) (337) (223) (DF)   ;(11011111) (337) (223) (DF)   ;(11011111) (337) (223) (DF)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;
;240;(11011101) (335) (221) (DD)    ;(11011101) (335) (221) (DD)   ;(11011101) (335) (221) (DD)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011011) (333) (219) (DB)   ;
;248;(11011011) (333) (219) (DB)    ;(11011011) (333) (219) (DB)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011001) (331) (217) (D9)   ;(11011001) (331) (217) (D9)   ;
;256;(11011001) (331) (217) (D9)    ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11010111) (327) (215) (D7)   ;(11010111) (327) (215) (D7)   ;(11010111) (327) (215) (D7)   ;
;264;(11010110) (326) (214) (D6)    ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010100) (324) (212) (D4)   ;
;272;(11010100) (324) (212) (D4)    ;(11010100) (324) (212) (D4)   ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010010) (322) (210) (D2)   ;(11010010) (322) (210) (D2)   ;(11010010) (322) (210) (D2)   ;
;280;(11010010) (322) (210) (D2)    ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11010000) (320) (208) (D0)   ;(11010000) (320) (208) (D0)   ;(11010000) (320) (208) (D0)   ;(11001111) (317) (207) (CF)   ;
;288;(11001111) (317) (207) (CF)    ;(11001111) (317) (207) (CF)   ;(11001110) (316) (206) (CE)   ;(11001110) (316) (206) (CE)   ;(11001110) (316) (206) (CE)   ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;
;296;(11001100) (314) (204) (CC)    ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(11001011) (313) (203) (CB)   ;(11001011) (313) (203) (CB)   ;(11001011) (313) (203) (CB)   ;(11001010) (312) (202) (CA)   ;
;304;(11001010) (312) (202) (CA)    ;(11001010) (312) (202) (CA)   ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001000) (310) (200) (C8)   ;(11001000) (310) (200) (C8)   ;(11001000) (310) (200) (C8)   ;
;312;(11000111) (307) (199) (C7)    ;(11000111) (307) (199) (C7)   ;(11000111) (307) (199) (C7)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000101) (305) (197) (C5)   ;(11000101) (305) (197) (C5)   ;
;320;(11000101) (305) (197) (C5)    ;(11000100) (304) (196) (C4)   ;(11000100) (304) (196) (C4)   ;(11000100) (304) (196) (C4)   ;(11000011) (303) (195) (C3)   ;(11000011) (303) (195) (C3)   ;(11000010) (302) (194) (C2)   ;(11000010) (302) (194) (C2)   ;
;328;(11000010) (302) (194) (C2)    ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(10111111) (277) (191) (BF)   ;
;336;(10111111) (277) (191) (BF)    ;(10111111) (277) (191) (BF)   ;(10111110) (276) (190) (BE)   ;(10111110) (276) (190) (BE)   ;(10111110) (276) (190) (BE)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;
;344;(10111100) (274) (188) (BC)    ;(10111100) (274) (188) (BC)   ;(10111011) (273) (187) (BB)   ;(10111011) (273) (187) (BB)   ;(10111011) (273) (187) (BB)   ;(10111010) (272) (186) (BA)   ;(10111010) (272) (186) (BA)   ;(10111010) (272) (186) (BA)   ;
;352;(10111001) (271) (185) (B9)    ;(10111001) (271) (185) (B9)   ;(10111001) (271) (185) (B9)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10110111) (267) (183) (B7)   ;(10110111) (267) (183) (B7)   ;
;360;(10110110) (266) (182) (B6)    ;(10110110) (266) (182) (B6)   ;(10110110) (266) (182) (B6)   ;(10110101) (265) (181) (B5)   ;(10110101) (265) (181) (B5)   ;(10110101) (265) (181) (B5)   ;(10110100) (264) (180) (B4)   ;(10110100) (264) (180) (B4)   ;
;368;(10110100) (264) (180) (B4)    ;(10110011) (263) (179) (B3)   ;(10110011) (263) (179) (B3)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110001) (261) (177) (B1)   ;(10110001) (261) (177) (B1)   ;
;376;(10110001) (261) (177) (B1)    ;(10110000) (260) (176) (B0)   ;(10110000) (260) (176) (B0)   ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10101110) (256) (174) (AE)   ;(10101110) (256) (174) (AE)   ;
;384;(10101110) (256) (174) (AE)    ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;(10101100) (254) (172) (AC)   ;(10101100) (254) (172) (AC)   ;(10101100) (254) (172) (AC)   ;(10101011) (253) (171) (AB)   ;(10101011) (253) (171) (AB)   ;
;392;(10101011) (253) (171) (AB)    ;(10101010) (252) (170) (AA)   ;(10101010) (252) (170) (AA)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101000) (250) (168) (A8)   ;(10101000) (250) (168) (A8)   ;
;400;(10100111) (247) (167) (A7)    ;(10100111) (247) (167) (A7)   ;(10100111) (247) (167) (A7)   ;(10100110) (246) (166) (A6)   ;(10100110) (246) (166) (A6)   ;(10100110) (246) (166) (A6)   ;(10100101) (245) (165) (A5)   ;(10100101) (245) (165) (A5)   ;
;408;(10100100) (244) (164) (A4)    ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;(10100011) (243) (163) (A3)   ;(10100011) (243) (163) (A3)   ;(10100010) (242) (162) (A2)   ;(10100010) (242) (162) (A2)   ;(10100010) (242) (162) (A2)   ;
;416;(10100001) (241) (161) (A1)    ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100000) (240) (160) (A0)   ;(10100000) (240) (160) (A0)   ;(10011111) (237) (159) (9F)   ;(10011111) (237) (159) (9F)   ;(10011111) (237) (159) (9F)   ;
;424;(10011110) (236) (158) (9E)    ;(10011110) (236) (158) (9E)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011100) (234) (156) (9C)   ;(10011100) (234) (156) (9C)   ;(10011011) (233) (155) (9B)   ;
;432;(10011011) (233) (155) (9B)    ;(10011011) (233) (155) (9B)   ;(10011010) (232) (154) (9A)   ;(10011010) (232) (154) (9A)   ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011000) (230) (152) (98)   ;
;440;(10011000) (230) (152) (98)    ;(10011000) (230) (152) (98)   ;(10010111) (227) (151) (97)   ;(10010111) (227) (151) (97)   ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010101) (225) (149) (95)   ;
;448;(10010101) (225) (149) (95)    ;(10010100) (224) (148) (94)   ;(10010100) (224) (148) (94)   ;(10010100) (224) (148) (94)   ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010010) (222) (146) (92)   ;(10010010) (222) (146) (92)   ;
;456;(10010010) (222) (146) (92)    ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10001111) (217) (143) (8F)   ;(10001111) (217) (143) (8F)   ;
;464;(10001110) (216) (142) (8E)    ;(10001110) (216) (142) (8E)   ;(10001110) (216) (142) (8E)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;
;472;(10001011) (213) (139) (8B)    ;(10001011) (213) (139) (8B)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;(10001000) (210) (136) (88)   ;
;480;(10001000) (210) (136) (88)    ;(10001000) (210) (136) (88)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000101) (205) (133) (85)   ;
;488;(10000101) (205) (133) (85)    ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000010) (202) (130) (82)   ;(10000010) (202) (130) (82)   ;
;496;(10000010) (202) (130) (82)    ;(10000001) (201) (129) (81)   ;(10000001) (201) (129) (81)   ;(10000000) (200) (128) (80)   ;(10000000) (200) (128) (80)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;
;504;(01111110) (176) (126) (7E)    ;(01111110) (176) (126) (7E)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111011) (173) (123) (7B)   ;
;512;(01111011) (173) (123) (7B)    ;(01111011) (173) (123) (7B)   ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111000) (170) (120) (78)   ;
;520;(01111000) (170) (120) (78)    ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110110) (166) (118) (76)   ;(01110110) (166) (118) (76)   ;(01110101) (165) (117) (75)   ;(01110101) (165) (117) (75)   ;
;528;(01110101) (165) (117) (75)    ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(01110010) (162) (114) (72)   ;(01110010) (162) (114) (72)   ;
;536;(01110001) (161) (113) (71)    ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110000) (160) (112) (70)   ;(01110000) (160) (112) (70)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;
;544;(01101110) (156) (110) (6E)    ;(01101110) (156) (110) (6E)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101011) (153) (107) (6B)   ;
;552;(01101011) (153) (107) (6B)    ;(01101011) (153) (107) (6B)   ;(01101010) (152) (106) (6A)   ;(01101010) (152) (106) (6A)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101000) (150) (104) (68)   ;
;560;(01101000) (150) (104) (68)    ;(01101000) (150) (104) (68)   ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100101) (145) (101) (65)   ;
;568;(01100101) (145) (101) (65)    ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100011) (143) (99) (63)   ;(01100011) (143) (99) (63)   ;(01100010) (142) (98) (62)   ;(01100010) (142) (98) (62)   ;
;576;(01100010) (142) (98) (62)    ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01011111) (137) (95) (5F)   ;(01011111) (137) (95) (5F)   ;
;584;(01011110) (136) (94) (5E)    ;(01011110) (136) (94) (5E)   ;(01011110) (136) (94) (5E)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011100) (134) (92) (5C)   ;(01011100) (134) (92) (5C)   ;
;592;(01011011) (133) (91) (5B)    ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;(01011010) (132) (90) (5A)   ;(01011010) (132) (90) (5A)   ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;
;600;(01011000) (130) (88) (58)    ;(01011000) (130) (88) (58)   ;(01011000) (130) (88) (58)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01010110) (126) (86) (56)   ;(01010110) (126) (86) (56)   ;(01010110) (126) (86) (56)   ;
;608;(01010101) (125) (85) (55)    ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;(01010100) (124) (84) (54)   ;(01010100) (124) (84) (54)   ;(01010011) (123) (83) (53)   ;(01010011) (123) (83) (53)   ;(01010011) (123) (83) (53)   ;
;616;(01010010) (122) (82) (52)    ;(01010010) (122) (82) (52)   ;(01010010) (122) (82) (52)   ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;(01010000) (120) (80) (50)   ;(01010000) (120) (80) (50)   ;(01010000) (120) (80) (50)   ;
;624;(01001111) (117) (79) (4F)    ;(01001111) (117) (79) (4F)   ;(01001111) (117) (79) (4F)   ;(01001110) (116) (78) (4E)   ;(01001110) (116) (78) (4E)   ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;
;632;(01001100) (114) (76) (4C)    ;(01001100) (114) (76) (4C)   ;(01001100) (114) (76) (4C)   ;(01001011) (113) (75) (4B)   ;(01001011) (113) (75) (4B)   ;(01001010) (112) (74) (4A)   ;(01001010) (112) (74) (4A)   ;(01001010) (112) (74) (4A)   ;
;640;(01001001) (111) (73) (49)    ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001000) (110) (72) (48)   ;(01001000) (110) (72) (48)   ;(01001000) (110) (72) (48)   ;(01000111) (107) (71) (47)   ;(01000111) (107) (71) (47)   ;
;648;(01000110) (106) (70) (46)    ;(01000110) (106) (70) (46)   ;(01000110) (106) (70) (46)   ;(01000101) (105) (69) (45)   ;(01000101) (105) (69) (45)   ;(01000101) (105) (69) (45)   ;(01000100) (104) (68) (44)   ;(01000100) (104) (68) (44)   ;
;656;(01000100) (104) (68) (44)    ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;(01000010) (102) (66) (42)   ;(01000010) (102) (66) (42)   ;(01000001) (101) (65) (41)   ;
;664;(01000001) (101) (65) (41)    ;(01000000) (100) (64) (40)   ;(01000000) (100) (64) (40)   ;(01000000) (100) (64) (40)   ;(00111111) (77) (63) (3F)   ;(00111111) (77) (63) (3F)   ;(00111111) (77) (63) (3F)   ;(00111110) (76) (62) (3E)   ;
;672;(00111110) (76) (62) (3E)    ;(00111110) (76) (62) (3E)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;
;680;(00111011) (73) (59) (3B)    ;(00111011) (73) (59) (3B)   ;(00111011) (73) (59) (3B)   ;(00111010) (72) (58) (3A)   ;(00111010) (72) (58) (3A)   ;(00111010) (72) (58) (3A)   ;(00111001) (71) (57) (39)   ;(00111001) (71) (57) (39)   ;
;688;(00111001) (71) (57) (39)    ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(00110111) (67) (55) (37)   ;(00110111) (67) (55) (37)   ;(00110111) (67) (55) (37)   ;(00110110) (66) (54) (36)   ;
;696;(00110110) (66) (54) (36)    ;(00110110) (66) (54) (36)   ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;
;704;(00110011) (63) (51) (33)    ;(00110011) (63) (51) (33)   ;(00110011) (63) (51) (33)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;(00110001) (61) (49) (31)   ;
;712;(00110001) (61) (49) (31)    ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00101111) (57) (47) (2F)   ;(00101111) (57) (47) (2F)   ;(00101111) (57) (47) (2F)   ;
;720;(00101110) (56) (46) (2E)    ;(00101110) (56) (46) (2E)   ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;
;728;(00101100) (54) (44) (2C)    ;(00101100) (54) (44) (2C)   ;(00101011) (53) (43) (2B)   ;(00101011) (53) (43) (2B)   ;(00101011) (53) (43) (2B)   ;(00101010) (52) (42) (2A)   ;(00101010) (52) (42) (2A)   ;(00101010) (52) (42) (2A)   ;
;736;(00101001) (51) (41) (29)    ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(00100111) (47) (39) (27)   ;
;744;(00100111) (47) (39) (27)    ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00100110) (46) (38) (26)   ;(00100110) (46) (38) (26)   ;(00100110) (46) (38) (26)   ;(00100101) (45) (37) (25)   ;(00100101) (45) (37) (25)   ;
;752;(00100101) (45) (37) (25)    ;(00100101) (45) (37) (25)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100011) (43) (35) (23)   ;(00100011) (43) (35) (23)   ;(00100011) (43) (35) (23)   ;
;760;(00100011) (43) (35) (23)    ;(00100010) (42) (34) (22)   ;(00100010) (42) (34) (22)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;
;768;(00100000) (40) (32) (20)    ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;
;776;(00011110) (36) (30) (1E)    ;(00011110) (36) (30) (1E)   ;(00011110) (36) (30) (1E)   ;(00011110) (36) (30) (1E)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;
;784;(00011100) (34) (28) (1C)    ;(00011100) (34) (28) (1C)   ;(00011100) (34) (28) (1C)   ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011011) (33) (27) (1B)   ;(00011011) (33) (27) (1B)   ;(00011011) (33) (27) (1B)   ;
;792;(00011010) (32) (26) (1A)    ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;(00011001) (31) (25) (19)   ;(00011001) (31) (25) (19)   ;(00011001) (31) (25) (19)   ;
;800;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;
;808;(00010110) (26) (22) (16)    ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;
;816;(00010101) (25) (21) (15)    ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;
;824;(00010011) (23) (19) (13)    ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;
;832;(00010001) (21) (17) (11)    ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;
;840;(00010000) (20) (16) (10)    ;(00010000) (20) (16) (10)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001110) (16) (14) (0E)   ;
;848;(00001110) (16) (14) (0E)    ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;
;856;(00001101) (15) (13) (0D)    ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;
;864;(00001011) (13) (11) (0B)    ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;
;872;(00001010) (12) (10) (0A)    ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;
;880;(00001001) (11) (9) (09)    ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;888;(00001000) (10) (8) (08)    ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;
;896;(00000111) (7) (7) (07)    ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;
;904;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;912;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;920;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;928;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;936;(00000011) (3) (3) (03)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;944;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;
;952;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;960;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;968;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;976;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;984;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;992;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1000;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1008;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1016;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1024;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;1032;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;1040;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;1048;(00000001) (1) (1) (01)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;
;1056;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;
;1064;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;1072;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;
;1080;(00000100) (4) (4) (04)    ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;
;1088;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;
;1096;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;
;1104;(00000111) (7) (7) (07)    ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;
;1112;(00001000) (10) (8) (08)    ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;
;1120;(00001001) (11) (9) (09)    ;(00001001) (11) (9) (09)   ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;
;1128;(00001010) (12) (10) (0A)    ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;
;1136;(00001100) (14) (12) (0C)    ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;
;1144;(00001101) (15) (13) (0D)    ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;(00001110) (16) (14) (0E)   ;
;1152;(00001110) (16) (14) (0E)    ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;
;1160;(00010000) (20) (16) (10)    ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;(00010001) (21) (17) (11)   ;
;1168;(00010010) (22) (18) (12)    ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;(00010010) (22) (18) (12)   ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;(00010011) (23) (19) (13)   ;
;1176;(00010011) (23) (19) (13)    ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;
;1184;(00010101) (25) (21) (15)    ;(00010101) (25) (21) (15)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;
;1192;(00010111) (27) (23) (17)    ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00010111) (27) (23) (17)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1200;(00011001) (31) (25) (19)    ;(00011001) (31) (25) (19)   ;(00011001) (31) (25) (19)   ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;(00011010) (32) (26) (1A)   ;
;1208;(00011011) (33) (27) (1B)    ;(00011011) (33) (27) (1B)   ;(00011011) (33) (27) (1B)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011100) (34) (28) (1C)   ;(00011100) (34) (28) (1C)   ;(00011100) (34) (28) (1C)   ;
;1216;(00011101) (35) (29) (1D)    ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;(00011110) (36) (30) (1E)   ;(00011110) (36) (30) (1E)   ;(00011110) (36) (30) (1E)   ;
;1224;(00011111) (37) (31) (1F)    ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;
;1232;(00100001) (41) (33) (21)    ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100010) (42) (34) (22)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;
;1240;(00100011) (43) (35) (23)    ;(00100011) (43) (35) (23)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;(00100101) (45) (37) (25)   ;
;1248;(00100101) (45) (37) (25)    ;(00100101) (45) (37) (25)   ;(00100110) (46) (38) (26)   ;(00100110) (46) (38) (26)   ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;
;1256;(00100111) (47) (39) (27)    ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;(00101001) (51) (41) (29)   ;
;1264;(00101010) (52) (42) (2A)    ;(00101010) (52) (42) (2A)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;(00101011) (53) (43) (2B)   ;(00101011) (53) (43) (2B)   ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;
;1272;(00101100) (54) (44) (2C)    ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101110) (56) (46) (2E)   ;(00101110) (56) (46) (2E)   ;
;1280;(00101111) (57) (47) (2F)    ;(00101111) (57) (47) (2F)   ;(00101111) (57) (47) (2F)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110001) (61) (49) (31)   ;
;1288;(00110001) (61) (49) (31)    ;(00110001) (61) (49) (31)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;(00110011) (63) (51) (33)   ;(00110011) (63) (51) (33)   ;
;1296;(00110100) (64) (52) (34)    ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00110110) (66) (54) (36)   ;
;1304;(00110110) (66) (54) (36)    ;(00110111) (67) (55) (37)   ;(00110111) (67) (55) (37)   ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(00111001) (71) (57) (39)   ;
;1312;(00111001) (71) (57) (39)    ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111010) (72) (58) (3A)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111011) (73) (59) (3B)   ;(00111011) (73) (59) (3B)   ;
;1320;(00111100) (74) (60) (3C)    ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111110) (76) (62) (3E)   ;
;1328;(00111110) (76) (62) (3E)    ;(00111111) (77) (63) (3F)   ;(00111111) (77) (63) (3F)   ;(00111111) (77) (63) (3F)   ;(01000000) (100) (64) (40)   ;(01000000) (100) (64) (40)   ;(01000000) (100) (64) (40)   ;(01000001) (101) (65) (41)   ;
;1336;(01000001) (101) (65) (41)    ;(01000010) (102) (66) (42)   ;(01000010) (102) (66) (42)   ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;
;1344;(01000100) (104) (68) (44)    ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;(01000101) (105) (69) (45)   ;(01000101) (105) (69) (45)   ;(01000110) (106) (70) (46)   ;(01000110) (106) (70) (46)   ;(01000110) (106) (70) (46)   ;
;1352;(01000111) (107) (71) (47)    ;(01000111) (107) (71) (47)   ;(01001000) (110) (72) (48)   ;(01001000) (110) (72) (48)   ;(01001000) (110) (72) (48)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;(01001001) (111) (73) (49)   ;
;1360;(01001010) (112) (74) (4A)    ;(01001010) (112) (74) (4A)   ;(01001010) (112) (74) (4A)   ;(01001011) (113) (75) (4B)   ;(01001011) (113) (75) (4B)   ;(01001100) (114) (76) (4C)   ;(01001100) (114) (76) (4C)   ;(01001100) (114) (76) (4C)   ;
;1368;(01001101) (115) (77) (4D)    ;(01001101) (115) (77) (4D)   ;(01001101) (115) (77) (4D)   ;(01001110) (116) (78) (4E)   ;(01001110) (116) (78) (4E)   ;(01001111) (117) (79) (4F)   ;(01001111) (117) (79) (4F)   ;(01001111) (117) (79) (4F)   ;
;1376;(01010000) (120) (80) (50)    ;(01010000) (120) (80) (50)   ;(01010000) (120) (80) (50)   ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;(01010010) (122) (82) (52)   ;(01010010) (122) (82) (52)   ;(01010010) (122) (82) (52)   ;
;1384;(01010011) (123) (83) (53)    ;(01010011) (123) (83) (53)   ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;(01010101) (125) (85) (55)   ;
;1392;(01010110) (126) (86) (56)    ;(01010110) (126) (86) (56)   ;(01010110) (126) (86) (56)   ;(01010111) (127) (87) (57)   ;(01010111) (127) (87) (57)   ;(01011000) (130) (88) (58)   ;(01011000) (130) (88) (58)   ;(01011000) (130) (88) (58)   ;
;1400;(01011001) (131) (89) (59)    ;(01011001) (131) (89) (59)   ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;(01011010) (132) (90) (5A)   ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;(01011011) (133) (91) (5B)   ;
;1408;(01011100) (134) (92) (5C)    ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011101) (135) (93) (5D)   ;(01011110) (136) (94) (5E)   ;(01011110) (136) (94) (5E)   ;(01011110) (136) (94) (5E)   ;
;1416;(01011111) (137) (95) (5F)    ;(01011111) (137) (95) (5F)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100001) (141) (97) (61)   ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;
;1424;(01100010) (142) (98) (62)    ;(01100010) (142) (98) (62)   ;(01100011) (143) (99) (63)   ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;
;1432;(01100101) (145) (101) (65)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100111) (147) (103) (67)   ;(01100111) (147) (103) (67)   ;(01101000) (150) (104) (68)   ;(01101000) (150) (104) (68)   ;
;1440;(01101000) (150) (104) (68)    ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;(01101010) (152) (106) (6A)   ;(01101011) (153) (107) (6B)   ;(01101011) (153) (107) (6B)   ;
;1448;(01101011) (153) (107) (6B)    ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01101101) (155) (109) (6D)   ;(01101110) (156) (110) (6E)   ;(01101110) (156) (110) (6E)   ;
;1456;(01101111) (157) (111) (6F)    ;(01101111) (157) (111) (6F)   ;(01101111) (157) (111) (6F)   ;(01110000) (160) (112) (70)   ;(01110000) (160) (112) (70)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;(01110001) (161) (113) (71)   ;
;1464;(01110010) (162) (114) (72)    ;(01110010) (162) (114) (72)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;
;1472;(01110101) (165) (117) (75)    ;(01110101) (165) (117) (75)   ;(01110110) (166) (118) (76)   ;(01110110) (166) (118) (76)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01110111) (167) (119) (77)   ;(01111000) (170) (120) (78)   ;
;1480;(01111000) (170) (120) (78)    ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111011) (173) (123) (7B)   ;
;1488;(01111011) (173) (123) (7B)    ;(01111100) (174) (124) (7C)   ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111101) (175) (125) (7D)   ;(01111110) (176) (126) (7E)   ;(01111110) (176) (126) (7E)   ;
;1496;(01111111) (177) (127) (7F)    ;(01111111) (177) (127) (7F)   ;(01111111) (177) (127) (7F)   ;(10000000) (200) (128) (80)   ;(10000000) (200) (128) (80)   ;(10000001) (201) (129) (81)   ;(10000001) (201) (129) (81)   ;(10000010) (202) (130) (82)   ;
;1504;(10000010) (202) (130) (82)    ;(10000010) (202) (130) (82)   ;(10000011) (203) (131) (83)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;
;1512;(10000101) (205) (133) (85)    ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000110) (206) (134) (86)   ;(10000111) (207) (135) (87)   ;(10000111) (207) (135) (87)   ;(10001000) (210) (136) (88)   ;(10001000) (210) (136) (88)   ;
;1520;(10001000) (210) (136) (88)    ;(10001001) (211) (137) (89)   ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001010) (212) (138) (8A)   ;(10001011) (213) (139) (8B)   ;(10001011) (213) (139) (8B)   ;
;1528;(10001100) (214) (140) (8C)    ;(10001100) (214) (140) (8C)   ;(10001100) (214) (140) (8C)   ;(10001101) (215) (141) (8D)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;(10001110) (216) (142) (8E)   ;(10001110) (216) (142) (8E)   ;
;1536;(10001111) (217) (143) (8F)    ;(10001111) (217) (143) (8F)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10010000) (220) (144) (90)   ;(10010001) (221) (145) (91)   ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;
;1544;(10010010) (222) (146) (92)    ;(10010010) (222) (146) (92)   ;(10010011) (223) (147) (93)   ;(10010011) (223) (147) (93)   ;(10010100) (224) (148) (94)   ;(10010100) (224) (148) (94)   ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;
;1552;(10010101) (225) (149) (95)    ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010110) (226) (150) (96)   ;(10010111) (227) (151) (97)   ;(10010111) (227) (151) (97)   ;(10011000) (230) (152) (98)   ;(10011000) (230) (152) (98)   ;
;1560;(10011000) (230) (152) (98)    ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;(10011011) (233) (155) (9B)   ;
;1568;(10011011) (233) (155) (9B)    ;(10011100) (234) (156) (9C)   ;(10011100) (234) (156) (9C)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;(10011110) (236) (158) (9E)   ;
;1576;(10011111) (237) (159) (9F)    ;(10011111) (237) (159) (9F)   ;(10011111) (237) (159) (9F)   ;(10100000) (240) (160) (A0)   ;(10100000) (240) (160) (A0)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;(10100001) (241) (161) (A1)   ;
;1584;(10100010) (242) (162) (A2)    ;(10100010) (242) (162) (A2)   ;(10100010) (242) (162) (A2)   ;(10100011) (243) (163) (A3)   ;(10100011) (243) (163) (A3)   ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;(10100100) (244) (164) (A4)   ;
;1592;(10100101) (245) (165) (A5)    ;(10100101) (245) (165) (A5)   ;(10100110) (246) (166) (A6)   ;(10100110) (246) (166) (A6)   ;(10100110) (246) (166) (A6)   ;(10100111) (247) (167) (A7)   ;(10100111) (247) (167) (A7)   ;(10100111) (247) (167) (A7)   ;
;1600;(10101000) (250) (168) (A8)    ;(10101000) (250) (168) (A8)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;
;1608;(10101011) (253) (171) (AB)    ;(10101011) (253) (171) (AB)   ;(10101100) (254) (172) (AC)   ;(10101100) (254) (172) (AC)   ;(10101100) (254) (172) (AC)   ;(10101101) (255) (173) (AD)   ;(10101101) (255) (173) (AD)   ;(10101110) (256) (174) (AE)   ;
;1616;(10101110) (256) (174) (AE)    ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10101111) (257) (175) (AF)   ;(10110000) (260) (176) (B0)   ;(10110000) (260) (176) (B0)   ;(10110001) (261) (177) (B1)   ;
;1624;(10110001) (261) (177) (B1)    ;(10110001) (261) (177) (B1)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(10110011) (263) (179) (B3)   ;(10110100) (264) (180) (B4)   ;
;1632;(10110100) (264) (180) (B4)    ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;(10110101) (265) (181) (B5)   ;(10110101) (265) (181) (B5)   ;(10110110) (266) (182) (B6)   ;(10110110) (266) (182) (B6)   ;(10110110) (266) (182) (B6)   ;
;1640;(10110111) (267) (183) (B7)    ;(10110111) (267) (183) (B7)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10111000) (270) (184) (B8)   ;(10111001) (271) (185) (B9)   ;(10111001) (271) (185) (B9)   ;(10111001) (271) (185) (B9)   ;
;1648;(10111010) (272) (186) (BA)    ;(10111010) (272) (186) (BA)   ;(10111010) (272) (186) (BA)   ;(10111011) (273) (187) (BB)   ;(10111011) (273) (187) (BB)   ;(10111011) (273) (187) (BB)   ;(10111100) (274) (188) (BC)   ;(10111100) (274) (188) (BC)   ;
;1656;(10111101) (275) (189) (BD)    ;(10111101) (275) (189) (BD)   ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;(10111110) (276) (190) (BE)   ;(10111110) (276) (190) (BE)   ;(10111111) (277) (191) (BF)   ;(10111111) (277) (191) (BF)   ;
;1664;(10111111) (277) (191) (BF)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;
;1672;(11000010) (302) (194) (C2)    ;(11000010) (302) (194) (C2)   ;(11000011) (303) (195) (C3)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000100) (304) (196) (C4)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;
;1680;(11000101) (305) (197) (C5)    ;(11000101) (305) (197) (C5)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000111) (307) (199) (C7)   ;(11000111) (307) (199) (C7)   ;(11000111) (307) (199) (C7)   ;
;1688;(11001000) (310) (200) (C8)    ;(11001000) (310) (200) (C8)   ;(11001000) (310) (200) (C8)   ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001010) (312) (202) (CA)   ;
;1696;(11001010) (312) (202) (CA)    ;(11001011) (313) (203) (CB)   ;(11001011) (313) (203) (CB)   ;(11001011) (313) (203) (CB)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;
;1704;(11001101) (315) (205) (CD)    ;(11001101) (315) (205) (CD)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001110) (316) (206) (CE)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;(11001111) (317) (207) (CF)   ;
;1712;(11001111) (317) (207) (CF)    ;(11010000) (320) (208) (D0)   ;(11010000) (320) (208) (D0)   ;(11010000) (320) (208) (D0)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11010001) (321) (209) (D1)   ;(11010010) (322) (210) (D2)   ;
;1720;(11010010) (322) (210) (D2)    ;(11010010) (322) (210) (D2)   ;(11010010) (322) (210) (D2)   ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010100) (324) (212) (D4)   ;
;1728;(11010100) (324) (212) (D4)    ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;
;1736;(11010111) (327) (215) (D7)    ;(11010111) (327) (215) (D7)   ;(11010111) (327) (215) (D7)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011001) (331) (217) (D9)   ;
;1744;(11011001) (331) (217) (D9)    ;(11011001) (331) (217) (D9)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;
;1752;(11011011) (333) (219) (DB)    ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011101) (335) (221) (DD)   ;(11011101) (335) (221) (DD)   ;
;1760;(11011110) (336) (222) (DE)    ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;(11011111) (337) (223) (DF)   ;(11011111) (337) (223) (DF)   ;(11011111) (337) (223) (DF)   ;
;1768;(11100000) (340) (224) (E0)    ;(11100000) (340) (224) (E0)   ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;
;1776;(11100010) (342) (226) (E2)    ;(11100010) (342) (226) (E2)   ;(11100010) (342) (226) (E2)   ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100011) (343) (227) (E3)   ;(11100100) (344) (228) (E4)   ;
;1784;(11100100) (344) (228) (E4)    ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;
;1792;(11100110) (346) (230) (E6)    ;(11100110) (346) (230) (E6)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;
;1800;(11101000) (350) (232) (E8)    ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;(11101001) (351) (233) (E9)   ;
;1808;(11101010) (352) (234) (EA)    ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;(11101011) (353) (235) (EB)   ;
;1816;(11101011) (353) (235) (EB)    ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101101) (355) (237) (ED)   ;
;1824;(11101101) (355) (237) (ED)    ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101111) (357) (239) (EF)   ;
;1832;(11101111) (357) (239) (EF)    ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;(11101111) (357) (239) (EF)   ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;(11110000) (360) (240) (F0)   ;
;1840;(11110000) (360) (240) (F0)    ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;
;1848;(11110010) (362) (242) (F2)    ;(11110010) (362) (242) (F2)   ;(11110010) (362) (242) (F2)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;
;1856;(11110011) (363) (243) (F3)    ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;
;1864;(11110101) (365) (245) (F5)    ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110101) (365) (245) (F5)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;
;1872;(11110110) (366) (246) (F6)    ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;
;1880;(11110111) (367) (247) (F7)    ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;
;1888;(11111000) (370) (248) (F8)    ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;
;1896;(11111001) (371) (249) (F9)    ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;
;1904;(11111010) (372) (250) (FA)    ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;
;1912;(11111011) (373) (251) (FB)    ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;
;1920;(11111100) (374) (252) (FC)    ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;
;1928;(11111101) (375) (253) (FD)    ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;
;1936;(11111101) (375) (253) (FD)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;
;1944;(11111110) (376) (254) (FE)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;
;1952;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;1960;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;1968;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;1976;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;1984;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;1992;(11111111) (377) (255) (FF)    ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;
;2000;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2008;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2016;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2024;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2032;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2040;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,922 / 47,787 ( 4 % ) ;
; C16 interconnects     ; 8 / 1,804 ( < 1 % )    ;
; C4 interconnects      ; 793 / 31,272 ( 3 % )   ;
; Direct links          ; 557 / 47,787 ( 1 % )   ;
; Global clocks         ; 3 / 20 ( 15 % )        ;
; Local interconnects   ; 789 / 15,408 ( 5 % )   ;
; R24 interconnects     ; 26 / 1,775 ( 1 % )     ;
; R4 interconnects      ; 1,024 / 41,310 ( 2 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.58) ; Number of LABs  (Total = 124) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 9                             ;
; 3                                           ; 6                             ;
; 4                                           ; 3                             ;
; 5                                           ; 3                             ;
; 6                                           ; 3                             ;
; 7                                           ; 3                             ;
; 8                                           ; 1                             ;
; 9                                           ; 2                             ;
; 10                                          ; 0                             ;
; 11                                          ; 2                             ;
; 12                                          ; 1                             ;
; 13                                          ; 2                             ;
; 14                                          ; 3                             ;
; 15                                          ; 5                             ;
; 16                                          ; 70                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.84) ; Number of LABs  (Total = 124) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 56                            ;
; 1 Clock enable                     ; 22                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 7                             ;
; 2 Clock enables                    ; 1                             ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.47) ; Number of LABs  (Total = 124) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 11                            ;
; 2                                            ; 4                             ;
; 3                                            ; 6                             ;
; 4                                            ; 5                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 3                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 2                             ;
; 15                                           ; 25                            ;
; 16                                           ; 6                             ;
; 17                                           ; 3                             ;
; 18                                           ; 1                             ;
; 19                                           ; 2                             ;
; 20                                           ; 4                             ;
; 21                                           ; 4                             ;
; 22                                           ; 2                             ;
; 23                                           ; 4                             ;
; 24                                           ; 2                             ;
; 25                                           ; 0                             ;
; 26                                           ; 3                             ;
; 27                                           ; 3                             ;
; 28                                           ; 3                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 5                             ;
; 32                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.64) ; Number of LABs  (Total = 124) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 18                            ;
; 2                                               ; 8                             ;
; 3                                               ; 7                             ;
; 4                                               ; 4                             ;
; 5                                               ; 8                             ;
; 6                                               ; 9                             ;
; 7                                               ; 4                             ;
; 8                                               ; 6                             ;
; 9                                               ; 6                             ;
; 10                                              ; 10                            ;
; 11                                              ; 9                             ;
; 12                                              ; 4                             ;
; 13                                              ; 0                             ;
; 14                                              ; 1                             ;
; 15                                              ; 9                             ;
; 16                                              ; 13                            ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 2                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.14) ; Number of LABs  (Total = 124) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 9                             ;
; 3                                            ; 4                             ;
; 4                                            ; 9                             ;
; 5                                            ; 3                             ;
; 6                                            ; 4                             ;
; 7                                            ; 5                             ;
; 8                                            ; 4                             ;
; 9                                            ; 7                             ;
; 10                                           ; 2                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 2                             ;
; 14                                           ; 3                             ;
; 15                                           ; 7                             ;
; 16                                           ; 5                             ;
; 17                                           ; 9                             ;
; 18                                           ; 16                            ;
; 19                                           ; 8                             ;
; 20                                           ; 0                             ;
; 21                                           ; 3                             ;
; 22                                           ; 2                             ;
; 23                                           ; 1                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 2                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 3                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
; 33                                           ; 1                             ;
; 34                                           ; 2                             ;
; 35                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 38        ; 0            ; 38        ; 0            ; 0            ; 38        ; 38        ; 0            ; 38        ; 38        ; 0            ; 32           ; 0            ; 0            ; 6            ; 0            ; 32           ; 6            ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 38        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 38           ; 0         ; 38           ; 38           ; 0         ; 0         ; 38           ; 0         ; 0         ; 38           ; 6            ; 38           ; 38           ; 32           ; 38           ; 6            ; 32           ; 38           ; 38           ; 38           ; 6            ; 38           ; 38           ; 38           ; 38           ; 38           ; 0         ; 38           ; 38           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; led[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; beep               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DIG[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SEL[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                            ;
+------------------------------------------------+-----------------------------------------------------+-------------------+
; Source Clock(s)                                ; Destination Clock(s)                                ; Delay Added in ns ;
+------------------------------------------------+-----------------------------------------------------+-------------------+
; clk                                            ; clk                                                 ; 6.0               ;
; decrease_clock:decrease_clock_instance|clk_out ; decrease_clock:decrease_clock_instance|clk_out_high ; 3.0               ;
; clk                                            ; decrease_clock:decrease_clock_instance|clk_out_high ; 1.8               ;
+------------------------------------------------+-----------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                          ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------+
; Source Register                                                                      ; Destination Register                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------+
; decrease_clock:decrease_clock_instance|clk_out                                       ; decrease_clock:decrease_clock_instance|clk_out              ; 3.080             ;
; decrease_clock:decrease_clock_instance|clk_out_high                                  ; decrease_clock:decrease_clock_instance|clk_out_high         ; 2.959             ;
; decrease_clock:decrease_clock_instance|clk_count_high[30]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[29]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[28]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[27]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[26]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[25]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[24]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[23]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[22]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[21]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[20]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[19]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[18]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[17]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[16]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[15]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[14]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[13]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[12]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[11]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[10]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[9]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[8]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[7]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[6]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[5]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[4]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[3]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[2]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[1]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[0]                             ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count_high[31]                            ; decrease_clock:decrease_clock_instance|clk_out_high         ; 1.000             ;
; decrease_clock:decrease_clock_instance|clk_count[9]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[7]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[8]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[1]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[2]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[10]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[11]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[12]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[30]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[29]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[28]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[27]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[26]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[25]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[24]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[23]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[22]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[21]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[20]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[19]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[18]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[17]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[16]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[15]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[14]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[31]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[4]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[3]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[5]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[0]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[13]                                 ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; decrease_clock:decrease_clock_instance|clk_count[6]                                  ; decrease_clock:decrease_clock_instance|clk_out              ; 0.743             ;
; digitron_module:digitron_module_instance|count_ms10[9]                               ; digitron_module:digitron_module_instance|count_ms10_old[9]  ; 0.446             ;
; digitron_module:digitron_module_instance|count_ms10[13]                              ; digitron_module:digitron_module_instance|count_ms10_old[13] ; 0.446             ;
; digitron_module:digitron_module_instance|count_ms10[15]                              ; digitron_module:digitron_module_instance|count_ms10_old[15] ; 0.446             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[7] ; dac_control:comb_4|dac_value[7]                             ; 0.291             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[6] ; dac_control:comb_4|dac_value[6]                             ; 0.278             ;
; digitron_module:digitron_module_instance|count_ms10[8]                               ; digitron_module:digitron_module_instance|count_ms10_old[8]  ; 0.244             ;
; digitron_module:digitron_module_instance|count_ms10[10]                              ; digitron_module:digitron_module_instance|count_ms10_old[10] ; 0.244             ;
; digitron_module:digitron_module_instance|count_ms10[12]                              ; digitron_module:digitron_module_instance|count_ms10_old[12] ; 0.244             ;
; digitron_module:digitron_module_instance|count_ms10[14]                              ; digitron_module:digitron_module_instance|count_ms10_old[14] ; 0.244             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[2] ; dac_control:comb_4|dac_value[2]                             ; 0.231             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[5] ; dac_control:comb_4|dac_value[5]                             ; 0.226             ;
; digitron_module:digitron_module_instance|count_ms10[4]                               ; digitron_module:digitron_module_instance|count_ms10_old[4]  ; 0.222             ;
; digitron_module:digitron_module_instance|count_ms10[7]                               ; digitron_module:digitron_module_instance|count_ms10_old[7]  ; 0.222             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[0] ; dac_control:comb_4|dac_value[0]                             ; 0.221             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[1] ; dac_control:comb_4|dac_value[1]                             ; 0.196             ;
; key_module:key_module_instance|KEY_STATE[4]                                          ; dac_control:comb_4|show_flag                                ; 0.195             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[4] ; dac_control:comb_4|dac_value[4]                             ; 0.188             ;
; sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|q_a[3] ; dac_control:comb_4|dac_value[3]                             ; 0.151             ;
; digitron_module:digitron_module_instance|count_ms10[6]                               ; digitron_module:digitron_module_instance|count_ms10_old[6]  ; 0.022             ;
; digitron_module:digitron_module_instance|count_ms10[1]                               ; digitron_module:digitron_module_instance|count_ms10_old[1]  ; 0.022             ;
; key_module:key_module_instance|KEY_STATE[2]                                          ; dac_control:comb_4|key_used[2]                              ; 0.022             ;
; digitron_module:digitron_module_instance|count_ms10[11]                              ; digitron_module:digitron_module_instance|count_ms10_old[11] ; 0.020             ;
+--------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------+
Note: This table only shows the top 88 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE15F17C8 for design "signal_generation"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example.
    Info (119043): Atom "sin:sin_module|altsyncram:altsyncram_component|altsyncram_b922:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'signal_generation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN R9 (CLK13, DIFFCLK_7p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node decrease_clock:decrease_clock_instance|clk_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node decrease_clock:decrease_clock_instance|clk_out~2
Info (176353): Automatically promoted node decrease_clock:decrease_clock_instance|clk_out_high 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node decrease_clock:decrease_clock_instance|clk_out_high~0
        Info (176357): Destination node DAC[0]~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X10_Y0 to location X20_Y9
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/altera/14.1/project2/output_files/signal_generation.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1009 megabytes
    Info: Processing ended: Mon Apr 16 22:18:25 2018
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:17


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/14.1/project2/output_files/signal_generation.fit.smsg.


