# vsim -f hds_args.tmp -no_autoacc -foreign "hdsInit /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 17:11:12 on May 08,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
# 
# stdin: <EOF>
add wave -position end  sim:/riscvio_tb/clk
add wave -position end  sim:/riscvio_tb/res_n
add wave -position end  sim:/riscvio_tb/U_1/register_file_i/registers
add wave -position end  sim:/riscvio_tb/U_1/if_reg_i/if_instr
add wave -position end  sim:/riscvio_tb/U_1/pc_reg_i/pc_current_pc
add wave -position end  sim:/riscvio_tb/U_1/dc_reg_i/ctrl_ex
add wave -position end  sim:/riscvio_tb/U_1/dc_reg_i/reg_rd_ex
add wave -position end  sim:/riscvio_tb/U_1/dc_reg_i/reg_rs1_ex
add wave -position end  sim:/riscvio_tb/U_1/dc_reg_i/reg_rs2_ex
add wave -position end  sim:/riscvio_tb/U_1/alu_i/alu_out
add wave -position end  sim:/riscvio_tb/U_1/alu_i/a
add wave -position end  sim:/riscvio_tb/U_1/alu_i/b
add wave -position end  sim:/riscvio_tb/U_1/alu_i/flags
add wave -position 9  sim:/riscvio_tb/U_1/alu_i/mode
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-7) Failed to open VHDL file "riscViOTest.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i/bram/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "riscViOTest.mif" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/instruction_memory_i/bram/altsyncram_component/MEMORY File: /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd
# 0
# Fatal error in Process MEMORY at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd line 40292
# 
# HDL call sequence:
# Stopped at /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 40292 Subprogram read_my_memory
# called from  /ext/eda/quartus/21_1_1/quartus/eda/sim_lib/altera_mf.vhd 41911 Process MEMORY
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/questasim/work/wave.do
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 8 (7 downto 0). Right is 9 (9 downto 1).
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/instruction_memory_i/line__19 File: /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd
# Fatal error in Architecture mixed at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd line 19
# 
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/instruction_memory_mixed.vhd 19 Architecture mixed
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 31 (30 downto 0). Right is 20 (31 downto 12).
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/decoder_i/extract File: /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/decoder_behav.vhd
# Fatal error in Process extract at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/decoder_behav.vhd line 30
# 
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/decoder_behav.vhd 30 Process extract
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
add wave -position 5  sim:/riscvio_tb/U_1/decoder_i/ctr_sig
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
add wave -position 5  sim:/riscvio_tb/U_1/decoder_i/instruction
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
add wave -position 35  sim:/riscvio_tb/U_1/reg_rd_wb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Fatal: (vsim-3471) Slice range (1025 downto 0) does not belong to the prefix index range (31 downto 0).
#    Time: 490 ns  Iteration: 3  Process: /riscvio_tb/U_1/alu_i/line__17 File: /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/alu_behav.vhd
# 0
# Fatal error in Process line__17 at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/alu_behav.vhd line 39
# 
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/alu_behav.vhd 39 Process line__17
# 
run
# 0
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/alu_behav.vhd 39 Process line__17
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/alu_behav.vhd 39 Process line__17
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
add wave -position end  sim:/riscvio_tb/U_1/reg_rd_dc_u
add wave -position 26  sim:/riscvio_tb/U_1/reg_rd_ex
add wave -position 27  sim:/riscvio_tb/U_1/reg_rd_me
add wave -position 28  sim:/riscvio_tb/U_1/reg_rd_at
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
add wave -position end  sim:/riscvio_tb/U_1/decoder_i/rd_ix
run
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
add wave -position end  sim:/riscvio_tb/U_1/decoder_i/rs1_ix
add wave -position end  sim:/riscvio_tb/U_1/decoder_i/rs2_ix
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs1_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rs2_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /riscvio_tb/U_1/decoder_i/rd_ix has no driver.
# This port will contribute value (5'h00) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_index.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
add wave -position 36  sim:/riscvio_tb/U_1/instruction_memory_i/bram_addr
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
run
# 0
# 
add wave -position 38  sim:/riscvio_tb/U_1/current_pc_d
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -6 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -6 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Error: (vsim-86) Argument value -1 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -6 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Error: (vsim-86) Argument value -2 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 11 (10 downto 0). Right is 10 (30 downto 21).
#    Time: 0 ns  Iteration: 0  Process: /riscvio_tb/U_1/decoder_i/line__39 File: /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/isa_pkg_body.vhd
# Fatal error in Subprogram extractJalImm at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/isa_pkg_body.vhd line 125
# 
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/isa_pkg_body.vhd 125 Subprogram extractJalImm
# called from  /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/decoder_behav.vhd 39 Architecture behav
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/isa_pkg_body.vhd 125 Subprogram extractJalImm
# called from  /u/home/stud/rbnlux/Documents/FP/riscViO/riscvio_lib/hdl/decoder_behav.vhd 39 Architecture behav
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
add wave -position 48  sim:/riscvio_tb/U_1/sbta_valid
add wave -position 49  sim:/riscvio_tb/U_1/static_branch_pc
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.riscvio_tb(struct)#1
# Loading work.clk_res_gen_var(behav)#1
# Loading work.isa(body)
# Loading ieee.numeric_std(body)
# Loading work.riscvio(struct)#1
# Loading work.alu(behav)#1
# Loading work.at_reg(behav)#1
# Loading work.dc_reg(behav)#1
# Loading work.decoder(behav)#1
# Loading work.ex_reg(behav)#1
# Loading work.if_reg(behav)#1
# Loading work.imm_mux(behav)#1
# Loading work.instruction_memory(mixed)#1
# Loading altera_mf.altera_mf_components
# Loading work.fpga_compatible_block_ram(cyclonevbehav)#1
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.me_reg(behav)#1
# Loading work.next_pc_mux(behav)#1
# Loading work.pc_incrementer(behav)#1
# Loading work.pc_reg(behav)#1
# Loading work.register_file(behav)#1
# Loading /ext/eda/hds/2022_3/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.reg_index, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.reg_index.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.pi(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.pi(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/decoder_i/imm_as_reg.mem.delta(31 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/imm_as_reg.mem.delta(31 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rd.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rd_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs1.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs1_dc_u.reg_alias.
# ** Warning: (vsim-8684) No drivers exist on out port /riscvio_tb/U_1/register_file_i/reg_rs2.reg_alias, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /riscvio_tb/U_1/reg_rs2.reg_alias.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/instruction_memory_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/decoder_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /riscvio_tb/U_1/alu_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 0 ns  Iteration: 2  Instance: /riscvio_tb/U_1/pc_increment_i
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -4 is not in bounds of subtype NATURAL.
#    Time: 50 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# ** Error: (vsim-86) Argument value -850268 is not in bounds of subtype NATURAL.
#    Time: 430 ns  Iteration: 2  Instance: /riscvio_tb/U_1/decoder_i
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
