picture_512x512_r.v,verilog,xil_defaultlib,../../../../project_picture_512x512_rgb2gray.srcs/sources_1/ip/picture_512x512_r/sim/picture_512x512_r.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
