INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:01:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 buffer13/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.201ns (30.450%)  route 2.743ns (69.550%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1800, unset)         0.508     0.508    buffer13/fifo/clk
    SLICE_X40Y88         FDRE                                         r  buffer13/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer13/fifo/Empty_reg/Q
                         net (fo=19, routed)          0.443     1.205    buffer13/fifo/Empty_reg_0
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.043     1.248 r  buffer13/fifo/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.248    cmpi0/S[1]
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.494 f  cmpi0/result0_carry/CO[3]
                         net (fo=22, routed)          0.482     1.976    buffer22/fifo/CO[0]
    SLICE_X39Y89         LUT6 (Prop_lut6_I1_O)        0.043     2.019 f  buffer22/fifo/dataReg[0]_i_2__2/O
                         net (fo=3, routed)           0.172     2.191    control_merge1/tehb/control/dataReg_reg[0]
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.043     2.234 r  control_merge1/tehb/control/a_loadEn_INST_0_i_4/O
                         net (fo=30, routed)          0.259     2.493    control_merge1/fork_valid/generateBlocks[1].regblock/q2_reg[1]_3
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.043     2.536 f  control_merge1/fork_valid/generateBlocks[1].regblock/TEMP_9_double_out_01_carry_i_9__0/O
                         net (fo=24, routed)          0.374     2.910    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry_0
    SLICE_X32Y91         LUT6 (Prop_lut6_I0_O)        0.043     2.953 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_i_4__0/O
                         net (fo=2, routed)           0.336     3.289    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_i_4__0_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     3.551 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.551    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     3.655 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1/O[0]
                         net (fo=2, routed)           0.244     3.899    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1_n_7
    SLICE_X33Y92         LUT5 (Prop_lut5_I3_O)        0.120     4.019 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_2_q[4]_i_1/O
                         net (fo=5, routed)           0.433     4.452    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_2
    SLICE_X40Y93         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1800, unset)         0.483     4.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X40Y93         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X40Y93         FDRE (Setup_fdre_C_CE)      -0.169     4.478    lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.026    




