
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  08008024  08008024  00009024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800889c  0800889c  0000a088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800889c  0800889c  0000989c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088a4  080088a4  0000a088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088a4  080088a4  000098a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088a8  080088a8  000098a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  080088ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b4  20000088  08008934  0000a088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000093c  08008934  0000a93c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001130b  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003458  00000000  00000000  0001b3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  0001e820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a10  00000000  00000000  0001f5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000286f1  00000000  00000000  0001ffd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001137e  00000000  00000000  000486c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb667  00000000  00000000  00059a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001450a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d5c  00000000  00000000  001450ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00148e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800800c 	.word	0x0800800c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	0800800c 	.word	0x0800800c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000278:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800027c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000280:	f003 0301 	and.w	r3, r3, #1
 8000284:	2b00      	cmp	r3, #0
 8000286:	d013      	beq.n	80002b0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000288:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800028c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000290:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000294:	2b00      	cmp	r3, #0
 8000296:	d00b      	beq.n	80002b0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000298:	e000      	b.n	800029c <ITM_SendChar+0x2c>
    {
      __NOP();
 800029a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800029c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d0f9      	beq.n	800029a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80002a6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002aa:	687a      	ldr	r2, [r7, #4]
 80002ac:	b2d2      	uxtb	r2, r2
 80002ae:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80002b0:	687b      	ldr	r3, [r7, #4]
}
 80002b2:	4618      	mov	r0, r3
 80002b4:	370c      	adds	r7, #12
 80002b6:	46bd      	mov	sp, r7
 80002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002bc:	4770      	bx	lr
	...

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b590      	push	{r4, r7, lr}
 80002c2:	b085      	sub	sp, #20
 80002c4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fa9d 	bl	8000804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 f8ab 	bl	8000424 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f000 f90b 	bl	80004e8 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 80002d2:	f006 fba3 	bl	8006a1c <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 80002d6:	4846      	ldr	r0, [pc, #280]	@ (80003f0 <main+0x130>)
 80002d8:	f007 f8e4 	bl	80074a4 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USB Host background processing */
    MX_USB_HOST_Process();
 80002dc:	f006 fbf4 	bl	8006ac8 <MX_USB_HOST_Process>

    /* Log application state changes */
    if (Appli_state != prevState)
 80002e0:	4b44      	ldr	r3, [pc, #272]	@ (80003f4 <main+0x134>)
 80002e2:	781a      	ldrb	r2, [r3, #0]
 80002e4:	4b44      	ldr	r3, [pc, #272]	@ (80003f8 <main+0x138>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d021      	beq.n	8000330 <main+0x70>
    {
      switch (Appli_state)
 80002ec:	4b41      	ldr	r3, [pc, #260]	@ (80003f4 <main+0x134>)
 80002ee:	781b      	ldrb	r3, [r3, #0]
 80002f0:	2b03      	cmp	r3, #3
 80002f2:	d00e      	beq.n	8000312 <main+0x52>
 80002f4:	2b03      	cmp	r3, #3
 80002f6:	dc10      	bgt.n	800031a <main+0x5a>
 80002f8:	2b01      	cmp	r3, #1
 80002fa:	d002      	beq.n	8000302 <main+0x42>
 80002fc:	2b02      	cmp	r3, #2
 80002fe:	d004      	beq.n	800030a <main+0x4a>
 8000300:	e00b      	b.n	800031a <main+0x5a>
      {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 8000302:	483e      	ldr	r0, [pc, #248]	@ (80003fc <main+0x13c>)
 8000304:	f007 f8ce 	bl	80074a4 <puts>
          break;
 8000308:	e00e      	b.n	8000328 <main+0x68>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 800030a:	483d      	ldr	r0, [pc, #244]	@ (8000400 <main+0x140>)
 800030c:	f007 f8ca 	bl	80074a4 <puts>
          break;
 8000310:	e00a      	b.n	8000328 <main+0x68>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 8000312:	483c      	ldr	r0, [pc, #240]	@ (8000404 <main+0x144>)
 8000314:	f007 f8c6 	bl	80074a4 <puts>
          break;
 8000318:	e006      	b.n	8000328 <main+0x68>
        default:
          printf("State: %d\r\n", Appli_state);
 800031a:	4b36      	ldr	r3, [pc, #216]	@ (80003f4 <main+0x134>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	4619      	mov	r1, r3
 8000320:	4839      	ldr	r0, [pc, #228]	@ (8000408 <main+0x148>)
 8000322:	f007 f857 	bl	80073d4 <iprintf>
          break;
 8000326:	bf00      	nop
      }
      prevState = Appli_state;
 8000328:	4b32      	ldr	r3, [pc, #200]	@ (80003f4 <main+0x134>)
 800032a:	781a      	ldrb	r2, [r3, #0]
 800032c:	4b32      	ldr	r3, [pc, #200]	@ (80003f8 <main+0x138>)
 800032e:	701a      	strb	r2, [r3, #0]
    }

    /* When device is started or ready -> read MIDI events */
    if (Appli_state == APPLICATION_START || Appli_state == APPLICATION_READY)
 8000330:	4b30      	ldr	r3, [pc, #192]	@ (80003f4 <main+0x134>)
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	2b01      	cmp	r3, #1
 8000336:	d003      	beq.n	8000340 <main+0x80>
 8000338:	4b2e      	ldr	r3, [pc, #184]	@ (80003f4 <main+0x134>)
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	2b02      	cmp	r3, #2
 800033e:	d1cd      	bne.n	80002dc <main+0x1c>
    {
        uint8_t midi_event[4];

        if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 8000340:	463b      	mov	r3, r7
 8000342:	4619      	mov	r1, r3
 8000344:	4831      	ldr	r0, [pc, #196]	@ (800040c <main+0x14c>)
 8000346:	f004 febe 	bl	80050c6 <USBH_MIDI_GetEvent>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	d13f      	bne.n	80003d0 <main+0x110>
        {
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 8000350:	783b      	ldrb	r3, [r7, #0]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 8000352:	4619      	mov	r1, r3
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 8000354:	787b      	ldrb	r3, [r7, #1]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 8000356:	4618      	mov	r0, r3
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 8000358:	78bb      	ldrb	r3, [r7, #2]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 800035a:	461c      	mov	r4, r3
                 midi_event[0], midi_event[1], midi_event[2], midi_event[3],
 800035c:	78fb      	ldrb	r3, [r7, #3]
          printf("MIDI event: %02X %02X %02X %02X (Appli_state=%d)\r\n",
 800035e:	461a      	mov	r2, r3
 8000360:	4b24      	ldr	r3, [pc, #144]	@ (80003f4 <main+0x134>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	9301      	str	r3, [sp, #4]
 8000366:	9200      	str	r2, [sp, #0]
 8000368:	4623      	mov	r3, r4
 800036a:	4602      	mov	r2, r0
 800036c:	4828      	ldr	r0, [pc, #160]	@ (8000410 <main+0x150>)
 800036e:	f007 f831 	bl	80073d4 <iprintf>
                 Appli_state);

          uint8_t status  = midi_event[1] & 0xF0;
 8000372:	787b      	ldrb	r3, [r7, #1]
 8000374:	f023 030f 	bic.w	r3, r3, #15
 8000378:	71fb      	strb	r3, [r7, #7]
          uint8_t channel = midi_event[1] & 0x0F;
 800037a:	787b      	ldrb	r3, [r7, #1]
 800037c:	f003 030f 	and.w	r3, r3, #15
 8000380:	71bb      	strb	r3, [r7, #6]
          uint8_t note    = midi_event[2];
 8000382:	78bb      	ldrb	r3, [r7, #2]
 8000384:	717b      	strb	r3, [r7, #5]
          uint8_t vel     = midi_event[3];
 8000386:	78fb      	ldrb	r3, [r7, #3]
 8000388:	713b      	strb	r3, [r7, #4]

          if (status == 0x90 && vel != 0)
 800038a:	79fb      	ldrb	r3, [r7, #7]
 800038c:	2b90      	cmp	r3, #144	@ 0x90
 800038e:	d109      	bne.n	80003a4 <main+0xe4>
 8000390:	793b      	ldrb	r3, [r7, #4]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d006      	beq.n	80003a4 <main+0xe4>
          {
            printf("NOTE ON  - ch:%u note:%u vel:%u\r\n",
 8000396:	79b9      	ldrb	r1, [r7, #6]
 8000398:	797a      	ldrb	r2, [r7, #5]
 800039a:	793b      	ldrb	r3, [r7, #4]
 800039c:	481d      	ldr	r0, [pc, #116]	@ (8000414 <main+0x154>)
 800039e:	f007 f819 	bl	80073d4 <iprintf>
 80003a2:	e024      	b.n	80003ee <main+0x12e>
                   (unsigned)channel, (unsigned)note, (unsigned)vel);
          }
          else if (status == 0x80 || (status == 0x90 && vel == 0))
 80003a4:	79fb      	ldrb	r3, [r7, #7]
 80003a6:	2b80      	cmp	r3, #128	@ 0x80
 80003a8:	d005      	beq.n	80003b6 <main+0xf6>
 80003aa:	79fb      	ldrb	r3, [r7, #7]
 80003ac:	2b90      	cmp	r3, #144	@ 0x90
 80003ae:	d109      	bne.n	80003c4 <main+0x104>
 80003b0:	793b      	ldrb	r3, [r7, #4]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d106      	bne.n	80003c4 <main+0x104>
          {
            printf("NOTE OFF - ch:%u note:%u vel:%u\r\n",
 80003b6:	79b9      	ldrb	r1, [r7, #6]
 80003b8:	797a      	ldrb	r2, [r7, #5]
 80003ba:	793b      	ldrb	r3, [r7, #4]
 80003bc:	4816      	ldr	r0, [pc, #88]	@ (8000418 <main+0x158>)
 80003be:	f007 f809 	bl	80073d4 <iprintf>
 80003c2:	e014      	b.n	80003ee <main+0x12e>
                   (unsigned)channel, (unsigned)note, (unsigned)vel);
          }
          else
          {
            printf("Other MIDI status: 0x%02X\r\n", status);
 80003c4:	79fb      	ldrb	r3, [r7, #7]
 80003c6:	4619      	mov	r1, r3
 80003c8:	4814      	ldr	r0, [pc, #80]	@ (800041c <main+0x15c>)
 80003ca:	f007 f803 	bl	80073d4 <iprintf>
 80003ce:	e785      	b.n	80002dc <main+0x1c>
          }
        }
        else
        {
          if (HAL_GetTick() - lastEmptyPrintTick >= 1000)
 80003d0:	f000 fa88 	bl	80008e4 <HAL_GetTick>
 80003d4:	4602      	mov	r2, r0
 80003d6:	4b12      	ldr	r3, [pc, #72]	@ (8000420 <main+0x160>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	1ad3      	subs	r3, r2, r3
 80003dc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80003e0:	f4ff af7c 	bcc.w	80002dc <main+0x1c>
          {
            //printf("No MIDI events (FIFO empty), Appli_state=%d\r\n", Appli_state);
            lastEmptyPrintTick = HAL_GetTick();
 80003e4:	f000 fa7e 	bl	80008e4 <HAL_GetTick>
 80003e8:	4603      	mov	r3, r0
 80003ea:	4a0d      	ldr	r2, [pc, #52]	@ (8000420 <main+0x160>)
 80003ec:	6013      	str	r3, [r2, #0]
    MX_USB_HOST_Process();
 80003ee:	e775      	b.n	80002dc <main+0x1c>
 80003f0:	08008024 	.word	0x08008024
 80003f4:	2000048c 	.word	0x2000048c
 80003f8:	200000a4 	.word	0x200000a4
 80003fc:	08008064 	.word	0x08008064
 8000400:	08008094 	.word	0x08008094
 8000404:	080080c4 	.word	0x080080c4
 8000408:	080080fc 	.word	0x080080fc
 800040c:	200000b4 	.word	0x200000b4
 8000410:	08008108 	.word	0x08008108
 8000414:	0800813c 	.word	0x0800813c
 8000418:	08008160 	.word	0x08008160
 800041c:	08008184 	.word	0x08008184
 8000420:	200000a8 	.word	0x200000a8

08000424 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b096      	sub	sp, #88	@ 0x58
 8000428:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800042a:	f107 0314 	add.w	r3, r7, #20
 800042e:	2244      	movs	r2, #68	@ 0x44
 8000430:	2100      	movs	r1, #0
 8000432:	4618      	mov	r0, r3
 8000434:	f007 f916 	bl	8007664 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000438:	463b      	mov	r3, r7
 800043a:	2200      	movs	r2, #0
 800043c:	601a      	str	r2, [r3, #0]
 800043e:	605a      	str	r2, [r3, #4]
 8000440:	609a      	str	r2, [r3, #8]
 8000442:	60da      	str	r2, [r3, #12]
 8000444:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000446:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800044a:	f002 f985 	bl	8002758 <HAL_PWREx_ControlVoltageScaling>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000454:	f000 f891 	bl	800057a <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000458:	f002 f960 	bl	800271c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800045c:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <SystemClock_Config+0xc0>)
 800045e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000462:	4a20      	ldr	r2, [pc, #128]	@ (80004e4 <SystemClock_Config+0xc0>)
 8000464:	f023 0318 	bic.w	r3, r3, #24
 8000468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800046c:	2314      	movs	r3, #20
 800046e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000470:	2301      	movs	r3, #1
 8000472:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000474:	2301      	movs	r3, #1
 8000476:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000478:	2300      	movs	r3, #0
 800047a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800047c:	2360      	movs	r3, #96	@ 0x60
 800047e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000480:	2302      	movs	r3, #2
 8000482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000484:	2301      	movs	r3, #1
 8000486:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000488:	2301      	movs	r3, #1
 800048a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800048c:	2310      	movs	r3, #16
 800048e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000490:	2307      	movs	r3, #7
 8000492:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000494:	2302      	movs	r3, #2
 8000496:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000498:	2302      	movs	r3, #2
 800049a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800049c:	f107 0314 	add.w	r3, r7, #20
 80004a0:	4618      	mov	r0, r3
 80004a2:	f002 f9bf 	bl	8002824 <HAL_RCC_OscConfig>
 80004a6:	4603      	mov	r3, r0
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d001      	beq.n	80004b0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80004ac:	f000 f865 	bl	800057a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004b0:	230f      	movs	r3, #15
 80004b2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004b4:	2303      	movs	r3, #3
 80004b6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004b8:	2300      	movs	r3, #0
 80004ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004bc:	2300      	movs	r3, #0
 80004be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004c0:	2300      	movs	r3, #0
 80004c2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004c4:	463b      	mov	r3, r7
 80004c6:	2101      	movs	r1, #1
 80004c8:	4618      	mov	r0, r3
 80004ca:	f002 fd87 	bl	8002fdc <HAL_RCC_ClockConfig>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80004d4:	f000 f851 	bl	800057a <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80004d8:	f003 fa56 	bl	8003988 <HAL_RCCEx_EnableMSIPLLMode>
}
 80004dc:	bf00      	nop
 80004de:	3758      	adds	r7, #88	@ 0x58
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	40021000 	.word	0x40021000

080004e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	b085      	sub	sp, #20
 80004ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ee:	4b1b      	ldr	r3, [pc, #108]	@ (800055c <MX_GPIO_Init+0x74>)
 80004f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f2:	4a1a      	ldr	r2, [pc, #104]	@ (800055c <MX_GPIO_Init+0x74>)
 80004f4:	f043 0304 	orr.w	r3, r3, #4
 80004f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004fa:	4b18      	ldr	r3, [pc, #96]	@ (800055c <MX_GPIO_Init+0x74>)
 80004fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fe:	f003 0304 	and.w	r3, r3, #4
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000506:	4b15      	ldr	r3, [pc, #84]	@ (800055c <MX_GPIO_Init+0x74>)
 8000508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800050a:	4a14      	ldr	r2, [pc, #80]	@ (800055c <MX_GPIO_Init+0x74>)
 800050c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000512:	4b12      	ldr	r3, [pc, #72]	@ (800055c <MX_GPIO_Init+0x74>)
 8000514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800051a:	60bb      	str	r3, [r7, #8]
 800051c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051e:	4b0f      	ldr	r3, [pc, #60]	@ (800055c <MX_GPIO_Init+0x74>)
 8000520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000522:	4a0e      	ldr	r2, [pc, #56]	@ (800055c <MX_GPIO_Init+0x74>)
 8000524:	f043 0301 	orr.w	r3, r3, #1
 8000528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800052a:	4b0c      	ldr	r3, [pc, #48]	@ (800055c <MX_GPIO_Init+0x74>)
 800052c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800052e:	f003 0301 	and.w	r3, r3, #1
 8000532:	607b      	str	r3, [r7, #4]
 8000534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000536:	4b09      	ldr	r3, [pc, #36]	@ (800055c <MX_GPIO_Init+0x74>)
 8000538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800053a:	4a08      	ldr	r2, [pc, #32]	@ (800055c <MX_GPIO_Init+0x74>)
 800053c:	f043 0302 	orr.w	r3, r3, #2
 8000540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000542:	4b06      	ldr	r3, [pc, #24]	@ (800055c <MX_GPIO_Init+0x74>)
 8000544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000546:	f003 0302 	and.w	r3, r3, #2
 800054a:	603b      	str	r3, [r7, #0]
 800054c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800054e:	bf00      	nop
 8000550:	3714      	adds	r7, #20
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	40021000 	.word	0x40021000

08000560 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	4618      	mov	r0, r3
 800056c:	f7ff fe80 	bl	8000270 <ITM_SendChar>
 8000570:	4603      	mov	r3, r0
}
 8000572:	4618      	mov	r0, r3
 8000574:	3708      	adds	r7, #8
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}

0800057a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800057a:	b480      	push	{r7}
 800057c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800057e:	b672      	cpsid	i
}
 8000580:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000582:	bf00      	nop
 8000584:	e7fd      	b.n	8000582 <Error_Handler+0x8>
	...

08000588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000588:	b480      	push	{r7}
 800058a:	b083      	sub	sp, #12
 800058c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800058e:	4b0f      	ldr	r3, [pc, #60]	@ (80005cc <HAL_MspInit+0x44>)
 8000590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000592:	4a0e      	ldr	r2, [pc, #56]	@ (80005cc <HAL_MspInit+0x44>)
 8000594:	f043 0301 	orr.w	r3, r3, #1
 8000598:	6613      	str	r3, [r2, #96]	@ 0x60
 800059a:	4b0c      	ldr	r3, [pc, #48]	@ (80005cc <HAL_MspInit+0x44>)
 800059c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800059e:	f003 0301 	and.w	r3, r3, #1
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a6:	4b09      	ldr	r3, [pc, #36]	@ (80005cc <HAL_MspInit+0x44>)
 80005a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005aa:	4a08      	ldr	r2, [pc, #32]	@ (80005cc <HAL_MspInit+0x44>)
 80005ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80005b2:	4b06      	ldr	r3, [pc, #24]	@ (80005cc <HAL_MspInit+0x44>)
 80005b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005ba:	603b      	str	r3, [r7, #0]
 80005bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	40021000 	.word	0x40021000

080005d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005d4:	bf00      	nop
 80005d6:	e7fd      	b.n	80005d4 <NMI_Handler+0x4>

080005d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005d8:	b480      	push	{r7}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005dc:	bf00      	nop
 80005de:	e7fd      	b.n	80005dc <HardFault_Handler+0x4>

080005e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005e4:	bf00      	nop
 80005e6:	e7fd      	b.n	80005e4 <MemManage_Handler+0x4>

080005e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ec:	bf00      	nop
 80005ee:	e7fd      	b.n	80005ec <BusFault_Handler+0x4>

080005f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <UsageFault_Handler+0x4>

080005f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005fc:	bf00      	nop
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr

08000606 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000606:	b480      	push	{r7}
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800060a:	bf00      	nop
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr

08000622 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000622:	b580      	push	{r7, lr}
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000626:	f000 f949 	bl	80008bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000634:	4802      	ldr	r0, [pc, #8]	@ (8000640 <OTG_FS_IRQHandler+0x10>)
 8000636:	f000 feb1 	bl	800139c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800063a:	bf00      	nop
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000490 	.word	0x20000490

08000644 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b086      	sub	sp, #24
 8000648:	af00      	add	r7, sp, #0
 800064a:	60f8      	str	r0, [r7, #12]
 800064c:	60b9      	str	r1, [r7, #8]
 800064e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]
 8000654:	e00a      	b.n	800066c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000656:	f3af 8000 	nop.w
 800065a:	4601      	mov	r1, r0
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	60ba      	str	r2, [r7, #8]
 8000662:	b2ca      	uxtb	r2, r1
 8000664:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	3301      	adds	r3, #1
 800066a:	617b      	str	r3, [r7, #20]
 800066c:	697a      	ldr	r2, [r7, #20]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	429a      	cmp	r2, r3
 8000672:	dbf0      	blt.n	8000656 <_read+0x12>
  }

  return len;
 8000674:	687b      	ldr	r3, [r7, #4]
}
 8000676:	4618      	mov	r0, r3
 8000678:	3718      	adds	r7, #24
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}

0800067e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	b086      	sub	sp, #24
 8000682:	af00      	add	r7, sp, #0
 8000684:	60f8      	str	r0, [r7, #12]
 8000686:	60b9      	str	r1, [r7, #8]
 8000688:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800068a:	2300      	movs	r3, #0
 800068c:	617b      	str	r3, [r7, #20]
 800068e:	e009      	b.n	80006a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	1c5a      	adds	r2, r3, #1
 8000694:	60ba      	str	r2, [r7, #8]
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	4618      	mov	r0, r3
 800069a:	f7ff ff61 	bl	8000560 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	3301      	adds	r3, #1
 80006a2:	617b      	str	r3, [r7, #20]
 80006a4:	697a      	ldr	r2, [r7, #20]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	429a      	cmp	r2, r3
 80006aa:	dbf1      	blt.n	8000690 <_write+0x12>
  }
  return len;
 80006ac:	687b      	ldr	r3, [r7, #4]
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3718      	adds	r7, #24
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <_close>:

int _close(int file)
{
 80006b6:	b480      	push	{r7}
 80006b8:	b083      	sub	sp, #12
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr

080006ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006ce:	b480      	push	{r7}
 80006d0:	b083      	sub	sp, #12
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006de:	605a      	str	r2, [r3, #4]
  return 0;
 80006e0:	2300      	movs	r3, #0
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	370c      	adds	r7, #12
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr

080006ee <_isatty>:

int _isatty(int file)
{
 80006ee:	b480      	push	{r7}
 80006f0:	b083      	sub	sp, #12
 80006f2:	af00      	add	r7, sp, #0
 80006f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80006f6:	2301      	movs	r3, #1
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000710:	2300      	movs	r3, #0
}
 8000712:	4618      	mov	r0, r3
 8000714:	3714      	adds	r7, #20
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
	...

08000720 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b086      	sub	sp, #24
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000728:	4a14      	ldr	r2, [pc, #80]	@ (800077c <_sbrk+0x5c>)
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <_sbrk+0x60>)
 800072c:	1ad3      	subs	r3, r2, r3
 800072e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000734:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <_sbrk+0x64>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d102      	bne.n	8000742 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800073c:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <_sbrk+0x64>)
 800073e:	4a12      	ldr	r2, [pc, #72]	@ (8000788 <_sbrk+0x68>)
 8000740:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000742:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <_sbrk+0x64>)
 8000744:	681a      	ldr	r2, [r3, #0]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	4413      	add	r3, r2
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	429a      	cmp	r2, r3
 800074e:	d207      	bcs.n	8000760 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000750:	f006 ffe6 	bl	8007720 <__errno>
 8000754:	4603      	mov	r3, r0
 8000756:	220c      	movs	r2, #12
 8000758:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800075a:	f04f 33ff 	mov.w	r3, #4294967295
 800075e:	e009      	b.n	8000774 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000760:	4b08      	ldr	r3, [pc, #32]	@ (8000784 <_sbrk+0x64>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000766:	4b07      	ldr	r3, [pc, #28]	@ (8000784 <_sbrk+0x64>)
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4413      	add	r3, r2
 800076e:	4a05      	ldr	r2, [pc, #20]	@ (8000784 <_sbrk+0x64>)
 8000770:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000772:	68fb      	ldr	r3, [r7, #12]
}
 8000774:	4618      	mov	r0, r3
 8000776:	3718      	adds	r7, #24
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20018000 	.word	0x20018000
 8000780:	00000400 	.word	0x00000400
 8000784:	200000ac 	.word	0x200000ac
 8000788:	20000940 	.word	0x20000940

0800078c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <SystemInit+0x20>)
 8000792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000796:	4a05      	ldr	r2, [pc, #20]	@ (80007ac <SystemInit+0x20>)
 8000798:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800079c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80007b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007b4:	f7ff ffea 	bl	800078c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b8:	480c      	ldr	r0, [pc, #48]	@ (80007ec <LoopForever+0x6>)
  ldr r1, =_edata
 80007ba:	490d      	ldr	r1, [pc, #52]	@ (80007f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007bc:	4a0d      	ldr	r2, [pc, #52]	@ (80007f4 <LoopForever+0xe>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007c0:	e002      	b.n	80007c8 <LoopCopyDataInit>

080007c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007c6:	3304      	adds	r3, #4

080007c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007cc:	d3f9      	bcc.n	80007c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ce:	4a0a      	ldr	r2, [pc, #40]	@ (80007f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007d0:	4c0a      	ldr	r4, [pc, #40]	@ (80007fc <LoopForever+0x16>)
  movs r3, #0
 80007d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007d4:	e001      	b.n	80007da <LoopFillZerobss>

080007d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d8:	3204      	adds	r2, #4

080007da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007dc:	d3fb      	bcc.n	80007d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007de:	f006 ffa5 	bl	800772c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007e2:	f7ff fd6d 	bl	80002c0 <main>

080007e6 <LoopForever>:

LoopForever:
    b LoopForever
 80007e6:	e7fe      	b.n	80007e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007f0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80007f4:	080088ac 	.word	0x080088ac
  ldr r2, =_sbss
 80007f8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80007fc:	2000093c 	.word	0x2000093c

08000800 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000800:	e7fe      	b.n	8000800 <ADC1_2_IRQHandler>
	...

08000804 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800080a:	2300      	movs	r3, #0
 800080c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800080e:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <HAL_Init+0x3c>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4a0b      	ldr	r2, [pc, #44]	@ (8000840 <HAL_Init+0x3c>)
 8000814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000818:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800081a:	2003      	movs	r0, #3
 800081c:	f000 f962 	bl	8000ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000820:	2000      	movs	r0, #0
 8000822:	f000 f80f 	bl	8000844 <HAL_InitTick>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d002      	beq.n	8000832 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800082c:	2301      	movs	r3, #1
 800082e:	71fb      	strb	r3, [r7, #7]
 8000830:	e001      	b.n	8000836 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000832:	f7ff fea9 	bl	8000588 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000836:	79fb      	ldrb	r3, [r7, #7]
}
 8000838:	4618      	mov	r0, r3
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40022000 	.word	0x40022000

08000844 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800084c:	2300      	movs	r3, #0
 800084e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000850:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <HAL_InitTick+0x6c>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d023      	beq.n	80008a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000858:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <HAL_InitTick+0x70>)
 800085a:	681a      	ldr	r2, [r3, #0]
 800085c:	4b14      	ldr	r3, [pc, #80]	@ (80008b0 <HAL_InitTick+0x6c>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	4619      	mov	r1, r3
 8000862:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000866:	fbb3 f3f1 	udiv	r3, r3, r1
 800086a:	fbb2 f3f3 	udiv	r3, r2, r3
 800086e:	4618      	mov	r0, r3
 8000870:	f000 f96d 	bl	8000b4e <HAL_SYSTICK_Config>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d10f      	bne.n	800089a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	2b0f      	cmp	r3, #15
 800087e:	d809      	bhi.n	8000894 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000880:	2200      	movs	r2, #0
 8000882:	6879      	ldr	r1, [r7, #4]
 8000884:	f04f 30ff 	mov.w	r0, #4294967295
 8000888:	f000 f937 	bl	8000afa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800088c:	4a0a      	ldr	r2, [pc, #40]	@ (80008b8 <HAL_InitTick+0x74>)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	6013      	str	r3, [r2, #0]
 8000892:	e007      	b.n	80008a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000894:	2301      	movs	r3, #1
 8000896:	73fb      	strb	r3, [r7, #15]
 8000898:	e004      	b.n	80008a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800089a:	2301      	movs	r3, #1
 800089c:	73fb      	strb	r3, [r7, #15]
 800089e:	e001      	b.n	80008a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008a0:	2301      	movs	r3, #1
 80008a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	3710      	adds	r7, #16
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000008 	.word	0x20000008
 80008b4:	20000000 	.word	0x20000000
 80008b8:	20000004 	.word	0x20000004

080008bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <HAL_IncTick+0x20>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	461a      	mov	r2, r3
 80008c6:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <HAL_IncTick+0x24>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4413      	add	r3, r2
 80008cc:	4a04      	ldr	r2, [pc, #16]	@ (80008e0 <HAL_IncTick+0x24>)
 80008ce:	6013      	str	r3, [r2, #0]
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	20000008 	.word	0x20000008
 80008e0:	200000b0 	.word	0x200000b0

080008e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  return uwTick;
 80008e8:	4b03      	ldr	r3, [pc, #12]	@ (80008f8 <HAL_GetTick+0x14>)
 80008ea:	681b      	ldr	r3, [r3, #0]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	200000b0 	.word	0x200000b0

080008fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000904:	f7ff ffee 	bl	80008e4 <HAL_GetTick>
 8000908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000914:	d005      	beq.n	8000922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000916:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <HAL_Delay+0x44>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	461a      	mov	r2, r3
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	4413      	add	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000922:	bf00      	nop
 8000924:	f7ff ffde 	bl	80008e4 <HAL_GetTick>
 8000928:	4602      	mov	r2, r0
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	429a      	cmp	r2, r3
 8000932:	d8f7      	bhi.n	8000924 <HAL_Delay+0x28>
  {
  }
}
 8000934:	bf00      	nop
 8000936:	bf00      	nop
 8000938:	3710      	adds	r7, #16
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	20000008 	.word	0x20000008

08000944 <__NVIC_SetPriorityGrouping>:
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	f003 0307 	and.w	r3, r3, #7
 8000952:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000954:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <__NVIC_SetPriorityGrouping+0x44>)
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800095a:	68ba      	ldr	r2, [r7, #8]
 800095c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000960:	4013      	ands	r3, r2
 8000962:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800096c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000970:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000976:	4a04      	ldr	r2, [pc, #16]	@ (8000988 <__NVIC_SetPriorityGrouping+0x44>)
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	60d3      	str	r3, [r2, #12]
}
 800097c:	bf00      	nop
 800097e:	3714      	adds	r7, #20
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <__NVIC_GetPriorityGrouping>:
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000990:	4b04      	ldr	r3, [pc, #16]	@ (80009a4 <__NVIC_GetPriorityGrouping+0x18>)
 8000992:	68db      	ldr	r3, [r3, #12]
 8000994:	0a1b      	lsrs	r3, r3, #8
 8000996:	f003 0307 	and.w	r3, r3, #7
}
 800099a:	4618      	mov	r0, r3
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr
 80009a4:	e000ed00 	.word	0xe000ed00

080009a8 <__NVIC_EnableIRQ>:
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	db0b      	blt.n	80009d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	f003 021f 	and.w	r2, r3, #31
 80009c0:	4907      	ldr	r1, [pc, #28]	@ (80009e0 <__NVIC_EnableIRQ+0x38>)
 80009c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c6:	095b      	lsrs	r3, r3, #5
 80009c8:	2001      	movs	r0, #1
 80009ca:	fa00 f202 	lsl.w	r2, r0, r2
 80009ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80009d2:	bf00      	nop
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000e100 	.word	0xe000e100

080009e4 <__NVIC_SetPriority>:
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	6039      	str	r1, [r7, #0]
 80009ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	db0a      	blt.n	8000a0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	490c      	ldr	r1, [pc, #48]	@ (8000a30 <__NVIC_SetPriority+0x4c>)
 80009fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a02:	0112      	lsls	r2, r2, #4
 8000a04:	b2d2      	uxtb	r2, r2
 8000a06:	440b      	add	r3, r1
 8000a08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000a0c:	e00a      	b.n	8000a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	4908      	ldr	r1, [pc, #32]	@ (8000a34 <__NVIC_SetPriority+0x50>)
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	f003 030f 	and.w	r3, r3, #15
 8000a1a:	3b04      	subs	r3, #4
 8000a1c:	0112      	lsls	r2, r2, #4
 8000a1e:	b2d2      	uxtb	r2, r2
 8000a20:	440b      	add	r3, r1
 8000a22:	761a      	strb	r2, [r3, #24]
}
 8000a24:	bf00      	nop
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	e000e100 	.word	0xe000e100
 8000a34:	e000ed00 	.word	0xe000ed00

08000a38 <NVIC_EncodePriority>:
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b089      	sub	sp, #36	@ 0x24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a4c:	69fb      	ldr	r3, [r7, #28]
 8000a4e:	f1c3 0307 	rsb	r3, r3, #7
 8000a52:	2b04      	cmp	r3, #4
 8000a54:	bf28      	it	cs
 8000a56:	2304      	movcs	r3, #4
 8000a58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	3304      	adds	r3, #4
 8000a5e:	2b06      	cmp	r3, #6
 8000a60:	d902      	bls.n	8000a68 <NVIC_EncodePriority+0x30>
 8000a62:	69fb      	ldr	r3, [r7, #28]
 8000a64:	3b03      	subs	r3, #3
 8000a66:	e000      	b.n	8000a6a <NVIC_EncodePriority+0x32>
 8000a68:	2300      	movs	r3, #0
 8000a6a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	fa02 f303 	lsl.w	r3, r2, r3
 8000a76:	43da      	mvns	r2, r3
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	401a      	ands	r2, r3
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a80:	f04f 31ff 	mov.w	r1, #4294967295
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	fa01 f303 	lsl.w	r3, r1, r3
 8000a8a:	43d9      	mvns	r1, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a90:	4313      	orrs	r3, r2
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3724      	adds	r7, #36	@ 0x24
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <SysTick_Config>:
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ab0:	d301      	bcc.n	8000ab6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e00f      	b.n	8000ad6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae0 <SysTick_Config+0x40>)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	3b01      	subs	r3, #1
 8000abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000abe:	210f      	movs	r1, #15
 8000ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac4:	f7ff ff8e 	bl	80009e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ac8:	4b05      	ldr	r3, [pc, #20]	@ (8000ae0 <SysTick_Config+0x40>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ace:	4b04      	ldr	r3, [pc, #16]	@ (8000ae0 <SysTick_Config+0x40>)
 8000ad0:	2207      	movs	r2, #7
 8000ad2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000ad4:	2300      	movs	r3, #0
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	e000e010 	.word	0xe000e010

08000ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aec:	6878      	ldr	r0, [r7, #4]
 8000aee:	f7ff ff29 	bl	8000944 <__NVIC_SetPriorityGrouping>
}
 8000af2:	bf00      	nop
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}

08000afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000afa:	b580      	push	{r7, lr}
 8000afc:	b086      	sub	sp, #24
 8000afe:	af00      	add	r7, sp, #0
 8000b00:	4603      	mov	r3, r0
 8000b02:	60b9      	str	r1, [r7, #8]
 8000b04:	607a      	str	r2, [r7, #4]
 8000b06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b0c:	f7ff ff3e 	bl	800098c <__NVIC_GetPriorityGrouping>
 8000b10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	6978      	ldr	r0, [r7, #20]
 8000b18:	f7ff ff8e 	bl	8000a38 <NVIC_EncodePriority>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b22:	4611      	mov	r1, r2
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ff5d 	bl	80009e4 <__NVIC_SetPriority>
}
 8000b2a:	bf00      	nop
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b082      	sub	sp, #8
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	4603      	mov	r3, r0
 8000b3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff ff31 	bl	80009a8 <__NVIC_EnableIRQ>
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b082      	sub	sp, #8
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f7ff ffa2 	bl	8000aa0 <SysTick_Config>
 8000b5c:	4603      	mov	r3, r0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b76:	e17f      	b.n	8000e78 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	fa01 f303 	lsl.w	r3, r1, r3
 8000b84:	4013      	ands	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 8171 	beq.w	8000e72 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f003 0303 	and.w	r3, r3, #3
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d005      	beq.n	8000ba8 <HAL_GPIO_Init+0x40>
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f003 0303 	and.w	r3, r3, #3
 8000ba4:	2b02      	cmp	r3, #2
 8000ba6:	d130      	bne.n	8000c0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	2203      	movs	r2, #3
 8000bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	693a      	ldr	r2, [r7, #16]
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	68da      	ldr	r2, [r3, #12]
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bde:	2201      	movs	r2, #1
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43db      	mvns	r3, r3
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	4013      	ands	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	091b      	lsrs	r3, r3, #4
 8000bf4:	f003 0201 	and.w	r2, r3, #1
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f003 0303 	and.w	r3, r3, #3
 8000c12:	2b03      	cmp	r3, #3
 8000c14:	d118      	bne.n	8000c48 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	fa02 f303 	lsl.w	r3, r2, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	08db      	lsrs	r3, r3, #3
 8000c32:	f003 0201 	and.w	r2, r3, #1
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f003 0303 	and.w	r3, r3, #3
 8000c50:	2b03      	cmp	r3, #3
 8000c52:	d017      	beq.n	8000c84 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	005b      	lsls	r3, r3, #1
 8000c5e:	2203      	movs	r2, #3
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	43db      	mvns	r3, r3
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	689a      	ldr	r2, [r3, #8]
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	fa02 f303 	lsl.w	r3, r2, r3
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	f003 0303 	and.w	r3, r3, #3
 8000c8c:	2b02      	cmp	r3, #2
 8000c8e:	d123      	bne.n	8000cd8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	08da      	lsrs	r2, r3, #3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3208      	adds	r2, #8
 8000c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	f003 0307 	and.w	r3, r3, #7
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	220f      	movs	r2, #15
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	43db      	mvns	r3, r3
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	691a      	ldr	r2, [r3, #16]
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	009b      	lsls	r3, r3, #2
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	693a      	ldr	r2, [r7, #16]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	08da      	lsrs	r2, r3, #3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	3208      	adds	r2, #8
 8000cd2:	6939      	ldr	r1, [r7, #16]
 8000cd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce8:	43db      	mvns	r3, r3
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	4013      	ands	r3, r2
 8000cee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	f003 0203 	and.w	r2, r3, #3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8000d00:	693a      	ldr	r2, [r7, #16]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f000 80ac 	beq.w	8000e72 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1a:	4b5f      	ldr	r3, [pc, #380]	@ (8000e98 <HAL_GPIO_Init+0x330>)
 8000d1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d1e:	4a5e      	ldr	r2, [pc, #376]	@ (8000e98 <HAL_GPIO_Init+0x330>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d26:	4b5c      	ldr	r3, [pc, #368]	@ (8000e98 <HAL_GPIO_Init+0x330>)
 8000d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d32:	4a5a      	ldr	r2, [pc, #360]	@ (8000e9c <HAL_GPIO_Init+0x334>)
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	089b      	lsrs	r3, r3, #2
 8000d38:	3302      	adds	r3, #2
 8000d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	f003 0303 	and.w	r3, r3, #3
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	220f      	movs	r2, #15
 8000d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4e:	43db      	mvns	r3, r3
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	4013      	ands	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d5c:	d025      	beq.n	8000daa <HAL_GPIO_Init+0x242>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4a4f      	ldr	r2, [pc, #316]	@ (8000ea0 <HAL_GPIO_Init+0x338>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d01f      	beq.n	8000da6 <HAL_GPIO_Init+0x23e>
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a4e      	ldr	r2, [pc, #312]	@ (8000ea4 <HAL_GPIO_Init+0x33c>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d019      	beq.n	8000da2 <HAL_GPIO_Init+0x23a>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4a4d      	ldr	r2, [pc, #308]	@ (8000ea8 <HAL_GPIO_Init+0x340>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d013      	beq.n	8000d9e <HAL_GPIO_Init+0x236>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a4c      	ldr	r2, [pc, #304]	@ (8000eac <HAL_GPIO_Init+0x344>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d00d      	beq.n	8000d9a <HAL_GPIO_Init+0x232>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4a4b      	ldr	r2, [pc, #300]	@ (8000eb0 <HAL_GPIO_Init+0x348>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d007      	beq.n	8000d96 <HAL_GPIO_Init+0x22e>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a4a      	ldr	r2, [pc, #296]	@ (8000eb4 <HAL_GPIO_Init+0x34c>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d101      	bne.n	8000d92 <HAL_GPIO_Init+0x22a>
 8000d8e:	2306      	movs	r3, #6
 8000d90:	e00c      	b.n	8000dac <HAL_GPIO_Init+0x244>
 8000d92:	2307      	movs	r3, #7
 8000d94:	e00a      	b.n	8000dac <HAL_GPIO_Init+0x244>
 8000d96:	2305      	movs	r3, #5
 8000d98:	e008      	b.n	8000dac <HAL_GPIO_Init+0x244>
 8000d9a:	2304      	movs	r3, #4
 8000d9c:	e006      	b.n	8000dac <HAL_GPIO_Init+0x244>
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e004      	b.n	8000dac <HAL_GPIO_Init+0x244>
 8000da2:	2302      	movs	r3, #2
 8000da4:	e002      	b.n	8000dac <HAL_GPIO_Init+0x244>
 8000da6:	2301      	movs	r3, #1
 8000da8:	e000      	b.n	8000dac <HAL_GPIO_Init+0x244>
 8000daa:	2300      	movs	r3, #0
 8000dac:	697a      	ldr	r2, [r7, #20]
 8000dae:	f002 0203 	and.w	r2, r2, #3
 8000db2:	0092      	lsls	r2, r2, #2
 8000db4:	4093      	lsls	r3, r2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000dbc:	4937      	ldr	r1, [pc, #220]	@ (8000e9c <HAL_GPIO_Init+0x334>)
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	089b      	lsrs	r3, r3, #2
 8000dc2:	3302      	adds	r3, #2
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dca:	4b3b      	ldr	r3, [pc, #236]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	43db      	mvns	r3, r3
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d003      	beq.n	8000dee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	4313      	orrs	r3, r2
 8000dec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000dee:	4a32      	ldr	r2, [pc, #200]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000df4:	4b30      	ldr	r3, [pc, #192]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	4013      	ands	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d003      	beq.n	8000e18 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000e10:	693a      	ldr	r2, [r7, #16]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e18:	4a27      	ldr	r2, [pc, #156]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e1e:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	43db      	mvns	r3, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d003      	beq.n	8000e42 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e42:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000e48:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	43db      	mvns	r3, r3
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	4013      	ands	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d003      	beq.n	8000e6c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000e64:	693a      	ldr	r2, [r7, #16]
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e6c:	4a12      	ldr	r2, [pc, #72]	@ (8000eb8 <HAL_GPIO_Init+0x350>)
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	3301      	adds	r3, #1
 8000e76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f47f ae78 	bne.w	8000b78 <HAL_GPIO_Init+0x10>
  }
}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	371c      	adds	r7, #28
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	40010000 	.word	0x40010000
 8000ea0:	48000400 	.word	0x48000400
 8000ea4:	48000800 	.word	0x48000800
 8000ea8:	48000c00 	.word	0x48000c00
 8000eac:	48001000 	.word	0x48001000
 8000eb0:	48001400 	.word	0x48001400
 8000eb4:	48001800 	.word	0x48001800
 8000eb8:	40010400 	.word	0x40010400

08000ebc <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af02      	add	r7, sp, #8
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d101      	bne.n	8000ece <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e052      	b.n	8000f74 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d106      	bne.n	8000ee8 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2200      	movs	r2, #0
 8000ede:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f005 fe42 	bl	8006b6c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2203      	movs	r2, #3
 8000eec:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f002 ff64 	bl	8003dc8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6818      	ldr	r0, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	7c1a      	ldrb	r2, [r3, #16]
 8000f08:	f88d 2000 	strb.w	r2, [sp]
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f10:	f002 ff1c 	bl	8003d4c <USB_CoreInit>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d005      	beq.n	8000f26 <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8000f22:	2301      	movs	r3, #1
 8000f24:	e026      	b.n	8000f74 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f002 ff5c 	bl	8003dea <USB_SetCurrentMode>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d005      	beq.n	8000f44 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	2202      	movs	r2, #2
 8000f3c:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8000f40:	2301      	movs	r3, #1
 8000f42:	e017      	b.n	8000f74 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6818      	ldr	r0, [r3, #0]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	7c1a      	ldrb	r2, [r3, #16]
 8000f4c:	f88d 2000 	strb.w	r2, [sp]
 8000f50:	3304      	adds	r3, #4
 8000f52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f54:	f003 f902 	bl	800415c <USB_HostInit>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d005      	beq.n	8000f6a <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2202      	movs	r2, #2
 8000f62:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e004      	b.n	8000f74 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 8000f72:	2300      	movs	r3, #0
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8000f7c:	b590      	push	{r4, r7, lr}
 8000f7e:	b089      	sub	sp, #36	@ 0x24
 8000f80:	af04      	add	r7, sp, #16
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	4608      	mov	r0, r1
 8000f86:	4611      	mov	r1, r2
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	70fb      	strb	r3, [r7, #3]
 8000f8e:	460b      	mov	r3, r1
 8000f90:	70bb      	strb	r3, [r7, #2]
 8000f92:	4613      	mov	r3, r2
 8000f94:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8000f96:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000f98:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d101      	bne.n	8000fa8 <HAL_HCD_HC_Init+0x2c>
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	e07e      	b.n	80010a6 <HAL_HCD_HC_Init+0x12a>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2201      	movs	r2, #1
 8000fac:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	2134      	movs	r1, #52	@ 0x34
 8000fb6:	fb01 f303 	mul.w	r3, r1, r3
 8000fba:	4413      	add	r3, r2
 8000fbc:	331a      	adds	r3, #26
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000fc2:	78fb      	ldrb	r3, [r7, #3]
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	2134      	movs	r1, #52	@ 0x34
 8000fc8:	fb01 f303 	mul.w	r3, r1, r3
 8000fcc:	4413      	add	r3, r2
 8000fce:	3314      	adds	r3, #20
 8000fd0:	787a      	ldrb	r2, [r7, #1]
 8000fd2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000fd4:	78fb      	ldrb	r3, [r7, #3]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	2134      	movs	r1, #52	@ 0x34
 8000fda:	fb01 f303 	mul.w	r3, r1, r3
 8000fde:	4413      	add	r3, r2
 8000fe0:	3315      	adds	r3, #21
 8000fe2:	78fa      	ldrb	r2, [r7, #3]
 8000fe4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000fe6:	78fb      	ldrb	r3, [r7, #3]
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	2134      	movs	r1, #52	@ 0x34
 8000fec:	fb01 f303 	mul.w	r3, r1, r3
 8000ff0:	4413      	add	r3, r2
 8000ff2:	331d      	adds	r3, #29
 8000ff4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000ff8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000ffa:	78fb      	ldrb	r3, [r7, #3]
 8000ffc:	78ba      	ldrb	r2, [r7, #2]
 8000ffe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001002:	b2d0      	uxtb	r0, r2
 8001004:	687a      	ldr	r2, [r7, #4]
 8001006:	2134      	movs	r1, #52	@ 0x34
 8001008:	fb01 f303 	mul.w	r3, r1, r3
 800100c:	4413      	add	r3, r2
 800100e:	3316      	adds	r3, #22
 8001010:	4602      	mov	r2, r0
 8001012:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	4619      	mov	r1, r3
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f000 fb61 	bl	80016e0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800101e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001022:	2b00      	cmp	r3, #0
 8001024:	da09      	bge.n	800103a <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001026:	78fb      	ldrb	r3, [r7, #3]
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	2134      	movs	r1, #52	@ 0x34
 800102c:	fb01 f303 	mul.w	r3, r1, r3
 8001030:	4413      	add	r3, r2
 8001032:	3317      	adds	r3, #23
 8001034:	2201      	movs	r2, #1
 8001036:	701a      	strb	r2, [r3, #0]
 8001038:	e008      	b.n	800104c <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800103a:	78fb      	ldrb	r3, [r7, #3]
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	2134      	movs	r1, #52	@ 0x34
 8001040:	fb01 f303 	mul.w	r3, r1, r3
 8001044:	4413      	add	r3, r2
 8001046:	3317      	adds	r3, #23
 8001048:	2200      	movs	r2, #0
 800104a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800104c:	78fb      	ldrb	r3, [r7, #3]
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	2134      	movs	r1, #52	@ 0x34
 8001052:	fb01 f303 	mul.w	r3, r1, r3
 8001056:	4413      	add	r3, r2
 8001058:	3319      	adds	r3, #25
 800105a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800105e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001060:	78fb      	ldrb	r3, [r7, #3]
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	b290      	uxth	r0, r2
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	2134      	movs	r1, #52	@ 0x34
 800106a:	fb01 f303 	mul.w	r3, r1, r3
 800106e:	4413      	add	r3, r2
 8001070:	331e      	adds	r3, #30
 8001072:	4602      	mov	r2, r0
 8001074:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	b29b      	uxth	r3, r3
 800107e:	787c      	ldrb	r4, [r7, #1]
 8001080:	78ba      	ldrb	r2, [r7, #2]
 8001082:	78f9      	ldrb	r1, [r7, #3]
 8001084:	9302      	str	r3, [sp, #8]
 8001086:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	4623      	mov	r3, r4
 8001094:	f003 f9ae 	bl	80043f4 <USB_HC_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 80010a4:	7afb      	ldrb	r3, [r7, #11]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3714      	adds	r7, #20
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd90      	pop	{r4, r7, pc}

080010ae <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b084      	sub	sp, #16
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	460b      	mov	r3, r1
 80010b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d101      	bne.n	80010cc <HAL_HCD_HC_Halt+0x1e>
 80010c8:	2302      	movs	r3, #2
 80010ca:	e00f      	b.n	80010ec <HAL_HCD_HC_Halt+0x3e>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2201      	movs	r2, #1
 80010d0:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	78fa      	ldrb	r2, [r7, #3]
 80010da:	4611      	mov	r1, r2
 80010dc:	4618      	mov	r0, r3
 80010de:	f003 fb9e 	bl	800481e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2200      	movs	r2, #0
 80010e6:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	4608      	mov	r0, r1
 80010fe:	4611      	mov	r1, r2
 8001100:	461a      	mov	r2, r3
 8001102:	4603      	mov	r3, r0
 8001104:	70fb      	strb	r3, [r7, #3]
 8001106:	460b      	mov	r3, r1
 8001108:	70bb      	strb	r3, [r7, #2]
 800110a:	4613      	mov	r3, r2
 800110c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800110e:	78fb      	ldrb	r3, [r7, #3]
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	2134      	movs	r1, #52	@ 0x34
 8001114:	fb01 f303 	mul.w	r3, r1, r3
 8001118:	4413      	add	r3, r2
 800111a:	3317      	adds	r3, #23
 800111c:	78ba      	ldrb	r2, [r7, #2]
 800111e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	2134      	movs	r1, #52	@ 0x34
 8001126:	fb01 f303 	mul.w	r3, r1, r3
 800112a:	4413      	add	r3, r2
 800112c:	331d      	adds	r3, #29
 800112e:	787a      	ldrb	r2, [r7, #1]
 8001130:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001132:	7c3b      	ldrb	r3, [r7, #16]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d112      	bne.n	800115e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001138:	78fb      	ldrb	r3, [r7, #3]
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	2134      	movs	r1, #52	@ 0x34
 800113e:	fb01 f303 	mul.w	r3, r1, r3
 8001142:	4413      	add	r3, r2
 8001144:	3320      	adds	r3, #32
 8001146:	2203      	movs	r2, #3
 8001148:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	2134      	movs	r1, #52	@ 0x34
 8001150:	fb01 f303 	mul.w	r3, r1, r3
 8001154:	4413      	add	r3, r2
 8001156:	331a      	adds	r3, #26
 8001158:	7f3a      	ldrb	r2, [r7, #28]
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e008      	b.n	8001170 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	2134      	movs	r1, #52	@ 0x34
 8001164:	fb01 f303 	mul.w	r3, r1, r3
 8001168:	4413      	add	r3, r2
 800116a:	3320      	adds	r3, #32
 800116c:	2202      	movs	r2, #2
 800116e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001170:	787b      	ldrb	r3, [r7, #1]
 8001172:	2b03      	cmp	r3, #3
 8001174:	f200 80c6 	bhi.w	8001304 <HAL_HCD_HC_SubmitRequest+0x210>
 8001178:	a201      	add	r2, pc, #4	@ (adr r2, 8001180 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800117a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800117e:	bf00      	nop
 8001180:	08001191 	.word	0x08001191
 8001184:	080012f1 	.word	0x080012f1
 8001188:	080011f5 	.word	0x080011f5
 800118c:	08001273 	.word	0x08001273
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001190:	7c3b      	ldrb	r3, [r7, #16]
 8001192:	2b01      	cmp	r3, #1
 8001194:	f040 80b8 	bne.w	8001308 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 8001198:	78bb      	ldrb	r3, [r7, #2]
 800119a:	2b00      	cmp	r3, #0
 800119c:	f040 80b4 	bne.w	8001308 <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 80011a0:	8b3b      	ldrh	r3, [r7, #24]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d108      	bne.n	80011b8 <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80011a6:	78fb      	ldrb	r3, [r7, #3]
 80011a8:	687a      	ldr	r2, [r7, #4]
 80011aa:	2134      	movs	r1, #52	@ 0x34
 80011ac:	fb01 f303 	mul.w	r3, r1, r3
 80011b0:	4413      	add	r3, r2
 80011b2:	3335      	adds	r3, #53	@ 0x35
 80011b4:	2201      	movs	r2, #1
 80011b6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80011b8:	78fb      	ldrb	r3, [r7, #3]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	2134      	movs	r1, #52	@ 0x34
 80011be:	fb01 f303 	mul.w	r3, r1, r3
 80011c2:	4413      	add	r3, r2
 80011c4:	3335      	adds	r3, #53	@ 0x35
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d109      	bne.n	80011e0 <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80011cc:	78fb      	ldrb	r3, [r7, #3]
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	2134      	movs	r1, #52	@ 0x34
 80011d2:	fb01 f303 	mul.w	r3, r1, r3
 80011d6:	4413      	add	r3, r2
 80011d8:	3320      	adds	r3, #32
 80011da:	2200      	movs	r2, #0
 80011dc:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 80011de:	e093      	b.n	8001308 <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80011e0:	78fb      	ldrb	r3, [r7, #3]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	2134      	movs	r1, #52	@ 0x34
 80011e6:	fb01 f303 	mul.w	r3, r1, r3
 80011ea:	4413      	add	r3, r2
 80011ec:	3320      	adds	r3, #32
 80011ee:	2202      	movs	r2, #2
 80011f0:	701a      	strb	r2, [r3, #0]
      break;
 80011f2:	e089      	b.n	8001308 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80011f4:	78bb      	ldrb	r3, [r7, #2]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d11d      	bne.n	8001236 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80011fa:	78fb      	ldrb	r3, [r7, #3]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	2134      	movs	r1, #52	@ 0x34
 8001200:	fb01 f303 	mul.w	r3, r1, r3
 8001204:	4413      	add	r3, r2
 8001206:	3335      	adds	r3, #53	@ 0x35
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d109      	bne.n	8001222 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800120e:	78fb      	ldrb	r3, [r7, #3]
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	2134      	movs	r1, #52	@ 0x34
 8001214:	fb01 f303 	mul.w	r3, r1, r3
 8001218:	4413      	add	r3, r2
 800121a:	3320      	adds	r3, #32
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001220:	e073      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001222:	78fb      	ldrb	r3, [r7, #3]
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	2134      	movs	r1, #52	@ 0x34
 8001228:	fb01 f303 	mul.w	r3, r1, r3
 800122c:	4413      	add	r3, r2
 800122e:	3320      	adds	r3, #32
 8001230:	2202      	movs	r2, #2
 8001232:	701a      	strb	r2, [r3, #0]
      break;
 8001234:	e069      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001236:	78fb      	ldrb	r3, [r7, #3]
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	2134      	movs	r1, #52	@ 0x34
 800123c:	fb01 f303 	mul.w	r3, r1, r3
 8001240:	4413      	add	r3, r2
 8001242:	3334      	adds	r3, #52	@ 0x34
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d109      	bne.n	800125e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800124a:	78fb      	ldrb	r3, [r7, #3]
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	2134      	movs	r1, #52	@ 0x34
 8001250:	fb01 f303 	mul.w	r3, r1, r3
 8001254:	4413      	add	r3, r2
 8001256:	3320      	adds	r3, #32
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
      break;
 800125c:	e055      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800125e:	78fb      	ldrb	r3, [r7, #3]
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	2134      	movs	r1, #52	@ 0x34
 8001264:	fb01 f303 	mul.w	r3, r1, r3
 8001268:	4413      	add	r3, r2
 800126a:	3320      	adds	r3, #32
 800126c:	2202      	movs	r2, #2
 800126e:	701a      	strb	r2, [r3, #0]
      break;
 8001270:	e04b      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001272:	78bb      	ldrb	r3, [r7, #2]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d11d      	bne.n	80012b4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001278:	78fb      	ldrb	r3, [r7, #3]
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	2134      	movs	r1, #52	@ 0x34
 800127e:	fb01 f303 	mul.w	r3, r1, r3
 8001282:	4413      	add	r3, r2
 8001284:	3335      	adds	r3, #53	@ 0x35
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d109      	bne.n	80012a0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800128c:	78fb      	ldrb	r3, [r7, #3]
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	2134      	movs	r1, #52	@ 0x34
 8001292:	fb01 f303 	mul.w	r3, r1, r3
 8001296:	4413      	add	r3, r2
 8001298:	3320      	adds	r3, #32
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800129e:	e034      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80012a0:	78fb      	ldrb	r3, [r7, #3]
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	2134      	movs	r1, #52	@ 0x34
 80012a6:	fb01 f303 	mul.w	r3, r1, r3
 80012aa:	4413      	add	r3, r2
 80012ac:	3320      	adds	r3, #32
 80012ae:	2202      	movs	r2, #2
 80012b0:	701a      	strb	r2, [r3, #0]
      break;
 80012b2:	e02a      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80012b4:	78fb      	ldrb	r3, [r7, #3]
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	2134      	movs	r1, #52	@ 0x34
 80012ba:	fb01 f303 	mul.w	r3, r1, r3
 80012be:	4413      	add	r3, r2
 80012c0:	3334      	adds	r3, #52	@ 0x34
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d109      	bne.n	80012dc <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80012c8:	78fb      	ldrb	r3, [r7, #3]
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	2134      	movs	r1, #52	@ 0x34
 80012ce:	fb01 f303 	mul.w	r3, r1, r3
 80012d2:	4413      	add	r3, r2
 80012d4:	3320      	adds	r3, #32
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
      break;
 80012da:	e016      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80012dc:	78fb      	ldrb	r3, [r7, #3]
 80012de:	687a      	ldr	r2, [r7, #4]
 80012e0:	2134      	movs	r1, #52	@ 0x34
 80012e2:	fb01 f303 	mul.w	r3, r1, r3
 80012e6:	4413      	add	r3, r2
 80012e8:	3320      	adds	r3, #32
 80012ea:	2202      	movs	r2, #2
 80012ec:	701a      	strb	r2, [r3, #0]
      break;
 80012ee:	e00c      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80012f0:	78fb      	ldrb	r3, [r7, #3]
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	2134      	movs	r1, #52	@ 0x34
 80012f6:	fb01 f303 	mul.w	r3, r1, r3
 80012fa:	4413      	add	r3, r2
 80012fc:	3320      	adds	r3, #32
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]
      break;
 8001302:	e002      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001304:	bf00      	nop
 8001306:	e000      	b.n	800130a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001308:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800130a:	78fb      	ldrb	r3, [r7, #3]
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	2134      	movs	r1, #52	@ 0x34
 8001310:	fb01 f303 	mul.w	r3, r1, r3
 8001314:	4413      	add	r3, r2
 8001316:	3324      	adds	r3, #36	@ 0x24
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800131c:	78fb      	ldrb	r3, [r7, #3]
 800131e:	8b3a      	ldrh	r2, [r7, #24]
 8001320:	6879      	ldr	r1, [r7, #4]
 8001322:	2034      	movs	r0, #52	@ 0x34
 8001324:	fb00 f303 	mul.w	r3, r0, r3
 8001328:	440b      	add	r3, r1
 800132a:	332c      	adds	r3, #44	@ 0x2c
 800132c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800132e:	78fb      	ldrb	r3, [r7, #3]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	2134      	movs	r1, #52	@ 0x34
 8001334:	fb01 f303 	mul.w	r3, r1, r3
 8001338:	4413      	add	r3, r2
 800133a:	3344      	adds	r3, #68	@ 0x44
 800133c:	2200      	movs	r2, #0
 800133e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001340:	78fb      	ldrb	r3, [r7, #3]
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	2134      	movs	r1, #52	@ 0x34
 8001346:	fb01 f303 	mul.w	r3, r1, r3
 800134a:	4413      	add	r3, r2
 800134c:	3330      	adds	r3, #48	@ 0x30
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001352:	78fb      	ldrb	r3, [r7, #3]
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	2134      	movs	r1, #52	@ 0x34
 8001358:	fb01 f303 	mul.w	r3, r1, r3
 800135c:	4413      	add	r3, r2
 800135e:	3315      	adds	r3, #21
 8001360:	78fa      	ldrb	r2, [r7, #3]
 8001362:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001364:	78fb      	ldrb	r3, [r7, #3]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	2134      	movs	r1, #52	@ 0x34
 800136a:	fb01 f303 	mul.w	r3, r1, r3
 800136e:	4413      	add	r3, r2
 8001370:	3345      	adds	r3, #69	@ 0x45
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	78fb      	ldrb	r3, [r7, #3]
 800137c:	2234      	movs	r2, #52	@ 0x34
 800137e:	fb02 f303 	mul.w	r3, r2, r3
 8001382:	3310      	adds	r3, #16
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	4413      	add	r3, r2
 8001388:	3304      	adds	r3, #4
 800138a:	4619      	mov	r1, r3
 800138c:	f003 f93e 	bl	800460c <USB_HC_StartXfer>
 8001390:	4603      	mov	r3, r0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop

0800139c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f002 fe8b 	bl	80040ce <USB_GetMode>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	f040 80fb 	bne.w	80015b6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f002 fe4e 	bl	8004066 <USB_ReadInterrupts>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f000 80f1 	beq.w	80015b4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 fe45 	bl	8004066 <USB_ReadInterrupts>
 80013dc:	4603      	mov	r3, r0
 80013de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80013e6:	d104      	bne.n	80013f2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80013f0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f002 fe35 	bl	8004066 <USB_ReadInterrupts>
 80013fc:	4603      	mov	r3, r0
 80013fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001402:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001406:	d104      	bne.n	8001412 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001410:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4618      	mov	r0, r3
 8001418:	f002 fe25 	bl	8004066 <USB_ReadInterrupts>
 800141c:	4603      	mov	r3, r0
 800141e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001422:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001426:	d104      	bne.n	8001432 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001430:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f002 fe15 	bl	8004066 <USB_ReadInterrupts>
 800143c:	4603      	mov	r3, r0
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	2b02      	cmp	r3, #2
 8001444:	d103      	bne.n	800144e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2202      	movs	r2, #2
 800144c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f002 fe07 	bl	8004066 <USB_ReadInterrupts>
 8001458:	4603      	mov	r3, r0
 800145a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800145e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001462:	d120      	bne.n	80014a6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800146c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0301 	and.w	r3, r3, #1
 800147a:	2b00      	cmp	r3, #0
 800147c:	d113      	bne.n	80014a6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800147e:	2110      	movs	r1, #16
 8001480:	6938      	ldr	r0, [r7, #16]
 8001482:	f002 fcfe 	bl	8003e82 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001486:	6938      	ldr	r0, [r7, #16]
 8001488:	f002 fd2d 	bl	8003ee6 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	7a5b      	ldrb	r3, [r3, #9]
 8001490:	2b02      	cmp	r3, #2
 8001492:	d105      	bne.n	80014a0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2101      	movs	r1, #1
 800149a:	4618      	mov	r0, r3
 800149c:	f002 fee2 	bl	8004264 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f005 fc11 	bl	8006cc8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f002 fddb 	bl	8004066 <USB_ReadInterrupts>
 80014b0:	4603      	mov	r3, r0
 80014b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014ba:	d102      	bne.n	80014c2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f001 f8ba 	bl	8002636 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f002 fdcd 	bl	8004066 <USB_ReadInterrupts>
 80014cc:	4603      	mov	r3, r0
 80014ce:	f003 0308 	and.w	r3, r3, #8
 80014d2:	2b08      	cmp	r3, #8
 80014d4:	d106      	bne.n	80014e4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f005 fbda 	bl	8006c90 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2208      	movs	r2, #8
 80014e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f002 fdbc 	bl	8004066 <USB_ReadInterrupts>
 80014ee:	4603      	mov	r3, r0
 80014f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80014f8:	d139      	bne.n	800156e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4618      	mov	r0, r3
 8001500:	f003 f97c 	bl	80047fc <USB_HC_ReadInterrupt>
 8001504:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001506:	2300      	movs	r3, #0
 8001508:	617b      	str	r3, [r7, #20]
 800150a:	e025      	b.n	8001558 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	f003 030f 	and.w	r3, r3, #15
 8001512:	68ba      	ldr	r2, [r7, #8]
 8001514:	fa22 f303 	lsr.w	r3, r2, r3
 8001518:	f003 0301 	and.w	r3, r3, #1
 800151c:	2b00      	cmp	r3, #0
 800151e:	d018      	beq.n	8001552 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	015a      	lsls	r2, r3, #5
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	4413      	add	r3, r2
 8001528:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001532:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001536:	d106      	bne.n	8001546 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	4619      	mov	r1, r3
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f8ed 	bl	800171e <HCD_HC_IN_IRQHandler>
 8001544:	e005      	b.n	8001552 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	4619      	mov	r1, r3
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f000 fcfc 	bl	8001f4a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	795b      	ldrb	r3, [r3, #5]
 800155c:	461a      	mov	r2, r3
 800155e:	697b      	ldr	r3, [r7, #20]
 8001560:	4293      	cmp	r3, r2
 8001562:	d3d3      	bcc.n	800150c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800156c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4618      	mov	r0, r3
 8001574:	f002 fd77 	bl	8004066 <USB_ReadInterrupts>
 8001578:	4603      	mov	r3, r0
 800157a:	f003 0310 	and.w	r3, r3, #16
 800157e:	2b10      	cmp	r3, #16
 8001580:	d101      	bne.n	8001586 <HAL_HCD_IRQHandler+0x1ea>
 8001582:	2301      	movs	r3, #1
 8001584:	e000      	b.n	8001588 <HAL_HCD_IRQHandler+0x1ec>
 8001586:	2300      	movs	r3, #0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d014      	beq.n	80015b6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	699a      	ldr	r2, [r3, #24]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f022 0210 	bic.w	r2, r2, #16
 800159a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f000 ff78 	bl	8002492 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	699a      	ldr	r2, [r3, #24]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f042 0210 	orr.w	r2, r2, #16
 80015b0:	619a      	str	r2, [r3, #24]
 80015b2:	e000      	b.n	80015b6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80015b4:	bf00      	nop
    }
  }
}
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}

080015bc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d101      	bne.n	80015d2 <HAL_HCD_Start+0x16>
 80015ce:	2302      	movs	r3, #2
 80015d0:	e013      	b.n	80015fa <HAL_HCD_Start+0x3e>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2101      	movs	r1, #1
 80015e0:	4618      	mov	r0, r3
 80015e2:	f002 fea6 	bl	8004332 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f002 fbdb 	bl	8003da6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2200      	movs	r2, #0
 80015f4:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001610:	2b01      	cmp	r3, #1
 8001612:	d101      	bne.n	8001618 <HAL_HCD_Stop+0x16>
 8001614:	2302      	movs	r3, #2
 8001616:	e00d      	b.n	8001634 <HAL_HCD_Stop+0x32>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f003 fa1a 	bl	8004a5e <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 8001632:	2300      	movs	r3, #0
}
 8001634:	4618      	mov	r0, r3
 8001636:	3708      	adds	r7, #8
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f002 fe48 	bl	80042de <USB_ResetPort>
 800164e:	4603      	mov	r3, r0
}
 8001650:	4618      	mov	r0, r3
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	460b      	mov	r3, r1
 8001662:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001664:	78fb      	ldrb	r3, [r7, #3]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	2134      	movs	r1, #52	@ 0x34
 800166a:	fb01 f303 	mul.w	r3, r1, r3
 800166e:	4413      	add	r3, r2
 8001670:	3344      	adds	r3, #68	@ 0x44
 8001672:	781b      	ldrb	r3, [r3, #0]
}
 8001674:	4618      	mov	r0, r3
 8001676:	370c      	adds	r7, #12
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr

08001680 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	2134      	movs	r1, #52	@ 0x34
 8001692:	fb01 f303 	mul.w	r3, r1, r3
 8001696:	4413      	add	r3, r2
 8001698:	3330      	adds	r3, #48	@ 0x30
 800169a:	681b      	ldr	r3, [r3, #0]
}
 800169c:	4618      	mov	r0, r3
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f002 fe8c 	bl	80043d2 <USB_GetCurrentFrame>
 80016ba:	4603      	mov	r3, r0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f002 fe67 	bl	80043a4 <USB_GetHostSpeed>
 80016d6:	4603      	mov	r3, r0
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	687a      	ldr	r2, [r7, #4]
 80016f0:	2134      	movs	r1, #52	@ 0x34
 80016f2:	fb01 f303 	mul.w	r3, r1, r3
 80016f6:	4413      	add	r3, r2
 80016f8:	331c      	adds	r3, #28
 80016fa:	2200      	movs	r2, #0
 80016fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80016fe:	78fb      	ldrb	r3, [r7, #3]
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	2134      	movs	r1, #52	@ 0x34
 8001704:	fb01 f303 	mul.w	r3, r1, r3
 8001708:	4413      	add	r3, r2
 800170a:	331b      	adds	r3, #27
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b086      	sub	sp, #24
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
 8001726:	460b      	mov	r3, r1
 8001728:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	78fa      	ldrb	r2, [r7, #3]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f002 fca5 	bl	800408c <USB_ReadChInterrupts>
 8001742:	4603      	mov	r3, r0
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	2b04      	cmp	r3, #4
 800174a:	d119      	bne.n	8001780 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	015a      	lsls	r2, r3, #5
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	4413      	add	r3, r2
 8001754:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001758:	461a      	mov	r2, r3
 800175a:	2304      	movs	r3, #4
 800175c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	2134      	movs	r1, #52	@ 0x34
 8001764:	fb01 f303 	mul.w	r3, r1, r3
 8001768:	4413      	add	r3, r2
 800176a:	3345      	adds	r3, #69	@ 0x45
 800176c:	2207      	movs	r2, #7
 800176e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	78fa      	ldrb	r2, [r7, #3]
 8001776:	4611      	mov	r1, r2
 8001778:	4618      	mov	r0, r3
 800177a:	f003 f850 	bl	800481e <USB_HC_Halt>
 800177e:	e09a      	b.n	80018b6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	78fa      	ldrb	r2, [r7, #3]
 8001786:	4611      	mov	r1, r2
 8001788:	4618      	mov	r0, r3
 800178a:	f002 fc7f 	bl	800408c <USB_ReadChInterrupts>
 800178e:	4603      	mov	r3, r0
 8001790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001794:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001798:	d11a      	bne.n	80017d0 <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800179a:	78fb      	ldrb	r3, [r7, #3]
 800179c:	015a      	lsls	r2, r3, #5
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	4413      	add	r3, r2
 80017a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80017a6:	461a      	mov	r2, r3
 80017a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017ac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80017ae:	78fb      	ldrb	r3, [r7, #3]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	2134      	movs	r1, #52	@ 0x34
 80017b4:	fb01 f303 	mul.w	r3, r1, r3
 80017b8:	4413      	add	r3, r2
 80017ba:	3345      	adds	r3, #69	@ 0x45
 80017bc:	2208      	movs	r2, #8
 80017be:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	78fa      	ldrb	r2, [r7, #3]
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f003 f828 	bl	800481e <USB_HC_Halt>
 80017ce:	e072      	b.n	80018b6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	78fa      	ldrb	r2, [r7, #3]
 80017d6:	4611      	mov	r1, r2
 80017d8:	4618      	mov	r0, r3
 80017da:	f002 fc57 	bl	800408c <USB_ReadChInterrupts>
 80017de:	4603      	mov	r3, r0
 80017e0:	f003 0308 	and.w	r3, r3, #8
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	d119      	bne.n	800181c <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80017e8:	78fb      	ldrb	r3, [r7, #3]
 80017ea:	015a      	lsls	r2, r3, #5
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	4413      	add	r3, r2
 80017f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80017f4:	461a      	mov	r2, r3
 80017f6:	2308      	movs	r3, #8
 80017f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80017fa:	78fb      	ldrb	r3, [r7, #3]
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	2134      	movs	r1, #52	@ 0x34
 8001800:	fb01 f303 	mul.w	r3, r1, r3
 8001804:	4413      	add	r3, r2
 8001806:	3345      	adds	r3, #69	@ 0x45
 8001808:	2206      	movs	r2, #6
 800180a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	78fa      	ldrb	r2, [r7, #3]
 8001812:	4611      	mov	r1, r2
 8001814:	4618      	mov	r0, r3
 8001816:	f003 f802 	bl	800481e <USB_HC_Halt>
 800181a:	e04c      	b.n	80018b6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	78fa      	ldrb	r2, [r7, #3]
 8001822:	4611      	mov	r1, r2
 8001824:	4618      	mov	r0, r3
 8001826:	f002 fc31 	bl	800408c <USB_ReadChInterrupts>
 800182a:	4603      	mov	r3, r0
 800182c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001830:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001834:	d11a      	bne.n	800186c <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	015a      	lsls	r2, r3, #5
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	4413      	add	r3, r2
 800183e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001842:	461a      	mov	r2, r3
 8001844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001848:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800184a:	78fb      	ldrb	r3, [r7, #3]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	2134      	movs	r1, #52	@ 0x34
 8001850:	fb01 f303 	mul.w	r3, r1, r3
 8001854:	4413      	add	r3, r2
 8001856:	3345      	adds	r3, #69	@ 0x45
 8001858:	2209      	movs	r2, #9
 800185a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	78fa      	ldrb	r2, [r7, #3]
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f002 ffda 	bl	800481e <USB_HC_Halt>
 800186a:	e024      	b.n	80018b6 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	78fa      	ldrb	r2, [r7, #3]
 8001872:	4611      	mov	r1, r2
 8001874:	4618      	mov	r0, r3
 8001876:	f002 fc09 	bl	800408c <USB_ReadChInterrupts>
 800187a:	4603      	mov	r3, r0
 800187c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001880:	2b80      	cmp	r3, #128	@ 0x80
 8001882:	d118      	bne.n	80018b6 <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001884:	78fb      	ldrb	r3, [r7, #3]
 8001886:	015a      	lsls	r2, r3, #5
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	4413      	add	r3, r2
 800188c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001890:	461a      	mov	r2, r3
 8001892:	2380      	movs	r3, #128	@ 0x80
 8001894:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001896:	78fb      	ldrb	r3, [r7, #3]
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	2134      	movs	r1, #52	@ 0x34
 800189c:	fb01 f303 	mul.w	r3, r1, r3
 80018a0:	4413      	add	r3, r2
 80018a2:	3345      	adds	r3, #69	@ 0x45
 80018a4:	2207      	movs	r2, #7
 80018a6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	78fa      	ldrb	r2, [r7, #3]
 80018ae:	4611      	mov	r1, r2
 80018b0:	4618      	mov	r0, r3
 80018b2:	f002 ffb4 	bl	800481e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	78fa      	ldrb	r2, [r7, #3]
 80018bc:	4611      	mov	r1, r2
 80018be:	4618      	mov	r0, r3
 80018c0:	f002 fbe4 	bl	800408c <USB_ReadChInterrupts>
 80018c4:	4603      	mov	r3, r0
 80018c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80018ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018ce:	d111      	bne.n	80018f4 <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	78fa      	ldrb	r2, [r7, #3]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f002 ffa0 	bl	800481e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80018de:	78fb      	ldrb	r3, [r7, #3]
 80018e0:	015a      	lsls	r2, r3, #5
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	4413      	add	r3, r2
 80018e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80018ea:	461a      	mov	r2, r3
 80018ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018f0:	6093      	str	r3, [r2, #8]
 80018f2:	e327      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	78fa      	ldrb	r2, [r7, #3]
 80018fa:	4611      	mov	r1, r2
 80018fc:	4618      	mov	r0, r3
 80018fe:	f002 fbc5 	bl	800408c <USB_ReadChInterrupts>
 8001902:	4603      	mov	r3, r0
 8001904:	f003 0301 	and.w	r3, r3, #1
 8001908:	2b01      	cmp	r3, #1
 800190a:	f040 80c9 	bne.w	8001aa0 <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 800190e:	78fb      	ldrb	r3, [r7, #3]
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	2134      	movs	r1, #52	@ 0x34
 8001914:	fb01 f303 	mul.w	r3, r1, r3
 8001918:	4413      	add	r3, r2
 800191a:	3345      	adds	r3, #69	@ 0x45
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001920:	78fb      	ldrb	r3, [r7, #3]
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	2134      	movs	r1, #52	@ 0x34
 8001926:	fb01 f303 	mul.w	r3, r1, r3
 800192a:	4413      	add	r3, r2
 800192c:	3340      	adds	r3, #64	@ 0x40
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001932:	78fb      	ldrb	r3, [r7, #3]
 8001934:	015a      	lsls	r2, r3, #5
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	4413      	add	r3, r2
 800193a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800193e:	461a      	mov	r2, r3
 8001940:	2301      	movs	r3, #1
 8001942:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001944:	78fb      	ldrb	r3, [r7, #3]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	2134      	movs	r1, #52	@ 0x34
 800194a:	fb01 f303 	mul.w	r3, r1, r3
 800194e:	4413      	add	r3, r2
 8001950:	331d      	adds	r3, #29
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d009      	beq.n	800196c <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001958:	78fb      	ldrb	r3, [r7, #3]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	2134      	movs	r1, #52	@ 0x34
 800195e:	fb01 f303 	mul.w	r3, r1, r3
 8001962:	4413      	add	r3, r2
 8001964:	331d      	adds	r3, #29
 8001966:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001968:	2b02      	cmp	r3, #2
 800196a:	d110      	bne.n	800198e <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	78fa      	ldrb	r2, [r7, #3]
 8001972:	4611      	mov	r1, r2
 8001974:	4618      	mov	r0, r3
 8001976:	f002 ff52 	bl	800481e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800197a:	78fb      	ldrb	r3, [r7, #3]
 800197c:	015a      	lsls	r2, r3, #5
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	4413      	add	r3, r2
 8001982:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001986:	461a      	mov	r2, r3
 8001988:	2310      	movs	r3, #16
 800198a:	6093      	str	r3, [r2, #8]
 800198c:	e039      	b.n	8001a02 <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800198e:	78fb      	ldrb	r3, [r7, #3]
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	2134      	movs	r1, #52	@ 0x34
 8001994:	fb01 f303 	mul.w	r3, r1, r3
 8001998:	4413      	add	r3, r2
 800199a:	331d      	adds	r3, #29
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	d009      	beq.n	80019b6 <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80019a2:	78fb      	ldrb	r3, [r7, #3]
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	2134      	movs	r1, #52	@ 0x34
 80019a8:	fb01 f303 	mul.w	r3, r1, r3
 80019ac:	4413      	add	r3, r2
 80019ae:	331d      	adds	r3, #29
 80019b0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d125      	bne.n	8001a02 <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80019b6:	78fb      	ldrb	r3, [r7, #3]
 80019b8:	015a      	lsls	r2, r3, #5
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	4413      	add	r3, r2
 80019be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	78fa      	ldrb	r2, [r7, #3]
 80019c6:	0151      	lsls	r1, r2, #5
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	440a      	add	r2, r1
 80019cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80019d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019d4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80019d6:	78fb      	ldrb	r3, [r7, #3]
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	2134      	movs	r1, #52	@ 0x34
 80019dc:	fb01 f303 	mul.w	r3, r1, r3
 80019e0:	4413      	add	r3, r2
 80019e2:	3344      	adds	r3, #68	@ 0x44
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80019e8:	78fb      	ldrb	r3, [r7, #3]
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	2134      	movs	r1, #52	@ 0x34
 80019ee:	fb01 f303 	mul.w	r3, r1, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	3344      	adds	r3, #68	@ 0x44
 80019f6:	781a      	ldrb	r2, [r3, #0]
 80019f8:	78fb      	ldrb	r3, [r7, #3]
 80019fa:	4619      	mov	r1, r3
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f005 f971 	bl	8006ce4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	799b      	ldrb	r3, [r3, #6]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d135      	bne.n	8001a76 <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8001a0a:	78fb      	ldrb	r3, [r7, #3]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	2134      	movs	r1, #52	@ 0x34
 8001a10:	fb01 f303 	mul.w	r3, r1, r3
 8001a14:	4413      	add	r3, r2
 8001a16:	3330      	adds	r3, #48	@ 0x30
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	78fa      	ldrb	r2, [r7, #3]
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	2034      	movs	r0, #52	@ 0x34
 8001a20:	fb00 f202 	mul.w	r2, r0, r2
 8001a24:	440a      	add	r2, r1
 8001a26:	321e      	adds	r2, #30
 8001a28:	8812      	ldrh	r2, [r2, #0]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	78fa      	ldrb	r2, [r7, #3]
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	2034      	movs	r0, #52	@ 0x34
 8001a34:	fb00 f202 	mul.w	r2, r0, r2
 8001a38:	440a      	add	r2, r1
 8001a3a:	321e      	adds	r2, #30
 8001a3c:	8812      	ldrh	r2, [r2, #0]
 8001a3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f000 827c 	beq.w	8001f44 <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8001a4c:	78fb      	ldrb	r3, [r7, #3]
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	2134      	movs	r1, #52	@ 0x34
 8001a52:	fb01 f303 	mul.w	r3, r1, r3
 8001a56:	4413      	add	r3, r2
 8001a58:	3334      	adds	r3, #52	@ 0x34
 8001a5a:	781a      	ldrb	r2, [r3, #0]
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	f082 0201 	eor.w	r2, r2, #1
 8001a62:	b2d0      	uxtb	r0, r2
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	2134      	movs	r1, #52	@ 0x34
 8001a68:	fb01 f303 	mul.w	r3, r1, r3
 8001a6c:	4413      	add	r3, r2
 8001a6e:	3334      	adds	r3, #52	@ 0x34
 8001a70:	4602      	mov	r2, r0
 8001a72:	701a      	strb	r2, [r3, #0]
 8001a74:	e266      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8001a76:	78fb      	ldrb	r3, [r7, #3]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	2134      	movs	r1, #52	@ 0x34
 8001a7c:	fb01 f303 	mul.w	r3, r1, r3
 8001a80:	4413      	add	r3, r2
 8001a82:	3334      	adds	r3, #52	@ 0x34
 8001a84:	781a      	ldrb	r2, [r3, #0]
 8001a86:	78fb      	ldrb	r3, [r7, #3]
 8001a88:	f082 0201 	eor.w	r2, r2, #1
 8001a8c:	b2d0      	uxtb	r0, r2
 8001a8e:	687a      	ldr	r2, [r7, #4]
 8001a90:	2134      	movs	r1, #52	@ 0x34
 8001a92:	fb01 f303 	mul.w	r3, r1, r3
 8001a96:	4413      	add	r3, r2
 8001a98:	3334      	adds	r3, #52	@ 0x34
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	701a      	strb	r2, [r3, #0]
 8001a9e:	e251      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	78fa      	ldrb	r2, [r7, #3]
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f002 faef 	bl	800408c <USB_ReadChInterrupts>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	f003 0320 	and.w	r3, r3, #32
 8001ab4:	2b20      	cmp	r3, #32
 8001ab6:	d112      	bne.n	8001ade <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001ab8:	78fb      	ldrb	r3, [r7, #3]
 8001aba:	015a      	lsls	r2, r3, #5
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4413      	add	r3, r2
 8001ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	2320      	movs	r3, #32
 8001ac8:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 8001aca:	78fb      	ldrb	r3, [r7, #3]
 8001acc:	687a      	ldr	r2, [r7, #4]
 8001ace:	2134      	movs	r1, #52	@ 0x34
 8001ad0:	fb01 f303 	mul.w	r3, r1, r3
 8001ad4:	4413      	add	r3, r2
 8001ad6:	333c      	adds	r3, #60	@ 0x3c
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e232      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	78fa      	ldrb	r2, [r7, #3]
 8001ae4:	4611      	mov	r1, r2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f002 fad0 	bl	800408c <USB_ReadChInterrupts>
 8001aec:	4603      	mov	r3, r0
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	f040 818d 	bne.w	8001e12 <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001af8:	78fb      	ldrb	r3, [r7, #3]
 8001afa:	015a      	lsls	r2, r3, #5
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	4413      	add	r3, r2
 8001b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b04:	461a      	mov	r2, r3
 8001b06:	2302      	movs	r3, #2
 8001b08:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 8001b0a:	78fb      	ldrb	r3, [r7, #3]
 8001b0c:	015a      	lsls	r2, r3, #5
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	4413      	add	r3, r2
 8001b12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f040 820c 	bne.w	8001f3e <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001b26:	78fb      	ldrb	r3, [r7, #3]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	2134      	movs	r1, #52	@ 0x34
 8001b2c:	fb01 f303 	mul.w	r3, r1, r3
 8001b30:	4413      	add	r3, r2
 8001b32:	3345      	adds	r3, #69	@ 0x45
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d112      	bne.n	8001b60 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001b3a:	78fb      	ldrb	r3, [r7, #3]
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	2134      	movs	r1, #52	@ 0x34
 8001b40:	fb01 f303 	mul.w	r3, r1, r3
 8001b44:	4413      	add	r3, r2
 8001b46:	3345      	adds	r3, #69	@ 0x45
 8001b48:	2202      	movs	r2, #2
 8001b4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8001b4c:	78fb      	ldrb	r3, [r7, #3]
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	2134      	movs	r1, #52	@ 0x34
 8001b52:	fb01 f303 	mul.w	r3, r1, r3
 8001b56:	4413      	add	r3, r2
 8001b58:	3344      	adds	r3, #68	@ 0x44
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	701a      	strb	r2, [r3, #0]
 8001b5e:	e14a      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001b60:	78fb      	ldrb	r3, [r7, #3]
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	2134      	movs	r1, #52	@ 0x34
 8001b66:	fb01 f303 	mul.w	r3, r1, r3
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3345      	adds	r3, #69	@ 0x45
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b06      	cmp	r3, #6
 8001b72:	d112      	bne.n	8001b9a <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001b74:	78fb      	ldrb	r3, [r7, #3]
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	2134      	movs	r1, #52	@ 0x34
 8001b7a:	fb01 f303 	mul.w	r3, r1, r3
 8001b7e:	4413      	add	r3, r2
 8001b80:	3345      	adds	r3, #69	@ 0x45
 8001b82:	2202      	movs	r2, #2
 8001b84:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8001b86:	78fb      	ldrb	r3, [r7, #3]
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	2134      	movs	r1, #52	@ 0x34
 8001b8c:	fb01 f303 	mul.w	r3, r1, r3
 8001b90:	4413      	add	r3, r2
 8001b92:	3344      	adds	r3, #68	@ 0x44
 8001b94:	2205      	movs	r2, #5
 8001b96:	701a      	strb	r2, [r3, #0]
 8001b98:	e12d      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001b9a:	78fb      	ldrb	r3, [r7, #3]
 8001b9c:	687a      	ldr	r2, [r7, #4]
 8001b9e:	2134      	movs	r1, #52	@ 0x34
 8001ba0:	fb01 f303 	mul.w	r3, r1, r3
 8001ba4:	4413      	add	r3, r2
 8001ba6:	3345      	adds	r3, #69	@ 0x45
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b07      	cmp	r3, #7
 8001bac:	d009      	beq.n	8001bc2 <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8001bae:	78fb      	ldrb	r3, [r7, #3]
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	2134      	movs	r1, #52	@ 0x34
 8001bb4:	fb01 f303 	mul.w	r3, r1, r3
 8001bb8:	4413      	add	r3, r2
 8001bba:	3345      	adds	r3, #69	@ 0x45
 8001bbc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8001bbe:	2b09      	cmp	r3, #9
 8001bc0:	d16d      	bne.n	8001c9e <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001bc2:	78fb      	ldrb	r3, [r7, #3]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	2134      	movs	r1, #52	@ 0x34
 8001bc8:	fb01 f303 	mul.w	r3, r1, r3
 8001bcc:	4413      	add	r3, r2
 8001bce:	3345      	adds	r3, #69	@ 0x45
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001bd4:	78fb      	ldrb	r3, [r7, #3]
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	2234      	movs	r2, #52	@ 0x34
 8001bda:	fb03 f202 	mul.w	r2, r3, r2
 8001bde:	440a      	add	r2, r1
 8001be0:	3240      	adds	r2, #64	@ 0x40
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	3201      	adds	r2, #1
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	2034      	movs	r0, #52	@ 0x34
 8001bea:	fb00 f303 	mul.w	r3, r0, r3
 8001bee:	440b      	add	r3, r1
 8001bf0:	3340      	adds	r3, #64	@ 0x40
 8001bf2:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001bf4:	78fb      	ldrb	r3, [r7, #3]
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	2134      	movs	r1, #52	@ 0x34
 8001bfa:	fb01 f303 	mul.w	r3, r1, r3
 8001bfe:	4413      	add	r3, r2
 8001c00:	3340      	adds	r3, #64	@ 0x40
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d912      	bls.n	8001c2e <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8001c08:	78fb      	ldrb	r3, [r7, #3]
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	2134      	movs	r1, #52	@ 0x34
 8001c0e:	fb01 f303 	mul.w	r3, r1, r3
 8001c12:	4413      	add	r3, r2
 8001c14:	3340      	adds	r3, #64	@ 0x40
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8001c1a:	78fb      	ldrb	r3, [r7, #3]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	2134      	movs	r1, #52	@ 0x34
 8001c20:	fb01 f303 	mul.w	r3, r1, r3
 8001c24:	4413      	add	r3, r2
 8001c26:	3344      	adds	r3, #68	@ 0x44
 8001c28:	2204      	movs	r2, #4
 8001c2a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001c2c:	e0e2      	b.n	8001df4 <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001c2e:	78fb      	ldrb	r3, [r7, #3]
 8001c30:	687a      	ldr	r2, [r7, #4]
 8001c32:	2134      	movs	r1, #52	@ 0x34
 8001c34:	fb01 f303 	mul.w	r3, r1, r3
 8001c38:	4413      	add	r3, r2
 8001c3a:	3344      	adds	r3, #68	@ 0x44
 8001c3c:	2202      	movs	r2, #2
 8001c3e:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c40:	78fb      	ldrb	r3, [r7, #3]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	2134      	movs	r1, #52	@ 0x34
 8001c46:	fb01 f303 	mul.w	r3, r1, r3
 8001c4a:	4413      	add	r3, r2
 8001c4c:	331d      	adds	r3, #29
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d00a      	beq.n	8001c6a <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001c54:	78fb      	ldrb	r3, [r7, #3]
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	2134      	movs	r1, #52	@ 0x34
 8001c5a:	fb01 f303 	mul.w	r3, r1, r3
 8001c5e:	4413      	add	r3, r2
 8001c60:	331d      	adds	r3, #29
 8001c62:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	f040 80c5 	bne.w	8001df4 <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001c6a:	78fb      	ldrb	r3, [r7, #3]
 8001c6c:	015a      	lsls	r2, r3, #5
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	4413      	add	r3, r2
 8001c72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001c80:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001c88:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001c8a:	78fb      	ldrb	r3, [r7, #3]
 8001c8c:	015a      	lsls	r2, r3, #5
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	4413      	add	r3, r2
 8001c92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c96:	461a      	mov	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001c9c:	e0aa      	b.n	8001df4 <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8001c9e:	78fb      	ldrb	r3, [r7, #3]
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	2134      	movs	r1, #52	@ 0x34
 8001ca4:	fb01 f303 	mul.w	r3, r1, r3
 8001ca8:	4413      	add	r3, r2
 8001caa:	3345      	adds	r3, #69	@ 0x45
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	2b05      	cmp	r3, #5
 8001cb0:	d109      	bne.n	8001cc6 <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001cb2:	78fb      	ldrb	r3, [r7, #3]
 8001cb4:	687a      	ldr	r2, [r7, #4]
 8001cb6:	2134      	movs	r1, #52	@ 0x34
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	4413      	add	r3, r2
 8001cbe:	3345      	adds	r3, #69	@ 0x45
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	701a      	strb	r2, [r3, #0]
 8001cc4:	e097      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8001cc6:	78fb      	ldrb	r3, [r7, #3]
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	2134      	movs	r1, #52	@ 0x34
 8001ccc:	fb01 f303 	mul.w	r3, r1, r3
 8001cd0:	4413      	add	r3, r2
 8001cd2:	3345      	adds	r3, #69	@ 0x45
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b03      	cmp	r3, #3
 8001cd8:	d109      	bne.n	8001cee <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001cda:	78fb      	ldrb	r3, [r7, #3]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	2134      	movs	r1, #52	@ 0x34
 8001ce0:	fb01 f303 	mul.w	r3, r1, r3
 8001ce4:	4413      	add	r3, r2
 8001ce6:	3345      	adds	r3, #69	@ 0x45
 8001ce8:	2202      	movs	r2, #2
 8001cea:	701a      	strb	r2, [r3, #0]
 8001cec:	e083      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8001cee:	78fb      	ldrb	r3, [r7, #3]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	2134      	movs	r1, #52	@ 0x34
 8001cf4:	fb01 f303 	mul.w	r3, r1, r3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3345      	adds	r3, #69	@ 0x45
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b04      	cmp	r3, #4
 8001d00:	d13f      	bne.n	8001d82 <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001d02:	78fb      	ldrb	r3, [r7, #3]
 8001d04:	687a      	ldr	r2, [r7, #4]
 8001d06:	2134      	movs	r1, #52	@ 0x34
 8001d08:	fb01 f303 	mul.w	r3, r1, r3
 8001d0c:	4413      	add	r3, r2
 8001d0e:	3345      	adds	r3, #69	@ 0x45
 8001d10:	2202      	movs	r2, #2
 8001d12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	2134      	movs	r1, #52	@ 0x34
 8001d1a:	fb01 f303 	mul.w	r3, r1, r3
 8001d1e:	4413      	add	r3, r2
 8001d20:	3344      	adds	r3, #68	@ 0x44
 8001d22:	2202      	movs	r2, #2
 8001d24:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001d26:	78fb      	ldrb	r3, [r7, #3]
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	2134      	movs	r1, #52	@ 0x34
 8001d2c:	fb01 f303 	mul.w	r3, r1, r3
 8001d30:	4413      	add	r3, r2
 8001d32:	331d      	adds	r3, #29
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d009      	beq.n	8001d4e <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001d3a:	78fb      	ldrb	r3, [r7, #3]
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	2134      	movs	r1, #52	@ 0x34
 8001d40:	fb01 f303 	mul.w	r3, r1, r3
 8001d44:	4413      	add	r3, r2
 8001d46:	331d      	adds	r3, #29
 8001d48:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d153      	bne.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001d4e:	78fb      	ldrb	r3, [r7, #3]
 8001d50:	015a      	lsls	r2, r3, #5
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4413      	add	r3, r2
 8001d56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001d64:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001d6c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001d6e:	78fb      	ldrb	r3, [r7, #3]
 8001d70:	015a      	lsls	r2, r3, #5
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	4413      	add	r3, r2
 8001d76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	e039      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8001d82:	78fb      	ldrb	r3, [r7, #3]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	2134      	movs	r1, #52	@ 0x34
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	4413      	add	r3, r2
 8001d8e:	3345      	adds	r3, #69	@ 0x45
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d122      	bne.n	8001ddc <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001d96:	78fb      	ldrb	r3, [r7, #3]
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	2134      	movs	r1, #52	@ 0x34
 8001d9c:	fb01 f303 	mul.w	r3, r1, r3
 8001da0:	4413      	add	r3, r2
 8001da2:	3345      	adds	r3, #69	@ 0x45
 8001da4:	2202      	movs	r2, #2
 8001da6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001da8:	78fb      	ldrb	r3, [r7, #3]
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	2234      	movs	r2, #52	@ 0x34
 8001dae:	fb03 f202 	mul.w	r2, r3, r2
 8001db2:	440a      	add	r2, r1
 8001db4:	3240      	adds	r2, #64	@ 0x40
 8001db6:	6812      	ldr	r2, [r2, #0]
 8001db8:	3201      	adds	r2, #1
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	2034      	movs	r0, #52	@ 0x34
 8001dbe:	fb00 f303 	mul.w	r3, r0, r3
 8001dc2:	440b      	add	r3, r1
 8001dc4:	3340      	adds	r3, #64	@ 0x40
 8001dc6:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8001dc8:	78fb      	ldrb	r3, [r7, #3]
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	2134      	movs	r1, #52	@ 0x34
 8001dce:	fb01 f303 	mul.w	r3, r1, r3
 8001dd2:	4413      	add	r3, r2
 8001dd4:	3344      	adds	r3, #68	@ 0x44
 8001dd6:	2204      	movs	r2, #4
 8001dd8:	701a      	strb	r2, [r3, #0]
 8001dda:	e00c      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8001ddc:	78fb      	ldrb	r3, [r7, #3]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	2134      	movs	r1, #52	@ 0x34
 8001de2:	fb01 f303 	mul.w	r3, r1, r3
 8001de6:	4413      	add	r3, r2
 8001de8:	3345      	adds	r3, #69	@ 0x45
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	f000 80a8 	beq.w	8001f42 <HCD_HC_IN_IRQHandler+0x824>
 8001df2:	e000      	b.n	8001df6 <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001df4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001df6:	78fb      	ldrb	r3, [r7, #3]
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	2134      	movs	r1, #52	@ 0x34
 8001dfc:	fb01 f303 	mul.w	r3, r1, r3
 8001e00:	4413      	add	r3, r2
 8001e02:	3344      	adds	r3, #68	@ 0x44
 8001e04:	781a      	ldrb	r2, [r3, #0]
 8001e06:	78fb      	ldrb	r3, [r7, #3]
 8001e08:	4619      	mov	r1, r3
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f004 ff6a 	bl	8006ce4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001e10:	e098      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	78fa      	ldrb	r2, [r7, #3]
 8001e18:	4611      	mov	r1, r2
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f002 f936 	bl	800408c <USB_ReadChInterrupts>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e26:	2b40      	cmp	r3, #64	@ 0x40
 8001e28:	d122      	bne.n	8001e70 <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8001e2a:	78fb      	ldrb	r3, [r7, #3]
 8001e2c:	015a      	lsls	r2, r3, #5
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	4413      	add	r3, r2
 8001e32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e36:	461a      	mov	r2, r3
 8001e38:	2340      	movs	r3, #64	@ 0x40
 8001e3a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8001e3c:	78fb      	ldrb	r3, [r7, #3]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	2134      	movs	r1, #52	@ 0x34
 8001e42:	fb01 f303 	mul.w	r3, r1, r3
 8001e46:	4413      	add	r3, r2
 8001e48:	3345      	adds	r3, #69	@ 0x45
 8001e4a:	2205      	movs	r2, #5
 8001e4c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001e4e:	78fb      	ldrb	r3, [r7, #3]
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	2134      	movs	r1, #52	@ 0x34
 8001e54:	fb01 f303 	mul.w	r3, r1, r3
 8001e58:	4413      	add	r3, r2
 8001e5a:	3340      	adds	r3, #64	@ 0x40
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	78fa      	ldrb	r2, [r7, #3]
 8001e66:	4611      	mov	r1, r2
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f002 fcd8 	bl	800481e <USB_HC_Halt>
 8001e6e:	e069      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	78fa      	ldrb	r2, [r7, #3]
 8001e76:	4611      	mov	r1, r2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f002 f907 	bl	800408c <USB_ReadChInterrupts>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f003 0310 	and.w	r3, r3, #16
 8001e84:	2b10      	cmp	r3, #16
 8001e86:	d15d      	bne.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001e88:	78fb      	ldrb	r3, [r7, #3]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	2134      	movs	r1, #52	@ 0x34
 8001e8e:	fb01 f303 	mul.w	r3, r1, r3
 8001e92:	4413      	add	r3, r2
 8001e94:	331d      	adds	r3, #29
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b03      	cmp	r3, #3
 8001e9a:	d119      	bne.n	8001ed0 <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8001e9c:	78fb      	ldrb	r3, [r7, #3]
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	2134      	movs	r1, #52	@ 0x34
 8001ea2:	fb01 f303 	mul.w	r3, r1, r3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	3340      	adds	r3, #64	@ 0x40
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	2134      	movs	r1, #52	@ 0x34
 8001eb4:	fb01 f303 	mul.w	r3, r1, r3
 8001eb8:	4413      	add	r3, r2
 8001eba:	3345      	adds	r3, #69	@ 0x45
 8001ebc:	2204      	movs	r2, #4
 8001ebe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	78fa      	ldrb	r2, [r7, #3]
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f002 fca8 	bl	800481e <USB_HC_Halt>
 8001ece:	e02c      	b.n	8001f2a <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001ed0:	78fb      	ldrb	r3, [r7, #3]
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	2134      	movs	r1, #52	@ 0x34
 8001ed6:	fb01 f303 	mul.w	r3, r1, r3
 8001eda:	4413      	add	r3, r2
 8001edc:	331d      	adds	r3, #29
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d009      	beq.n	8001ef8 <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001ee4:	78fb      	ldrb	r3, [r7, #3]
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	2134      	movs	r1, #52	@ 0x34
 8001eea:	fb01 f303 	mul.w	r3, r1, r3
 8001eee:	4413      	add	r3, r2
 8001ef0:	331d      	adds	r3, #29
 8001ef2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d118      	bne.n	8001f2a <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	2134      	movs	r1, #52	@ 0x34
 8001efe:	fb01 f303 	mul.w	r3, r1, r3
 8001f02:	4413      	add	r3, r2
 8001f04:	3340      	adds	r3, #64	@ 0x40
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8001f0a:	78fb      	ldrb	r3, [r7, #3]
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	2134      	movs	r1, #52	@ 0x34
 8001f10:	fb01 f303 	mul.w	r3, r1, r3
 8001f14:	4413      	add	r3, r2
 8001f16:	3345      	adds	r3, #69	@ 0x45
 8001f18:	2204      	movs	r2, #4
 8001f1a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	78fa      	ldrb	r2, [r7, #3]
 8001f22:	4611      	mov	r1, r2
 8001f24:	4618      	mov	r0, r3
 8001f26:	f002 fc7a 	bl	800481e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001f2a:	78fb      	ldrb	r3, [r7, #3]
 8001f2c:	015a      	lsls	r2, r3, #5
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	4413      	add	r3, r2
 8001f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f36:	461a      	mov	r2, r3
 8001f38:	2310      	movs	r3, #16
 8001f3a:	6093      	str	r3, [r2, #8]
 8001f3c:	e002      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
      return;
 8001f3e:	bf00      	nop
 8001f40:	e000      	b.n	8001f44 <HCD_HC_IN_IRQHandler+0x826>
        return;
 8001f42:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8001f44:	3718      	adds	r7, #24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b086      	sub	sp, #24
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	460b      	mov	r3, r1
 8001f54:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	78fa      	ldrb	r2, [r7, #3]
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f002 f88f 	bl	800408c <USB_ReadChInterrupts>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d119      	bne.n	8001fac <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f78:	78fb      	ldrb	r3, [r7, #3]
 8001f7a:	015a      	lsls	r2, r3, #5
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	4413      	add	r3, r2
 8001f80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f84:	461a      	mov	r2, r3
 8001f86:	2304      	movs	r3, #4
 8001f88:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f8a:	78fb      	ldrb	r3, [r7, #3]
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	2134      	movs	r1, #52	@ 0x34
 8001f90:	fb01 f303 	mul.w	r3, r1, r3
 8001f94:	4413      	add	r3, r2
 8001f96:	3345      	adds	r3, #69	@ 0x45
 8001f98:	2207      	movs	r2, #7
 8001f9a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	78fa      	ldrb	r2, [r7, #3]
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f002 fc3a 	bl	800481e <USB_HC_Halt>
 8001faa:	e26f      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	78fa      	ldrb	r2, [r7, #3]
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f002 f869 	bl	800408c <USB_ReadChInterrupts>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	f003 0320 	and.w	r3, r3, #32
 8001fc0:	2b20      	cmp	r3, #32
 8001fc2:	d109      	bne.n	8001fd8 <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001fc4:	78fb      	ldrb	r3, [r7, #3]
 8001fc6:	015a      	lsls	r2, r3, #5
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	4413      	add	r3, r2
 8001fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	2320      	movs	r3, #32
 8001fd4:	6093      	str	r3, [r2, #8]
 8001fd6:	e259      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	78fa      	ldrb	r2, [r7, #3]
 8001fde:	4611      	mov	r1, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f002 f853 	bl	800408c <USB_ReadChInterrupts>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001fec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ff0:	d111      	bne.n	8002016 <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001ff2:	78fb      	ldrb	r3, [r7, #3]
 8001ff4:	015a      	lsls	r2, r3, #5
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ffe:	461a      	mov	r2, r3
 8002000:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002004:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	78fa      	ldrb	r2, [r7, #3]
 800200c:	4611      	mov	r1, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f002 fc05 	bl	800481e <USB_HC_Halt>
 8002014:	e23a      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	78fa      	ldrb	r2, [r7, #3]
 800201c:	4611      	mov	r1, r2
 800201e:	4618      	mov	r0, r3
 8002020:	f002 f834 	bl	800408c <USB_ReadChInterrupts>
 8002024:	4603      	mov	r3, r0
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b01      	cmp	r3, #1
 800202c:	d122      	bne.n	8002074 <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800202e:	78fb      	ldrb	r3, [r7, #3]
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	2134      	movs	r1, #52	@ 0x34
 8002034:	fb01 f303 	mul.w	r3, r1, r3
 8002038:	4413      	add	r3, r2
 800203a:	3340      	adds	r3, #64	@ 0x40
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002040:	78fb      	ldrb	r3, [r7, #3]
 8002042:	015a      	lsls	r2, r3, #5
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4413      	add	r3, r2
 8002048:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800204c:	461a      	mov	r2, r3
 800204e:	2301      	movs	r3, #1
 8002050:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002052:	78fb      	ldrb	r3, [r7, #3]
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	2134      	movs	r1, #52	@ 0x34
 8002058:	fb01 f303 	mul.w	r3, r1, r3
 800205c:	4413      	add	r3, r2
 800205e:	3345      	adds	r3, #69	@ 0x45
 8002060:	2201      	movs	r2, #1
 8002062:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	78fa      	ldrb	r2, [r7, #3]
 800206a:	4611      	mov	r1, r2
 800206c:	4618      	mov	r0, r3
 800206e:	f002 fbd6 	bl	800481e <USB_HC_Halt>
 8002072:	e20b      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	4611      	mov	r1, r2
 800207c:	4618      	mov	r0, r3
 800207e:	f002 f805 	bl	800408c <USB_ReadChInterrupts>
 8002082:	4603      	mov	r3, r0
 8002084:	f003 0308 	and.w	r3, r3, #8
 8002088:	2b08      	cmp	r3, #8
 800208a:	d119      	bne.n	80020c0 <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	015a      	lsls	r2, r3, #5
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	4413      	add	r3, r2
 8002094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002098:	461a      	mov	r2, r3
 800209a:	2308      	movs	r3, #8
 800209c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800209e:	78fb      	ldrb	r3, [r7, #3]
 80020a0:	687a      	ldr	r2, [r7, #4]
 80020a2:	2134      	movs	r1, #52	@ 0x34
 80020a4:	fb01 f303 	mul.w	r3, r1, r3
 80020a8:	4413      	add	r3, r2
 80020aa:	3345      	adds	r3, #69	@ 0x45
 80020ac:	2206      	movs	r2, #6
 80020ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	78fa      	ldrb	r2, [r7, #3]
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f002 fbb0 	bl	800481e <USB_HC_Halt>
 80020be:	e1e5      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	78fa      	ldrb	r2, [r7, #3]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f001 ffdf 	bl	800408c <USB_ReadChInterrupts>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f003 0310 	and.w	r3, r3, #16
 80020d4:	2b10      	cmp	r3, #16
 80020d6:	d122      	bne.n	800211e <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80020d8:	78fb      	ldrb	r3, [r7, #3]
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	2134      	movs	r1, #52	@ 0x34
 80020de:	fb01 f303 	mul.w	r3, r1, r3
 80020e2:	4413      	add	r3, r2
 80020e4:	3340      	adds	r3, #64	@ 0x40
 80020e6:	2200      	movs	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80020ea:	78fb      	ldrb	r3, [r7, #3]
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	2134      	movs	r1, #52	@ 0x34
 80020f0:	fb01 f303 	mul.w	r3, r1, r3
 80020f4:	4413      	add	r3, r2
 80020f6:	3345      	adds	r3, #69	@ 0x45
 80020f8:	2204      	movs	r2, #4
 80020fa:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	78fa      	ldrb	r2, [r7, #3]
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f002 fb8a 	bl	800481e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800210a:	78fb      	ldrb	r3, [r7, #3]
 800210c:	015a      	lsls	r2, r3, #5
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	4413      	add	r3, r2
 8002112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002116:	461a      	mov	r2, r3
 8002118:	2310      	movs	r3, #16
 800211a:	6093      	str	r3, [r2, #8]
 800211c:	e1b6      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	78fa      	ldrb	r2, [r7, #3]
 8002124:	4611      	mov	r1, r2
 8002126:	4618      	mov	r0, r3
 8002128:	f001 ffb0 	bl	800408c <USB_ReadChInterrupts>
 800212c:	4603      	mov	r3, r0
 800212e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002132:	2b80      	cmp	r3, #128	@ 0x80
 8002134:	d119      	bne.n	800216a <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8002136:	78fb      	ldrb	r3, [r7, #3]
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	2134      	movs	r1, #52	@ 0x34
 800213c:	fb01 f303 	mul.w	r3, r1, r3
 8002140:	4413      	add	r3, r2
 8002142:	3345      	adds	r3, #69	@ 0x45
 8002144:	2207      	movs	r2, #7
 8002146:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	78fa      	ldrb	r2, [r7, #3]
 800214e:	4611      	mov	r1, r2
 8002150:	4618      	mov	r0, r3
 8002152:	f002 fb64 	bl	800481e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	015a      	lsls	r2, r3, #5
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	4413      	add	r3, r2
 800215e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002162:	461a      	mov	r2, r3
 8002164:	2380      	movs	r3, #128	@ 0x80
 8002166:	6093      	str	r3, [r2, #8]
 8002168:	e190      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	78fa      	ldrb	r2, [r7, #3]
 8002170:	4611      	mov	r1, r2
 8002172:	4618      	mov	r0, r3
 8002174:	f001 ff8a 	bl	800408c <USB_ReadChInterrupts>
 8002178:	4603      	mov	r3, r0
 800217a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800217e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002182:	d11a      	bne.n	80021ba <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	2134      	movs	r1, #52	@ 0x34
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	4413      	add	r3, r2
 8002190:	3345      	adds	r3, #69	@ 0x45
 8002192:	2209      	movs	r2, #9
 8002194:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	78fa      	ldrb	r2, [r7, #3]
 800219c:	4611      	mov	r1, r2
 800219e:	4618      	mov	r0, r3
 80021a0:	f002 fb3d 	bl	800481e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80021a4:	78fb      	ldrb	r3, [r7, #3]
 80021a6:	015a      	lsls	r2, r3, #5
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	4413      	add	r3, r2
 80021ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021b0:	461a      	mov	r2, r3
 80021b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021b6:	6093      	str	r3, [r2, #8]
 80021b8:	e168      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	78fa      	ldrb	r2, [r7, #3]
 80021c0:	4611      	mov	r1, r2
 80021c2:	4618      	mov	r0, r3
 80021c4:	f001 ff62 	bl	800408c <USB_ReadChInterrupts>
 80021c8:	4603      	mov	r3, r0
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	f040 8159 	bne.w	8002486 <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80021d4:	78fb      	ldrb	r3, [r7, #3]
 80021d6:	015a      	lsls	r2, r3, #5
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	4413      	add	r3, r2
 80021dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021e0:	461a      	mov	r2, r3
 80021e2:	2302      	movs	r3, #2
 80021e4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80021e6:	78fb      	ldrb	r3, [r7, #3]
 80021e8:	687a      	ldr	r2, [r7, #4]
 80021ea:	2134      	movs	r1, #52	@ 0x34
 80021ec:	fb01 f303 	mul.w	r3, r1, r3
 80021f0:	4413      	add	r3, r2
 80021f2:	3345      	adds	r3, #69	@ 0x45
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d17c      	bne.n	80022f4 <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021fa:	78fb      	ldrb	r3, [r7, #3]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	2134      	movs	r1, #52	@ 0x34
 8002200:	fb01 f303 	mul.w	r3, r1, r3
 8002204:	4413      	add	r3, r2
 8002206:	3345      	adds	r3, #69	@ 0x45
 8002208:	2202      	movs	r2, #2
 800220a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800220c:	78fb      	ldrb	r3, [r7, #3]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	2134      	movs	r1, #52	@ 0x34
 8002212:	fb01 f303 	mul.w	r3, r1, r3
 8002216:	4413      	add	r3, r2
 8002218:	3344      	adds	r3, #68	@ 0x44
 800221a:	2201      	movs	r2, #1
 800221c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800221e:	78fb      	ldrb	r3, [r7, #3]
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	2134      	movs	r1, #52	@ 0x34
 8002224:	fb01 f303 	mul.w	r3, r1, r3
 8002228:	4413      	add	r3, r2
 800222a:	331d      	adds	r3, #29
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b01      	cmp	r3, #1
 8002230:	f000 811b 	beq.w	800246a <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	799b      	ldrb	r3, [r3, #6]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d113      	bne.n	8002264 <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800223c:	78fb      	ldrb	r3, [r7, #3]
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	2134      	movs	r1, #52	@ 0x34
 8002242:	fb01 f303 	mul.w	r3, r1, r3
 8002246:	4413      	add	r3, r2
 8002248:	3335      	adds	r3, #53	@ 0x35
 800224a:	781a      	ldrb	r2, [r3, #0]
 800224c:	78fb      	ldrb	r3, [r7, #3]
 800224e:	f082 0201 	eor.w	r2, r2, #1
 8002252:	b2d0      	uxtb	r0, r2
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	2134      	movs	r1, #52	@ 0x34
 8002258:	fb01 f303 	mul.w	r3, r1, r3
 800225c:	4413      	add	r3, r2
 800225e:	3335      	adds	r3, #53	@ 0x35
 8002260:	4602      	mov	r2, r0
 8002262:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	799b      	ldrb	r3, [r3, #6]
 8002268:	2b01      	cmp	r3, #1
 800226a:	f040 80fe 	bne.w	800246a <HCD_HC_OUT_IRQHandler+0x520>
 800226e:	78fb      	ldrb	r3, [r7, #3]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	2134      	movs	r1, #52	@ 0x34
 8002274:	fb01 f303 	mul.w	r3, r1, r3
 8002278:	4413      	add	r3, r2
 800227a:	332c      	adds	r3, #44	@ 0x2c
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 80f3 	beq.w	800246a <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002284:	78fb      	ldrb	r3, [r7, #3]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	2134      	movs	r1, #52	@ 0x34
 800228a:	fb01 f303 	mul.w	r3, r1, r3
 800228e:	4413      	add	r3, r2
 8002290:	332c      	adds	r3, #44	@ 0x2c
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	78fa      	ldrb	r2, [r7, #3]
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	2034      	movs	r0, #52	@ 0x34
 800229a:	fb00 f202 	mul.w	r2, r0, r2
 800229e:	440a      	add	r2, r1
 80022a0:	321e      	adds	r2, #30
 80022a2:	8812      	ldrh	r2, [r2, #0]
 80022a4:	4413      	add	r3, r2
 80022a6:	3b01      	subs	r3, #1
 80022a8:	78fa      	ldrb	r2, [r7, #3]
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	2034      	movs	r0, #52	@ 0x34
 80022ae:	fb00 f202 	mul.w	r2, r0, r2
 80022b2:	440a      	add	r2, r1
 80022b4:	321e      	adds	r2, #30
 80022b6:	8812      	ldrh	r2, [r2, #0]
 80022b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80022bc:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	f000 80d0 	beq.w	800246a <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80022ca:	78fb      	ldrb	r3, [r7, #3]
 80022cc:	687a      	ldr	r2, [r7, #4]
 80022ce:	2134      	movs	r1, #52	@ 0x34
 80022d0:	fb01 f303 	mul.w	r3, r1, r3
 80022d4:	4413      	add	r3, r2
 80022d6:	3335      	adds	r3, #53	@ 0x35
 80022d8:	781a      	ldrb	r2, [r3, #0]
 80022da:	78fb      	ldrb	r3, [r7, #3]
 80022dc:	f082 0201 	eor.w	r2, r2, #1
 80022e0:	b2d0      	uxtb	r0, r2
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	2134      	movs	r1, #52	@ 0x34
 80022e6:	fb01 f303 	mul.w	r3, r1, r3
 80022ea:	4413      	add	r3, r2
 80022ec:	3335      	adds	r3, #53	@ 0x35
 80022ee:	4602      	mov	r2, r0
 80022f0:	701a      	strb	r2, [r3, #0]
 80022f2:	e0ba      	b.n	800246a <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80022f4:	78fb      	ldrb	r3, [r7, #3]
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	2134      	movs	r1, #52	@ 0x34
 80022fa:	fb01 f303 	mul.w	r3, r1, r3
 80022fe:	4413      	add	r3, r2
 8002300:	3345      	adds	r3, #69	@ 0x45
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b03      	cmp	r3, #3
 8002306:	d109      	bne.n	800231c <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002308:	78fb      	ldrb	r3, [r7, #3]
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	2134      	movs	r1, #52	@ 0x34
 800230e:	fb01 f303 	mul.w	r3, r1, r3
 8002312:	4413      	add	r3, r2
 8002314:	3345      	adds	r3, #69	@ 0x45
 8002316:	2202      	movs	r2, #2
 8002318:	701a      	strb	r2, [r3, #0]
 800231a:	e0a6      	b.n	800246a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800231c:	78fb      	ldrb	r3, [r7, #3]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	2134      	movs	r1, #52	@ 0x34
 8002322:	fb01 f303 	mul.w	r3, r1, r3
 8002326:	4413      	add	r3, r2
 8002328:	3345      	adds	r3, #69	@ 0x45
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b04      	cmp	r3, #4
 800232e:	d112      	bne.n	8002356 <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002330:	78fb      	ldrb	r3, [r7, #3]
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	2134      	movs	r1, #52	@ 0x34
 8002336:	fb01 f303 	mul.w	r3, r1, r3
 800233a:	4413      	add	r3, r2
 800233c:	3345      	adds	r3, #69	@ 0x45
 800233e:	2202      	movs	r2, #2
 8002340:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002342:	78fb      	ldrb	r3, [r7, #3]
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	2134      	movs	r1, #52	@ 0x34
 8002348:	fb01 f303 	mul.w	r3, r1, r3
 800234c:	4413      	add	r3, r2
 800234e:	3344      	adds	r3, #68	@ 0x44
 8002350:	2202      	movs	r2, #2
 8002352:	701a      	strb	r2, [r3, #0]
 8002354:	e089      	b.n	800246a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002356:	78fb      	ldrb	r3, [r7, #3]
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	2134      	movs	r1, #52	@ 0x34
 800235c:	fb01 f303 	mul.w	r3, r1, r3
 8002360:	4413      	add	r3, r2
 8002362:	3345      	adds	r3, #69	@ 0x45
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b06      	cmp	r3, #6
 8002368:	d112      	bne.n	8002390 <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800236a:	78fb      	ldrb	r3, [r7, #3]
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	2134      	movs	r1, #52	@ 0x34
 8002370:	fb01 f303 	mul.w	r3, r1, r3
 8002374:	4413      	add	r3, r2
 8002376:	3345      	adds	r3, #69	@ 0x45
 8002378:	2202      	movs	r2, #2
 800237a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800237c:	78fb      	ldrb	r3, [r7, #3]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	2134      	movs	r1, #52	@ 0x34
 8002382:	fb01 f303 	mul.w	r3, r1, r3
 8002386:	4413      	add	r3, r2
 8002388:	3344      	adds	r3, #68	@ 0x44
 800238a:	2205      	movs	r2, #5
 800238c:	701a      	strb	r2, [r3, #0]
 800238e:	e06c      	b.n	800246a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002390:	78fb      	ldrb	r3, [r7, #3]
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	2134      	movs	r1, #52	@ 0x34
 8002396:	fb01 f303 	mul.w	r3, r1, r3
 800239a:	4413      	add	r3, r2
 800239c:	3345      	adds	r3, #69	@ 0x45
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b07      	cmp	r3, #7
 80023a2:	d009      	beq.n	80023b8 <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80023a4:	78fb      	ldrb	r3, [r7, #3]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	2134      	movs	r1, #52	@ 0x34
 80023aa:	fb01 f303 	mul.w	r3, r1, r3
 80023ae:	4413      	add	r3, r2
 80023b0:	3345      	adds	r3, #69	@ 0x45
 80023b2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80023b4:	2b09      	cmp	r3, #9
 80023b6:	d168      	bne.n	800248a <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023b8:	78fb      	ldrb	r3, [r7, #3]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	2134      	movs	r1, #52	@ 0x34
 80023be:	fb01 f303 	mul.w	r3, r1, r3
 80023c2:	4413      	add	r3, r2
 80023c4:	3345      	adds	r3, #69	@ 0x45
 80023c6:	2202      	movs	r2, #2
 80023c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80023ca:	78fb      	ldrb	r3, [r7, #3]
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	2234      	movs	r2, #52	@ 0x34
 80023d0:	fb03 f202 	mul.w	r2, r3, r2
 80023d4:	440a      	add	r2, r1
 80023d6:	3240      	adds	r2, #64	@ 0x40
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	3201      	adds	r2, #1
 80023dc:	6879      	ldr	r1, [r7, #4]
 80023de:	2034      	movs	r0, #52	@ 0x34
 80023e0:	fb00 f303 	mul.w	r3, r0, r3
 80023e4:	440b      	add	r3, r1
 80023e6:	3340      	adds	r3, #64	@ 0x40
 80023e8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023ea:	78fb      	ldrb	r3, [r7, #3]
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	2134      	movs	r1, #52	@ 0x34
 80023f0:	fb01 f303 	mul.w	r3, r1, r3
 80023f4:	4413      	add	r3, r2
 80023f6:	3340      	adds	r3, #64	@ 0x40
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d912      	bls.n	8002424 <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80023fe:	78fb      	ldrb	r3, [r7, #3]
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	2134      	movs	r1, #52	@ 0x34
 8002404:	fb01 f303 	mul.w	r3, r1, r3
 8002408:	4413      	add	r3, r2
 800240a:	3340      	adds	r3, #64	@ 0x40
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002410:	78fb      	ldrb	r3, [r7, #3]
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	2134      	movs	r1, #52	@ 0x34
 8002416:	fb01 f303 	mul.w	r3, r1, r3
 800241a:	4413      	add	r3, r2
 800241c:	3344      	adds	r3, #68	@ 0x44
 800241e:	2204      	movs	r2, #4
 8002420:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002422:	e021      	b.n	8002468 <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	2134      	movs	r1, #52	@ 0x34
 800242a:	fb01 f303 	mul.w	r3, r1, r3
 800242e:	4413      	add	r3, r2
 8002430:	3344      	adds	r3, #68	@ 0x44
 8002432:	2202      	movs	r2, #2
 8002434:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002436:	78fb      	ldrb	r3, [r7, #3]
 8002438:	015a      	lsls	r2, r3, #5
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	4413      	add	r3, r2
 800243e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800244c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002454:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002456:	78fb      	ldrb	r3, [r7, #3]
 8002458:	015a      	lsls	r2, r3, #5
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4413      	add	r3, r2
 800245e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002462:	461a      	mov	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002468:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800246a:	78fb      	ldrb	r3, [r7, #3]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	2134      	movs	r1, #52	@ 0x34
 8002470:	fb01 f303 	mul.w	r3, r1, r3
 8002474:	4413      	add	r3, r2
 8002476:	3344      	adds	r3, #68	@ 0x44
 8002478:	781a      	ldrb	r2, [r3, #0]
 800247a:	78fb      	ldrb	r3, [r7, #3]
 800247c:	4619      	mov	r1, r3
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f004 fc30 	bl	8006ce4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002484:	e002      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002486:	bf00      	nop
 8002488:	e000      	b.n	800248c <HCD_HC_OUT_IRQHandler+0x542>
      return;
 800248a:	bf00      	nop
  }
}
 800248c:	3718      	adds	r7, #24
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b08a      	sub	sp, #40	@ 0x28
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	0c5b      	lsrs	r3, r3, #17
 80024b8:	f003 030f 	and.w	r3, r3, #15
 80024bc:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	091b      	lsrs	r3, r3, #4
 80024c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024c6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d004      	beq.n	80024d8 <HCD_RXQLVL_IRQHandler+0x46>
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	2b05      	cmp	r3, #5
 80024d2:	f000 80a9 	beq.w	8002628 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80024d6:	e0aa      	b.n	800262e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	f000 80a6 	beq.w	800262c <HCD_RXQLVL_IRQHandler+0x19a>
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	2134      	movs	r1, #52	@ 0x34
 80024e6:	fb01 f303 	mul.w	r3, r1, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	3324      	adds	r3, #36	@ 0x24
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 809b 	beq.w	800262c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	2134      	movs	r1, #52	@ 0x34
 80024fc:	fb01 f303 	mul.w	r3, r1, r3
 8002500:	4413      	add	r3, r2
 8002502:	3330      	adds	r3, #48	@ 0x30
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	441a      	add	r2, r3
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	2034      	movs	r0, #52	@ 0x34
 8002510:	fb00 f303 	mul.w	r3, r0, r3
 8002514:	440b      	add	r3, r1
 8002516:	332c      	adds	r3, #44	@ 0x2c
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	429a      	cmp	r2, r3
 800251c:	d87a      	bhi.n	8002614 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	2134      	movs	r1, #52	@ 0x34
 8002528:	fb01 f303 	mul.w	r3, r1, r3
 800252c:	4413      	add	r3, r2
 800252e:	3324      	adds	r3, #36	@ 0x24
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	b292      	uxth	r2, r2
 8002536:	4619      	mov	r1, r3
 8002538:	f001 fd3d 	bl	8003fb6 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	69bb      	ldr	r3, [r7, #24]
 8002540:	2134      	movs	r1, #52	@ 0x34
 8002542:	fb01 f303 	mul.w	r3, r1, r3
 8002546:	4413      	add	r3, r2
 8002548:	3324      	adds	r3, #36	@ 0x24
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	441a      	add	r2, r3
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	2034      	movs	r0, #52	@ 0x34
 8002556:	fb00 f303 	mul.w	r3, r0, r3
 800255a:	440b      	add	r3, r1
 800255c:	3324      	adds	r3, #36	@ 0x24
 800255e:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	2134      	movs	r1, #52	@ 0x34
 8002566:	fb01 f303 	mul.w	r3, r1, r3
 800256a:	4413      	add	r3, r2
 800256c:	3330      	adds	r3, #48	@ 0x30
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	441a      	add	r2, r3
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	2034      	movs	r0, #52	@ 0x34
 800257a:	fb00 f303 	mul.w	r3, r0, r3
 800257e:	440b      	add	r3, r1
 8002580:	3330      	adds	r3, #48	@ 0x30
 8002582:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	015a      	lsls	r2, r3, #5
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	4413      	add	r3, r2
 800258c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	0cdb      	lsrs	r3, r3, #19
 8002594:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002598:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	2134      	movs	r1, #52	@ 0x34
 80025a0:	fb01 f303 	mul.w	r3, r1, r3
 80025a4:	4413      	add	r3, r2
 80025a6:	331e      	adds	r3, #30
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	461a      	mov	r2, r3
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d13c      	bne.n	800262c <HCD_RXQLVL_IRQHandler+0x19a>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d039      	beq.n	800262c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	015a      	lsls	r2, r3, #5
 80025bc:	6a3b      	ldr	r3, [r7, #32]
 80025be:	4413      	add	r3, r2
 80025c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80025ce:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80025d6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	015a      	lsls	r2, r3, #5
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	4413      	add	r3, r2
 80025e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025e4:	461a      	mov	r2, r3
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	2134      	movs	r1, #52	@ 0x34
 80025f0:	fb01 f303 	mul.w	r3, r1, r3
 80025f4:	4413      	add	r3, r2
 80025f6:	3334      	adds	r3, #52	@ 0x34
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	f083 0301 	eor.w	r3, r3, #1
 80025fe:	b2d8      	uxtb	r0, r3
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	2134      	movs	r1, #52	@ 0x34
 8002606:	fb01 f303 	mul.w	r3, r1, r3
 800260a:	4413      	add	r3, r2
 800260c:	3334      	adds	r3, #52	@ 0x34
 800260e:	4602      	mov	r2, r0
 8002610:	701a      	strb	r2, [r3, #0]
      break;
 8002612:	e00b      	b.n	800262c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	2134      	movs	r1, #52	@ 0x34
 800261a:	fb01 f303 	mul.w	r3, r1, r3
 800261e:	4413      	add	r3, r2
 8002620:	3344      	adds	r3, #68	@ 0x44
 8002622:	2204      	movs	r2, #4
 8002624:	701a      	strb	r2, [r3, #0]
      break;
 8002626:	e001      	b.n	800262c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002628:	bf00      	nop
 800262a:	e000      	b.n	800262e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 800262c:	bf00      	nop
  }
}
 800262e:	bf00      	nop
 8002630:	3728      	adds	r7, #40	@ 0x28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b086      	sub	sp, #24
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8002662:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b02      	cmp	r3, #2
 800266c:	d10b      	bne.n	8002686 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f003 0301 	and.w	r3, r3, #1
 8002674:	2b01      	cmp	r3, #1
 8002676:	d102      	bne.n	800267e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f004 fb17 	bl	8006cac <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f043 0302 	orr.w	r3, r3, #2
 8002684:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f003 0308 	and.w	r3, r3, #8
 800268c:	2b08      	cmp	r3, #8
 800268e:	d132      	bne.n	80026f6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	f043 0308 	orr.w	r3, r3, #8
 8002696:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	2b04      	cmp	r3, #4
 80026a0:	d126      	bne.n	80026f0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	7a5b      	ldrb	r3, [r3, #9]
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d113      	bne.n	80026d2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80026b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80026b4:	d106      	bne.n	80026c4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2102      	movs	r1, #2
 80026bc:	4618      	mov	r0, r3
 80026be:	f001 fdd1 	bl	8004264 <USB_InitFSLSPClkSel>
 80026c2:	e011      	b.n	80026e8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2101      	movs	r1, #1
 80026ca:	4618      	mov	r0, r3
 80026cc:	f001 fdca 	bl	8004264 <USB_InitFSLSPClkSel>
 80026d0:	e00a      	b.n	80026e8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	79db      	ldrb	r3, [r3, #7]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d106      	bne.n	80026e8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80026e0:	461a      	mov	r2, r3
 80026e2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80026e6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80026e8:	6878      	ldr	r0, [r7, #4]
 80026ea:	f004 fb09 	bl	8006d00 <HAL_HCD_PortEnabled_Callback>
 80026ee:	e002      	b.n	80026f6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f004 fb13 	bl	8006d1c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	f003 0320 	and.w	r3, r3, #32
 80026fc:	2b20      	cmp	r3, #32
 80026fe:	d103      	bne.n	8002708 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	f043 0320 	orr.w	r3, r3, #32
 8002706:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800270e:	461a      	mov	r2, r3
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	6013      	str	r3, [r2, #0]
}
 8002714:	bf00      	nop
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002720:	4b05      	ldr	r3, [pc, #20]	@ (8002738 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a04      	ldr	r2, [pc, #16]	@ (8002738 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002726:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800272a:	6013      	str	r3, [r2, #0]
}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40007000 	.word	0x40007000

0800273c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002740:	4b04      	ldr	r3, [pc, #16]	@ (8002754 <HAL_PWREx_GetVoltageRange+0x18>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40007000 	.word	0x40007000

08002758 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002758:	b480      	push	{r7}
 800275a:	b085      	sub	sp, #20
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002766:	d130      	bne.n	80027ca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002768:	4b23      	ldr	r3, [pc, #140]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002774:	d038      	beq.n	80027e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002776:	4b20      	ldr	r3, [pc, #128]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800277e:	4a1e      	ldr	r2, [pc, #120]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002780:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002784:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002786:	4b1d      	ldr	r3, [pc, #116]	@ (80027fc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2232      	movs	r2, #50	@ 0x32
 800278c:	fb02 f303 	mul.w	r3, r2, r3
 8002790:	4a1b      	ldr	r2, [pc, #108]	@ (8002800 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002792:	fba2 2303 	umull	r2, r3, r2, r3
 8002796:	0c9b      	lsrs	r3, r3, #18
 8002798:	3301      	adds	r3, #1
 800279a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800279c:	e002      	b.n	80027a4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	3b01      	subs	r3, #1
 80027a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027a4:	4b14      	ldr	r3, [pc, #80]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027b0:	d102      	bne.n	80027b8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d1f2      	bne.n	800279e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027b8:	4b0f      	ldr	r3, [pc, #60]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027c4:	d110      	bne.n	80027e8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e00f      	b.n	80027ea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027ca:	4b0b      	ldr	r3, [pc, #44]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027d6:	d007      	beq.n	80027e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027d8:	4b07      	ldr	r3, [pc, #28]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027e0:	4a05      	ldr	r2, [pc, #20]	@ (80027f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027e6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40007000 	.word	0x40007000
 80027fc:	20000000 	.word	0x20000000
 8002800:	431bde83 	.word	0x431bde83

08002804 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002808:	4b05      	ldr	r3, [pc, #20]	@ (8002820 <HAL_PWREx_EnableVddUSB+0x1c>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	4a04      	ldr	r2, [pc, #16]	@ (8002820 <HAL_PWREx_EnableVddUSB+0x1c>)
 800280e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002812:	6053      	str	r3, [r2, #4]
}
 8002814:	bf00      	nop
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	40007000 	.word	0x40007000

08002824 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e3ca      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002836:	4b97      	ldr	r3, [pc, #604]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 030c 	and.w	r3, r3, #12
 800283e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002840:	4b94      	ldr	r3, [pc, #592]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	f003 0303 	and.w	r3, r3, #3
 8002848:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0310 	and.w	r3, r3, #16
 8002852:	2b00      	cmp	r3, #0
 8002854:	f000 80e4 	beq.w	8002a20 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <HAL_RCC_OscConfig+0x4a>
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	2b0c      	cmp	r3, #12
 8002862:	f040 808b 	bne.w	800297c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	2b01      	cmp	r3, #1
 800286a:	f040 8087 	bne.w	800297c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800286e:	4b89      	ldr	r3, [pc, #548]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <HAL_RCC_OscConfig+0x62>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e3a2      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a1a      	ldr	r2, [r3, #32]
 800288a:	4b82      	ldr	r3, [pc, #520]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d004      	beq.n	80028a0 <HAL_RCC_OscConfig+0x7c>
 8002896:	4b7f      	ldr	r3, [pc, #508]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800289e:	e005      	b.n	80028ac <HAL_RCC_OscConfig+0x88>
 80028a0:	4b7c      	ldr	r3, [pc, #496]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028a6:	091b      	lsrs	r3, r3, #4
 80028a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d223      	bcs.n	80028f8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a1b      	ldr	r3, [r3, #32]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f000 fd1d 	bl	80032f4 <RCC_SetFlashLatencyFromMSIRange>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e383      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028c4:	4b73      	ldr	r3, [pc, #460]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a72      	ldr	r2, [pc, #456]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028ca:	f043 0308 	orr.w	r3, r3, #8
 80028ce:	6013      	str	r3, [r2, #0]
 80028d0:	4b70      	ldr	r3, [pc, #448]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	496d      	ldr	r1, [pc, #436]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028e2:	4b6c      	ldr	r3, [pc, #432]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	021b      	lsls	r3, r3, #8
 80028f0:	4968      	ldr	r1, [pc, #416]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	604b      	str	r3, [r1, #4]
 80028f6:	e025      	b.n	8002944 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f8:	4b66      	ldr	r3, [pc, #408]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a65      	ldr	r2, [pc, #404]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80028fe:	f043 0308 	orr.w	r3, r3, #8
 8002902:	6013      	str	r3, [r2, #0]
 8002904:	4b63      	ldr	r3, [pc, #396]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	4960      	ldr	r1, [pc, #384]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002912:	4313      	orrs	r3, r2
 8002914:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002916:	4b5f      	ldr	r3, [pc, #380]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	021b      	lsls	r3, r3, #8
 8002924:	495b      	ldr	r1, [pc, #364]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002926:	4313      	orrs	r3, r2
 8002928:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d109      	bne.n	8002944 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a1b      	ldr	r3, [r3, #32]
 8002934:	4618      	mov	r0, r3
 8002936:	f000 fcdd 	bl	80032f4 <RCC_SetFlashLatencyFromMSIRange>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e343      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002944:	f000 fc4a 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8002948:	4602      	mov	r2, r0
 800294a:	4b52      	ldr	r3, [pc, #328]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	091b      	lsrs	r3, r3, #4
 8002950:	f003 030f 	and.w	r3, r3, #15
 8002954:	4950      	ldr	r1, [pc, #320]	@ (8002a98 <HAL_RCC_OscConfig+0x274>)
 8002956:	5ccb      	ldrb	r3, [r1, r3]
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	fa22 f303 	lsr.w	r3, r2, r3
 8002960:	4a4e      	ldr	r2, [pc, #312]	@ (8002a9c <HAL_RCC_OscConfig+0x278>)
 8002962:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002964:	4b4e      	ldr	r3, [pc, #312]	@ (8002aa0 <HAL_RCC_OscConfig+0x27c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f7fd ff6b 	bl	8000844 <HAL_InitTick>
 800296e:	4603      	mov	r3, r0
 8002970:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002972:	7bfb      	ldrb	r3, [r7, #15]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d052      	beq.n	8002a1e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	e327      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d032      	beq.n	80029ea <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002984:	4b43      	ldr	r3, [pc, #268]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a42      	ldr	r2, [pc, #264]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002990:	f7fd ffa8 	bl	80008e4 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002998:	f7fd ffa4 	bl	80008e4 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e310      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029b6:	4b37      	ldr	r3, [pc, #220]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a36      	ldr	r2, [pc, #216]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029bc:	f043 0308 	orr.w	r3, r3, #8
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	4b34      	ldr	r3, [pc, #208]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	4931      	ldr	r1, [pc, #196]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	021b      	lsls	r3, r3, #8
 80029e2:	492c      	ldr	r1, [pc, #176]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029e4:	4313      	orrs	r3, r2
 80029e6:	604b      	str	r3, [r1, #4]
 80029e8:	e01a      	b.n	8002a20 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a29      	ldr	r2, [pc, #164]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 80029f0:	f023 0301 	bic.w	r3, r3, #1
 80029f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029f6:	f7fd ff75 	bl	80008e4 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029fe:	f7fd ff71 	bl	80008e4 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e2dd      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a10:	4b20      	ldr	r3, [pc, #128]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0302 	and.w	r3, r3, #2
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f0      	bne.n	80029fe <HAL_RCC_OscConfig+0x1da>
 8002a1c:	e000      	b.n	8002a20 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a1e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d074      	beq.n	8002b16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b08      	cmp	r3, #8
 8002a30:	d005      	beq.n	8002a3e <HAL_RCC_OscConfig+0x21a>
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	2b0c      	cmp	r3, #12
 8002a36:	d10e      	bne.n	8002a56 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d10b      	bne.n	8002a56 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3e:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d064      	beq.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d160      	bne.n	8002b14 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e2ba      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a5e:	d106      	bne.n	8002a6e <HAL_RCC_OscConfig+0x24a>
 8002a60:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a0b      	ldr	r2, [pc, #44]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a6a:	6013      	str	r3, [r2, #0]
 8002a6c:	e026      	b.n	8002abc <HAL_RCC_OscConfig+0x298>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a76:	d115      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x280>
 8002a78:	4b06      	ldr	r3, [pc, #24]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a05      	ldr	r2, [pc, #20]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a7e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a82:	6013      	str	r3, [r2, #0]
 8002a84:	4b03      	ldr	r3, [pc, #12]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a02      	ldr	r2, [pc, #8]	@ (8002a94 <HAL_RCC_OscConfig+0x270>)
 8002a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a8e:	6013      	str	r3, [r2, #0]
 8002a90:	e014      	b.n	8002abc <HAL_RCC_OscConfig+0x298>
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000
 8002a98:	08008828 	.word	0x08008828
 8002a9c:	20000000 	.word	0x20000000
 8002aa0:	20000004 	.word	0x20000004
 8002aa4:	4ba0      	ldr	r3, [pc, #640]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a9f      	ldr	r2, [pc, #636]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002aaa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b9d      	ldr	r3, [pc, #628]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a9c      	ldr	r2, [pc, #624]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002ab6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d013      	beq.n	8002aec <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac4:	f7fd ff0e 	bl	80008e4 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002acc:	f7fd ff0a 	bl	80008e4 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b64      	cmp	r3, #100	@ 0x64
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e276      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ade:	4b92      	ldr	r3, [pc, #584]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0x2a8>
 8002aea:	e014      	b.n	8002b16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aec:	f7fd fefa 	bl	80008e4 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af4:	f7fd fef6 	bl	80008e4 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b64      	cmp	r3, #100	@ 0x64
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e262      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b06:	4b88      	ldr	r3, [pc, #544]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0x2d0>
 8002b12:	e000      	b.n	8002b16 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d060      	beq.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d005      	beq.n	8002b34 <HAL_RCC_OscConfig+0x310>
 8002b28:	69bb      	ldr	r3, [r7, #24]
 8002b2a:	2b0c      	cmp	r3, #12
 8002b2c:	d119      	bne.n	8002b62 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d116      	bne.n	8002b62 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b34:	4b7c      	ldr	r3, [pc, #496]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d005      	beq.n	8002b4c <HAL_RCC_OscConfig+0x328>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d101      	bne.n	8002b4c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e23f      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b4c:	4b76      	ldr	r3, [pc, #472]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	061b      	lsls	r3, r3, #24
 8002b5a:	4973      	ldr	r1, [pc, #460]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b60:	e040      	b.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d023      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b6a:	4b6f      	ldr	r3, [pc, #444]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a6e      	ldr	r2, [pc, #440]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b76:	f7fd feb5 	bl	80008e4 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b7c:	e008      	b.n	8002b90 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7e:	f7fd feb1 	bl	80008e4 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e21d      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b90:	4b65      	ldr	r3, [pc, #404]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0f0      	beq.n	8002b7e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9c:	4b62      	ldr	r3, [pc, #392]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	061b      	lsls	r3, r3, #24
 8002baa:	495f      	ldr	r1, [pc, #380]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	604b      	str	r3, [r1, #4]
 8002bb0:	e018      	b.n	8002be4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bb2:	4b5d      	ldr	r3, [pc, #372]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a5c      	ldr	r2, [pc, #368]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbe:	f7fd fe91 	bl	80008e4 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bc6:	f7fd fe8d 	bl	80008e4 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e1f9      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bd8:	4b53      	ldr	r3, [pc, #332]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1f0      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d03c      	beq.n	8002c6a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01c      	beq.n	8002c32 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bf8:	4b4b      	ldr	r3, [pc, #300]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c08:	f7fd fe6c 	bl	80008e4 <HAL_GetTick>
 8002c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c0e:	e008      	b.n	8002c22 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c10:	f7fd fe68 	bl	80008e4 <HAL_GetTick>
 8002c14:	4602      	mov	r2, r0
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e1d4      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c22:	4b41      	ldr	r3, [pc, #260]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0ef      	beq.n	8002c10 <HAL_RCC_OscConfig+0x3ec>
 8002c30:	e01b      	b.n	8002c6a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c32:	4b3d      	ldr	r3, [pc, #244]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c38:	4a3b      	ldr	r2, [pc, #236]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c3a:	f023 0301 	bic.w	r3, r3, #1
 8002c3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c42:	f7fd fe4f 	bl	80008e4 <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c4a:	f7fd fe4b 	bl	80008e4 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e1b7      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c5c:	4b32      	ldr	r3, [pc, #200]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1ef      	bne.n	8002c4a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80a6 	beq.w	8002dc4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10d      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c88:	4b27      	ldr	r3, [pc, #156]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8c:	4a26      	ldr	r2, [pc, #152]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c92:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c94:	4b24      	ldr	r3, [pc, #144]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9c:	60bb      	str	r3, [r7, #8]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ca4:	4b21      	ldr	r3, [pc, #132]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d118      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb0:	4b1e      	ldr	r3, [pc, #120]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cbc:	f7fd fe12 	bl	80008e4 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc4:	f7fd fe0e 	bl	80008e4 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e17a      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cd6:	4b15      	ldr	r3, [pc, #84]	@ (8002d2c <HAL_RCC_OscConfig+0x508>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d108      	bne.n	8002cfc <HAL_RCC_OscConfig+0x4d8>
 8002cea:	4b0f      	ldr	r3, [pc, #60]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002cf2:	f043 0301 	orr.w	r3, r3, #1
 8002cf6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cfa:	e029      	b.n	8002d50 <HAL_RCC_OscConfig+0x52c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2b05      	cmp	r3, #5
 8002d02:	d115      	bne.n	8002d30 <HAL_RCC_OscConfig+0x50c>
 8002d04:	4b08      	ldr	r3, [pc, #32]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0a:	4a07      	ldr	r2, [pc, #28]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d0c:	f043 0304 	orr.w	r3, r3, #4
 8002d10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d14:	4b04      	ldr	r3, [pc, #16]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1a:	4a03      	ldr	r2, [pc, #12]	@ (8002d28 <HAL_RCC_OscConfig+0x504>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d24:	e014      	b.n	8002d50 <HAL_RCC_OscConfig+0x52c>
 8002d26:	bf00      	nop
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40007000 	.word	0x40007000
 8002d30:	4b9c      	ldr	r3, [pc, #624]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d36:	4a9b      	ldr	r2, [pc, #620]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d38:	f023 0301 	bic.w	r3, r3, #1
 8002d3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d40:	4b98      	ldr	r3, [pc, #608]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d46:	4a97      	ldr	r2, [pc, #604]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d48:	f023 0304 	bic.w	r3, r3, #4
 8002d4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d016      	beq.n	8002d86 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7fd fdc4 	bl	80008e4 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d5e:	e00a      	b.n	8002d76 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7fd fdc0 	bl	80008e4 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e12a      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d76:	4b8b      	ldr	r3, [pc, #556]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0ed      	beq.n	8002d60 <HAL_RCC_OscConfig+0x53c>
 8002d84:	e015      	b.n	8002db2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d86:	f7fd fdad 	bl	80008e4 <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d8c:	e00a      	b.n	8002da4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8e:	f7fd fda9 	bl	80008e4 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e113      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002da4:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1ed      	bne.n	8002d8e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002db2:	7ffb      	ldrb	r3, [r7, #31]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d105      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002db8:	4b7a      	ldr	r3, [pc, #488]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dbc:	4a79      	ldr	r2, [pc, #484]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002dbe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002dc2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80fe 	beq.w	8002fca <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	f040 80d0 	bne.w	8002f78 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002dd8:	4b72      	ldr	r3, [pc, #456]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f003 0203 	and.w	r2, r3, #3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d130      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df6:	3b01      	subs	r3, #1
 8002df8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d127      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e08:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d11f      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e18:	2a07      	cmp	r2, #7
 8002e1a:	bf14      	ite	ne
 8002e1c:	2201      	movne	r2, #1
 8002e1e:	2200      	moveq	r2, #0
 8002e20:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d113      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e30:	085b      	lsrs	r3, r3, #1
 8002e32:	3b01      	subs	r3, #1
 8002e34:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d109      	bne.n	8002e4e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e44:	085b      	lsrs	r3, r3, #1
 8002e46:	3b01      	subs	r3, #1
 8002e48:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d06e      	beq.n	8002f2c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	2b0c      	cmp	r3, #12
 8002e52:	d069      	beq.n	8002f28 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e54:	4b53      	ldr	r3, [pc, #332]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d105      	bne.n	8002e6c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e60:	4b50      	ldr	r3, [pc, #320]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e0ad      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e70:	4b4c      	ldr	r3, [pc, #304]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a4b      	ldr	r2, [pc, #300]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e7a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e7c:	f7fd fd32 	bl	80008e4 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e82:	e008      	b.n	8002e96 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e84:	f7fd fd2e 	bl	80008e4 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d901      	bls.n	8002e96 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e09a      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e96:	4b43      	ldr	r3, [pc, #268]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d1f0      	bne.n	8002e84 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ea2:	4b40      	ldr	r3, [pc, #256]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002ea4:	68da      	ldr	r2, [r3, #12]
 8002ea6:	4b40      	ldr	r3, [pc, #256]	@ (8002fa8 <HAL_RCC_OscConfig+0x784>)
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002eb2:	3a01      	subs	r2, #1
 8002eb4:	0112      	lsls	r2, r2, #4
 8002eb6:	4311      	orrs	r1, r2
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002ebc:	0212      	lsls	r2, r2, #8
 8002ebe:	4311      	orrs	r1, r2
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ec4:	0852      	lsrs	r2, r2, #1
 8002ec6:	3a01      	subs	r2, #1
 8002ec8:	0552      	lsls	r2, r2, #21
 8002eca:	4311      	orrs	r1, r2
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002ed0:	0852      	lsrs	r2, r2, #1
 8002ed2:	3a01      	subs	r2, #1
 8002ed4:	0652      	lsls	r2, r2, #25
 8002ed6:	4311      	orrs	r1, r2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002edc:	0912      	lsrs	r2, r2, #4
 8002ede:	0452      	lsls	r2, r2, #17
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	4930      	ldr	r1, [pc, #192]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ee8:	4b2e      	ldr	r3, [pc, #184]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a2d      	ldr	r2, [pc, #180]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ef2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002efa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002efe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f00:	f7fd fcf0 	bl	80008e4 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f08:	f7fd fcec 	bl	80008e4 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e058      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f1a:	4b22      	ldr	r3, [pc, #136]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d0f0      	beq.n	8002f08 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f26:	e050      	b.n	8002fca <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e04f      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d148      	bne.n	8002fca <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f38:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a19      	ldr	r2, [pc, #100]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f42:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f44:	4b17      	ldr	r3, [pc, #92]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	4a16      	ldr	r2, [pc, #88]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f50:	f7fd fcc8 	bl	80008e4 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f58:	f7fd fcc4 	bl	80008e4 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e030      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0x734>
 8002f76:	e028      	b.n	8002fca <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	2b0c      	cmp	r3, #12
 8002f7c:	d023      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f7e:	4b09      	ldr	r3, [pc, #36]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a08      	ldr	r2, [pc, #32]	@ (8002fa4 <HAL_RCC_OscConfig+0x780>)
 8002f84:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8a:	f7fd fcab 	bl	80008e4 <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f90:	e00c      	b.n	8002fac <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f92:	f7fd fca7 	bl	80008e4 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d905      	bls.n	8002fac <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e013      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fac:	4b09      	ldr	r3, [pc, #36]	@ (8002fd4 <HAL_RCC_OscConfig+0x7b0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1ec      	bne.n	8002f92 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fb8:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_RCC_OscConfig+0x7b0>)
 8002fba:	68da      	ldr	r2, [r3, #12]
 8002fbc:	4905      	ldr	r1, [pc, #20]	@ (8002fd4 <HAL_RCC_OscConfig+0x7b0>)
 8002fbe:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <HAL_RCC_OscConfig+0x7b4>)
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	60cb      	str	r3, [r1, #12]
 8002fc4:	e001      	b.n	8002fca <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e000      	b.n	8002fcc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3720      	adds	r7, #32
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	feeefffc 	.word	0xfeeefffc

08002fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d101      	bne.n	8002ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e0e7      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff0:	4b75      	ldr	r3, [pc, #468]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0307 	and.w	r3, r3, #7
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d910      	bls.n	8003020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ffe:	4b72      	ldr	r3, [pc, #456]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f023 0207 	bic.w	r2, r3, #7
 8003006:	4970      	ldr	r1, [pc, #448]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	4313      	orrs	r3, r2
 800300c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800300e:	4b6e      	ldr	r3, [pc, #440]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	683a      	ldr	r2, [r7, #0]
 8003018:	429a      	cmp	r2, r3
 800301a:	d001      	beq.n	8003020 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e0cf      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d010      	beq.n	800304e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	689a      	ldr	r2, [r3, #8]
 8003030:	4b66      	ldr	r3, [pc, #408]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003038:	429a      	cmp	r2, r3
 800303a:	d908      	bls.n	800304e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800303c:	4b63      	ldr	r3, [pc, #396]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	4960      	ldr	r1, [pc, #384]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800304a:	4313      	orrs	r3, r2
 800304c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d04c      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b03      	cmp	r3, #3
 8003060:	d107      	bne.n	8003072 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003062:	4b5a      	ldr	r3, [pc, #360]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d121      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e0a6      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d107      	bne.n	800308a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800307a:	4b54      	ldr	r3, [pc, #336]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d115      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e09a      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d107      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003092:	4b4e      	ldr	r3, [pc, #312]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e08e      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030a2:	4b4a      	ldr	r3, [pc, #296]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e086      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030b2:	4b46      	ldr	r3, [pc, #280]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f023 0203 	bic.w	r2, r3, #3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	4943      	ldr	r1, [pc, #268]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030c4:	f7fd fc0e 	bl	80008e4 <HAL_GetTick>
 80030c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ca:	e00a      	b.n	80030e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030cc:	f7fd fc0a 	bl	80008e4 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030da:	4293      	cmp	r3, r2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e06e      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e2:	4b3a      	ldr	r3, [pc, #232]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 020c 	and.w	r2, r3, #12
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d1eb      	bne.n	80030cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d010      	beq.n	8003122 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	4b31      	ldr	r3, [pc, #196]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800310c:	429a      	cmp	r2, r3
 800310e:	d208      	bcs.n	8003122 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003110:	4b2e      	ldr	r3, [pc, #184]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	492b      	ldr	r1, [pc, #172]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003122:	4b29      	ldr	r3, [pc, #164]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0307 	and.w	r3, r3, #7
 800312a:	683a      	ldr	r2, [r7, #0]
 800312c:	429a      	cmp	r2, r3
 800312e:	d210      	bcs.n	8003152 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003130:	4b25      	ldr	r3, [pc, #148]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 0207 	bic.w	r2, r3, #7
 8003138:	4923      	ldr	r1, [pc, #140]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	4313      	orrs	r3, r2
 800313e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003140:	4b21      	ldr	r3, [pc, #132]	@ (80031c8 <HAL_RCC_ClockConfig+0x1ec>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d001      	beq.n	8003152 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e036      	b.n	80031c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0304 	and.w	r3, r3, #4
 800315a:	2b00      	cmp	r3, #0
 800315c:	d008      	beq.n	8003170 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800315e:	4b1b      	ldr	r3, [pc, #108]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	4918      	ldr	r1, [pc, #96]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800316c:	4313      	orrs	r3, r2
 800316e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d009      	beq.n	8003190 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800317c:	4b13      	ldr	r3, [pc, #76]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	00db      	lsls	r3, r3, #3
 800318a:	4910      	ldr	r1, [pc, #64]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	4313      	orrs	r3, r2
 800318e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003190:	f000 f824 	bl	80031dc <HAL_RCC_GetSysClockFreq>
 8003194:	4602      	mov	r2, r0
 8003196:	4b0d      	ldr	r3, [pc, #52]	@ (80031cc <HAL_RCC_ClockConfig+0x1f0>)
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	091b      	lsrs	r3, r3, #4
 800319c:	f003 030f 	and.w	r3, r3, #15
 80031a0:	490b      	ldr	r1, [pc, #44]	@ (80031d0 <HAL_RCC_ClockConfig+0x1f4>)
 80031a2:	5ccb      	ldrb	r3, [r1, r3]
 80031a4:	f003 031f 	and.w	r3, r3, #31
 80031a8:	fa22 f303 	lsr.w	r3, r2, r3
 80031ac:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <HAL_RCC_ClockConfig+0x1f8>)
 80031ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031b0:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <HAL_RCC_ClockConfig+0x1fc>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fd fb45 	bl	8000844 <HAL_InitTick>
 80031ba:	4603      	mov	r3, r0
 80031bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80031be:	7afb      	ldrb	r3, [r7, #11]
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40022000 	.word	0x40022000
 80031cc:	40021000 	.word	0x40021000
 80031d0:	08008828 	.word	0x08008828
 80031d4:	20000000 	.word	0x20000000
 80031d8:	20000004 	.word	0x20000004

080031dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031dc:	b480      	push	{r7}
 80031de:	b089      	sub	sp, #36	@ 0x24
 80031e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61fb      	str	r3, [r7, #28]
 80031e6:	2300      	movs	r3, #0
 80031e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031ea:	4b3e      	ldr	r3, [pc, #248]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
 80031f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031f4:	4b3b      	ldr	r3, [pc, #236]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f003 0303 	and.w	r3, r3, #3
 80031fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <HAL_RCC_GetSysClockFreq+0x34>
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	2b0c      	cmp	r3, #12
 8003208:	d121      	bne.n	800324e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2b01      	cmp	r3, #1
 800320e:	d11e      	bne.n	800324e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003210:	4b34      	ldr	r3, [pc, #208]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	2b00      	cmp	r3, #0
 800321a:	d107      	bne.n	800322c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800321c:	4b31      	ldr	r3, [pc, #196]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800321e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	f003 030f 	and.w	r3, r3, #15
 8003228:	61fb      	str	r3, [r7, #28]
 800322a:	e005      	b.n	8003238 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800322c:	4b2d      	ldr	r3, [pc, #180]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	091b      	lsrs	r3, r3, #4
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003238:	4a2b      	ldr	r2, [pc, #172]	@ (80032e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003240:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10d      	bne.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800324c:	e00a      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b04      	cmp	r3, #4
 8003252:	d102      	bne.n	800325a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003254:	4b25      	ldr	r3, [pc, #148]	@ (80032ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003256:	61bb      	str	r3, [r7, #24]
 8003258:	e004      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	2b08      	cmp	r3, #8
 800325e:	d101      	bne.n	8003264 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003260:	4b23      	ldr	r3, [pc, #140]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003262:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	2b0c      	cmp	r3, #12
 8003268:	d134      	bne.n	80032d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800326a:	4b1e      	ldr	r3, [pc, #120]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	f003 0303 	and.w	r3, r3, #3
 8003272:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d003      	beq.n	8003282 <HAL_RCC_GetSysClockFreq+0xa6>
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	2b03      	cmp	r3, #3
 800327e:	d003      	beq.n	8003288 <HAL_RCC_GetSysClockFreq+0xac>
 8003280:	e005      	b.n	800328e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003282:	4b1a      	ldr	r3, [pc, #104]	@ (80032ec <HAL_RCC_GetSysClockFreq+0x110>)
 8003284:	617b      	str	r3, [r7, #20]
      break;
 8003286:	e005      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003288:	4b19      	ldr	r3, [pc, #100]	@ (80032f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800328a:	617b      	str	r3, [r7, #20]
      break;
 800328c:	e002      	b.n	8003294 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	617b      	str	r3, [r7, #20]
      break;
 8003292:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003294:	4b13      	ldr	r3, [pc, #76]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 0307 	and.w	r3, r3, #7
 800329e:	3301      	adds	r3, #1
 80032a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032a2:	4b10      	ldr	r3, [pc, #64]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	0a1b      	lsrs	r3, r3, #8
 80032a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	fb03 f202 	mul.w	r2, r3, r2
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032ba:	4b0a      	ldr	r3, [pc, #40]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	0e5b      	lsrs	r3, r3, #25
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	3301      	adds	r3, #1
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80032d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032d4:	69bb      	ldr	r3, [r7, #24]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3724      	adds	r7, #36	@ 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	40021000 	.word	0x40021000
 80032e8:	08008838 	.word	0x08008838
 80032ec:	00f42400 	.word	0x00f42400
 80032f0:	007a1200 	.word	0x007a1200

080032f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b086      	sub	sp, #24
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80032fc:	2300      	movs	r3, #0
 80032fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003300:	4b2a      	ldr	r3, [pc, #168]	@ (80033ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d003      	beq.n	8003314 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800330c:	f7ff fa16 	bl	800273c <HAL_PWREx_GetVoltageRange>
 8003310:	6178      	str	r0, [r7, #20]
 8003312:	e014      	b.n	800333e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003314:	4b25      	ldr	r3, [pc, #148]	@ (80033ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003316:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003318:	4a24      	ldr	r2, [pc, #144]	@ (80033ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800331a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800331e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003320:	4b22      	ldr	r3, [pc, #136]	@ (80033ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003324:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003328:	60fb      	str	r3, [r7, #12]
 800332a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800332c:	f7ff fa06 	bl	800273c <HAL_PWREx_GetVoltageRange>
 8003330:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003332:	4b1e      	ldr	r3, [pc, #120]	@ (80033ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003336:	4a1d      	ldr	r2, [pc, #116]	@ (80033ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003338:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800333c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003344:	d10b      	bne.n	800335e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b80      	cmp	r3, #128	@ 0x80
 800334a:	d919      	bls.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003350:	d902      	bls.n	8003358 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003352:	2302      	movs	r3, #2
 8003354:	613b      	str	r3, [r7, #16]
 8003356:	e013      	b.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003358:	2301      	movs	r3, #1
 800335a:	613b      	str	r3, [r7, #16]
 800335c:	e010      	b.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b80      	cmp	r3, #128	@ 0x80
 8003362:	d902      	bls.n	800336a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003364:	2303      	movs	r3, #3
 8003366:	613b      	str	r3, [r7, #16]
 8003368:	e00a      	b.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b80      	cmp	r3, #128	@ 0x80
 800336e:	d102      	bne.n	8003376 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003370:	2302      	movs	r3, #2
 8003372:	613b      	str	r3, [r7, #16]
 8003374:	e004      	b.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b70      	cmp	r3, #112	@ 0x70
 800337a:	d101      	bne.n	8003380 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800337c:	2301      	movs	r3, #1
 800337e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003380:	4b0b      	ldr	r3, [pc, #44]	@ (80033b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f023 0207 	bic.w	r2, r3, #7
 8003388:	4909      	ldr	r1, [pc, #36]	@ (80033b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	4313      	orrs	r3, r2
 800338e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003390:	4b07      	ldr	r3, [pc, #28]	@ (80033b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	429a      	cmp	r2, r3
 800339c:	d001      	beq.n	80033a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e000      	b.n	80033a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3718      	adds	r7, #24
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40022000 	.word	0x40022000

080033b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b086      	sub	sp, #24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80033bc:	2300      	movs	r3, #0
 80033be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80033c0:	2300      	movs	r3, #0
 80033c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d041      	beq.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033d4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033d8:	d02a      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80033da:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80033de:	d824      	bhi.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033e0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033e4:	d008      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80033e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80033ea:	d81e      	bhi.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80033f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033f4:	d010      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80033f6:	e018      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80033f8:	4b86      	ldr	r3, [pc, #536]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	4a85      	ldr	r2, [pc, #532]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003402:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003404:	e015      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	3304      	adds	r3, #4
 800340a:	2100      	movs	r1, #0
 800340c:	4618      	mov	r0, r3
 800340e:	f000 facb 	bl	80039a8 <RCCEx_PLLSAI1_Config>
 8003412:	4603      	mov	r3, r0
 8003414:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003416:	e00c      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	3320      	adds	r3, #32
 800341c:	2100      	movs	r1, #0
 800341e:	4618      	mov	r0, r3
 8003420:	f000 fbb6 	bl	8003b90 <RCCEx_PLLSAI2_Config>
 8003424:	4603      	mov	r3, r0
 8003426:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003428:	e003      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	74fb      	strb	r3, [r7, #19]
      break;
 800342e:	e000      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003430:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003432:	7cfb      	ldrb	r3, [r7, #19]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10b      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003438:	4b76      	ldr	r3, [pc, #472]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800343a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800343e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003446:	4973      	ldr	r1, [pc, #460]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003448:	4313      	orrs	r3, r2
 800344a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800344e:	e001      	b.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003450:	7cfb      	ldrb	r3, [r7, #19]
 8003452:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d041      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003464:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003468:	d02a      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800346a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800346e:	d824      	bhi.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003470:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003474:	d008      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003476:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800347a:	d81e      	bhi.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x106>
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00a      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003484:	d010      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003486:	e018      	b.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003488:	4b62      	ldr	r3, [pc, #392]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	4a61      	ldr	r2, [pc, #388]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800348e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003492:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003494:	e015      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3304      	adds	r3, #4
 800349a:	2100      	movs	r1, #0
 800349c:	4618      	mov	r0, r3
 800349e:	f000 fa83 	bl	80039a8 <RCCEx_PLLSAI1_Config>
 80034a2:	4603      	mov	r3, r0
 80034a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034a6:	e00c      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3320      	adds	r3, #32
 80034ac:	2100      	movs	r1, #0
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 fb6e 	bl	8003b90 <RCCEx_PLLSAI2_Config>
 80034b4:	4603      	mov	r3, r0
 80034b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80034b8:	e003      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	74fb      	strb	r3, [r7, #19]
      break;
 80034be:	e000      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80034c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034c2:	7cfb      	ldrb	r3, [r7, #19]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d10b      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80034c8:	4b52      	ldr	r3, [pc, #328]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034d6:	494f      	ldr	r1, [pc, #316]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80034de:	e001      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034e0:	7cfb      	ldrb	r3, [r7, #19]
 80034e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f000 80a0 	beq.w	8003632 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034f2:	2300      	movs	r3, #0
 80034f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80034f6:	4b47      	ldr	r3, [pc, #284]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003502:	2301      	movs	r3, #1
 8003504:	e000      	b.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003506:	2300      	movs	r3, #0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00d      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800350c:	4b41      	ldr	r3, [pc, #260]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800350e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003510:	4a40      	ldr	r2, [pc, #256]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003512:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003516:	6593      	str	r3, [r2, #88]	@ 0x58
 8003518:	4b3e      	ldr	r3, [pc, #248]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800351a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003520:	60bb      	str	r3, [r7, #8]
 8003522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003524:	2301      	movs	r3, #1
 8003526:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003528:	4b3b      	ldr	r3, [pc, #236]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a3a      	ldr	r2, [pc, #232]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800352e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003532:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003534:	f7fd f9d6 	bl	80008e4 <HAL_GetTick>
 8003538:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800353a:	e009      	b.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800353c:	f7fd f9d2 	bl	80008e4 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d902      	bls.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	74fb      	strb	r3, [r7, #19]
        break;
 800354e:	e005      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003550:	4b31      	ldr	r3, [pc, #196]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003558:	2b00      	cmp	r3, #0
 800355a:	d0ef      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800355c:	7cfb      	ldrb	r3, [r7, #19]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d15c      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003562:	4b2c      	ldr	r3, [pc, #176]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003568:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800356c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d01f      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	429a      	cmp	r2, r3
 800357e:	d019      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003580:	4b24      	ldr	r3, [pc, #144]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003586:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800358a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800358c:	4b21      	ldr	r3, [pc, #132]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800358e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003592:	4a20      	ldr	r2, [pc, #128]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800359c:	4b1d      	ldr	r3, [pc, #116]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800359e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035ac:	4a19      	ldr	r2, [pc, #100]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d016      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035be:	f7fd f991 	bl	80008e4 <HAL_GetTick>
 80035c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035c4:	e00b      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c6:	f7fd f98d 	bl	80008e4 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d902      	bls.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	74fb      	strb	r3, [r7, #19]
            break;
 80035dc:	e006      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035de:	4b0d      	ldr	r3, [pc, #52]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0ec      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80035ec:	7cfb      	ldrb	r3, [r7, #19]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10c      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035f2:	4b08      	ldr	r3, [pc, #32]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003602:	4904      	ldr	r1, [pc, #16]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800360a:	e009      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800360c:	7cfb      	ldrb	r3, [r7, #19]
 800360e:	74bb      	strb	r3, [r7, #18]
 8003610:	e006      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003612:	bf00      	nop
 8003614:	40021000 	.word	0x40021000
 8003618:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361c:	7cfb      	ldrb	r3, [r7, #19]
 800361e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003620:	7c7b      	ldrb	r3, [r7, #17]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d105      	bne.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003626:	4b9e      	ldr	r3, [pc, #632]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800362a:	4a9d      	ldr	r2, [pc, #628]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800362c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003630:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800363e:	4b98      	ldr	r3, [pc, #608]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003644:	f023 0203 	bic.w	r2, r3, #3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364c:	4994      	ldr	r1, [pc, #592]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00a      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003660:	4b8f      	ldr	r3, [pc, #572]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003666:	f023 020c 	bic.w	r2, r3, #12
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800366e:	498c      	ldr	r1, [pc, #560]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003670:	4313      	orrs	r3, r2
 8003672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0304 	and.w	r3, r3, #4
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003682:	4b87      	ldr	r3, [pc, #540]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003688:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003690:	4983      	ldr	r1, [pc, #524]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0308 	and.w	r3, r3, #8
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036a4:	4b7e      	ldr	r3, [pc, #504]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b2:	497b      	ldr	r1, [pc, #492]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0310 	and.w	r3, r3, #16
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036c6:	4b76      	ldr	r3, [pc, #472]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036d4:	4972      	ldr	r1, [pc, #456]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0320 	and.w	r3, r3, #32
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036e8:	4b6d      	ldr	r3, [pc, #436]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036f6:	496a      	ldr	r1, [pc, #424]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800370a:	4b65      	ldr	r3, [pc, #404]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003710:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003718:	4961      	ldr	r1, [pc, #388]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00a      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800372c:	4b5c      	ldr	r3, [pc, #368]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003732:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800373a:	4959      	ldr	r1, [pc, #356]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800374e:	4b54      	ldr	r3, [pc, #336]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003754:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800375c:	4950      	ldr	r1, [pc, #320]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375e:	4313      	orrs	r3, r2
 8003760:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003770:	4b4b      	ldr	r3, [pc, #300]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003776:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377e:	4948      	ldr	r1, [pc, #288]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00a      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003792:	4b43      	ldr	r3, [pc, #268]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003798:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a0:	493f      	ldr	r1, [pc, #252]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d028      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037b4:	4b3a      	ldr	r3, [pc, #232]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037c2:	4937      	ldr	r1, [pc, #220]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037d2:	d106      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037d4:	4b32      	ldr	r3, [pc, #200]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	4a31      	ldr	r2, [pc, #196]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037de:	60d3      	str	r3, [r2, #12]
 80037e0:	e011      	b.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037ea:	d10c      	bne.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3304      	adds	r3, #4
 80037f0:	2101      	movs	r1, #1
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 f8d8 	bl	80039a8 <RCCEx_PLLSAI1_Config>
 80037f8:	4603      	mov	r3, r0
 80037fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80037fc:	7cfb      	ldrb	r3, [r7, #19]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003802:	7cfb      	ldrb	r3, [r7, #19]
 8003804:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d028      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003812:	4b23      	ldr	r3, [pc, #140]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003818:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003820:	491f      	ldr	r1, [pc, #124]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003822:	4313      	orrs	r3, r2
 8003824:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800382c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003830:	d106      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003832:	4b1b      	ldr	r3, [pc, #108]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	4a1a      	ldr	r2, [pc, #104]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003838:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800383c:	60d3      	str	r3, [r2, #12]
 800383e:	e011      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003844:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003848:	d10c      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	3304      	adds	r3, #4
 800384e:	2101      	movs	r1, #1
 8003850:	4618      	mov	r0, r3
 8003852:	f000 f8a9 	bl	80039a8 <RCCEx_PLLSAI1_Config>
 8003856:	4603      	mov	r3, r0
 8003858:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800385a:	7cfb      	ldrb	r3, [r7, #19]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003860:	7cfb      	ldrb	r3, [r7, #19]
 8003862:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d02b      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003870:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003872:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003876:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800387e:	4908      	ldr	r1, [pc, #32]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003880:	4313      	orrs	r3, r2
 8003882:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800388a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800388e:	d109      	bne.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003890:	4b03      	ldr	r3, [pc, #12]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4a02      	ldr	r2, [pc, #8]	@ (80038a0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003896:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800389a:	60d3      	str	r3, [r2, #12]
 800389c:	e014      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038ac:	d10c      	bne.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	3304      	adds	r3, #4
 80038b2:	2101      	movs	r1, #1
 80038b4:	4618      	mov	r0, r3
 80038b6:	f000 f877 	bl	80039a8 <RCCEx_PLLSAI1_Config>
 80038ba:	4603      	mov	r3, r0
 80038bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038be:	7cfb      	ldrb	r3, [r7, #19]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80038c4:	7cfb      	ldrb	r3, [r7, #19]
 80038c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d02f      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038e2:	4928      	ldr	r1, [pc, #160]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80038ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038f2:	d10d      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	3304      	adds	r3, #4
 80038f8:	2102      	movs	r1, #2
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 f854 	bl	80039a8 <RCCEx_PLLSAI1_Config>
 8003900:	4603      	mov	r3, r0
 8003902:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003904:	7cfb      	ldrb	r3, [r7, #19]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d014      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800390a:	7cfb      	ldrb	r3, [r7, #19]
 800390c:	74bb      	strb	r3, [r7, #18]
 800390e:	e011      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003914:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003918:	d10c      	bne.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3320      	adds	r3, #32
 800391e:	2102      	movs	r1, #2
 8003920:	4618      	mov	r0, r3
 8003922:	f000 f935 	bl	8003b90 <RCCEx_PLLSAI2_Config>
 8003926:	4603      	mov	r3, r0
 8003928:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800392a:	7cfb      	ldrb	r3, [r7, #19]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003930:	7cfb      	ldrb	r3, [r7, #19]
 8003932:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d00a      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003940:	4b10      	ldr	r3, [pc, #64]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003946:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800394e:	490d      	ldr	r1, [pc, #52]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003950:	4313      	orrs	r3, r2
 8003952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00b      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003962:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003968:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003972:	4904      	ldr	r1, [pc, #16]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003974:	4313      	orrs	r3, r2
 8003976:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800397a:	7cbb      	ldrb	r3, [r7, #18]
}
 800397c:	4618      	mov	r0, r3
 800397e:	3718      	adds	r7, #24
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	40021000 	.word	0x40021000

08003988 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800398c:	4b05      	ldr	r3, [pc, #20]	@ (80039a4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a04      	ldr	r2, [pc, #16]	@ (80039a4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003992:	f043 0304 	orr.w	r3, r3, #4
 8003996:	6013      	str	r3, [r2, #0]
}
 8003998:	bf00      	nop
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
 80039a2:	bf00      	nop
 80039a4:	40021000 	.word	0x40021000

080039a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039b6:	4b75      	ldr	r3, [pc, #468]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f003 0303 	and.w	r3, r3, #3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d018      	beq.n	80039f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80039c2:	4b72      	ldr	r3, [pc, #456]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c4:	68db      	ldr	r3, [r3, #12]
 80039c6:	f003 0203 	and.w	r2, r3, #3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d10d      	bne.n	80039ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
       ||
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d009      	beq.n	80039ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039da:	4b6c      	ldr	r3, [pc, #432]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	091b      	lsrs	r3, r3, #4
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
       ||
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d047      	beq.n	8003a7e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	73fb      	strb	r3, [r7, #15]
 80039f2:	e044      	b.n	8003a7e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b03      	cmp	r3, #3
 80039fa:	d018      	beq.n	8003a2e <RCCEx_PLLSAI1_Config+0x86>
 80039fc:	2b03      	cmp	r3, #3
 80039fe:	d825      	bhi.n	8003a4c <RCCEx_PLLSAI1_Config+0xa4>
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d002      	beq.n	8003a0a <RCCEx_PLLSAI1_Config+0x62>
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d009      	beq.n	8003a1c <RCCEx_PLLSAI1_Config+0x74>
 8003a08:	e020      	b.n	8003a4c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a0a:	4b60      	ldr	r3, [pc, #384]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d11d      	bne.n	8003a52 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a1a:	e01a      	b.n	8003a52 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a1c:	4b5b      	ldr	r3, [pc, #364]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d116      	bne.n	8003a56 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a2c:	e013      	b.n	8003a56 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a2e:	4b57      	ldr	r3, [pc, #348]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10f      	bne.n	8003a5a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a3a:	4b54      	ldr	r3, [pc, #336]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d109      	bne.n	8003a5a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a46:	2301      	movs	r3, #1
 8003a48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a4a:	e006      	b.n	8003a5a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a50:	e004      	b.n	8003a5c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a52:	bf00      	nop
 8003a54:	e002      	b.n	8003a5c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a56:	bf00      	nop
 8003a58:	e000      	b.n	8003a5c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10d      	bne.n	8003a7e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a62:	4b4a      	ldr	r3, [pc, #296]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6819      	ldr	r1, [r3, #0]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	3b01      	subs	r3, #1
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	430b      	orrs	r3, r1
 8003a78:	4944      	ldr	r1, [pc, #272]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a7e:	7bfb      	ldrb	r3, [r7, #15]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d17d      	bne.n	8003b80 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a84:	4b41      	ldr	r3, [pc, #260]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a40      	ldr	r2, [pc, #256]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a90:	f7fc ff28 	bl	80008e4 <HAL_GetTick>
 8003a94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a96:	e009      	b.n	8003aac <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a98:	f7fc ff24 	bl	80008e4 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d902      	bls.n	8003aac <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	73fb      	strb	r3, [r7, #15]
        break;
 8003aaa:	e005      	b.n	8003ab8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003aac:	4b37      	ldr	r3, [pc, #220]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d1ef      	bne.n	8003a98 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d160      	bne.n	8003b80 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d111      	bne.n	8003ae8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ac4:	4b31      	ldr	r3, [pc, #196]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac6:	691b      	ldr	r3, [r3, #16]
 8003ac8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003acc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6892      	ldr	r2, [r2, #8]
 8003ad4:	0211      	lsls	r1, r2, #8
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	68d2      	ldr	r2, [r2, #12]
 8003ada:	0912      	lsrs	r2, r2, #4
 8003adc:	0452      	lsls	r2, r2, #17
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	492a      	ldr	r1, [pc, #168]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	610b      	str	r3, [r1, #16]
 8003ae6:	e027      	b.n	8003b38 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d112      	bne.n	8003b14 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aee:	4b27      	ldr	r3, [pc, #156]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003af6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	6892      	ldr	r2, [r2, #8]
 8003afe:	0211      	lsls	r1, r2, #8
 8003b00:	687a      	ldr	r2, [r7, #4]
 8003b02:	6912      	ldr	r2, [r2, #16]
 8003b04:	0852      	lsrs	r2, r2, #1
 8003b06:	3a01      	subs	r2, #1
 8003b08:	0552      	lsls	r2, r2, #21
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	491f      	ldr	r1, [pc, #124]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	610b      	str	r3, [r1, #16]
 8003b12:	e011      	b.n	8003b38 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b14:	4b1d      	ldr	r3, [pc, #116]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b16:	691b      	ldr	r3, [r3, #16]
 8003b18:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b1c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6892      	ldr	r2, [r2, #8]
 8003b24:	0211      	lsls	r1, r2, #8
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6952      	ldr	r2, [r2, #20]
 8003b2a:	0852      	lsrs	r2, r2, #1
 8003b2c:	3a01      	subs	r2, #1
 8003b2e:	0652      	lsls	r2, r2, #25
 8003b30:	430a      	orrs	r2, r1
 8003b32:	4916      	ldr	r1, [pc, #88]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b38:	4b14      	ldr	r3, [pc, #80]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a13      	ldr	r2, [pc, #76]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b44:	f7fc fece 	bl	80008e4 <HAL_GetTick>
 8003b48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b4a:	e009      	b.n	8003b60 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b4c:	f7fc feca 	bl	80008e4 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d902      	bls.n	8003b60 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	73fb      	strb	r3, [r7, #15]
          break;
 8003b5e:	e005      	b.n	8003b6c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b60:	4b0a      	ldr	r3, [pc, #40]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0ef      	beq.n	8003b4c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b6c:	7bfb      	ldrb	r3, [r7, #15]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d106      	bne.n	8003b80 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b72:	4b06      	ldr	r3, [pc, #24]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b74:	691a      	ldr	r2, [r3, #16]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	4904      	ldr	r1, [pc, #16]	@ (8003b8c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40021000 	.word	0x40021000

08003b90 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	f003 0303 	and.w	r3, r3, #3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d018      	beq.n	8003bdc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003baa:	4b67      	ldr	r3, [pc, #412]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	f003 0203 	and.w	r2, r3, #3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d10d      	bne.n	8003bd6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
       ||
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d009      	beq.n	8003bd6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003bc2:	4b61      	ldr	r3, [pc, #388]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	091b      	lsrs	r3, r3, #4
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	1c5a      	adds	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
       ||
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d047      	beq.n	8003c66 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	73fb      	strb	r3, [r7, #15]
 8003bda:	e044      	b.n	8003c66 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	d018      	beq.n	8003c16 <RCCEx_PLLSAI2_Config+0x86>
 8003be4:	2b03      	cmp	r3, #3
 8003be6:	d825      	bhi.n	8003c34 <RCCEx_PLLSAI2_Config+0xa4>
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d002      	beq.n	8003bf2 <RCCEx_PLLSAI2_Config+0x62>
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d009      	beq.n	8003c04 <RCCEx_PLLSAI2_Config+0x74>
 8003bf0:	e020      	b.n	8003c34 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003bf2:	4b55      	ldr	r3, [pc, #340]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11d      	bne.n	8003c3a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c02:	e01a      	b.n	8003c3a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c04:	4b50      	ldr	r3, [pc, #320]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d116      	bne.n	8003c3e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c14:	e013      	b.n	8003c3e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c16:	4b4c      	ldr	r3, [pc, #304]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10f      	bne.n	8003c42 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c22:	4b49      	ldr	r3, [pc, #292]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d109      	bne.n	8003c42 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c32:	e006      	b.n	8003c42 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
      break;
 8003c38:	e004      	b.n	8003c44 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c3a:	bf00      	nop
 8003c3c:	e002      	b.n	8003c44 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c3e:	bf00      	nop
 8003c40:	e000      	b.n	8003c44 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c42:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10d      	bne.n	8003c66 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c4a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6819      	ldr	r1, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	430b      	orrs	r3, r1
 8003c60:	4939      	ldr	r1, [pc, #228]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d167      	bne.n	8003d3c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c6c:	4b36      	ldr	r3, [pc, #216]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a35      	ldr	r2, [pc, #212]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c78:	f7fc fe34 	bl	80008e4 <HAL_GetTick>
 8003c7c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c7e:	e009      	b.n	8003c94 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c80:	f7fc fe30 	bl	80008e4 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d902      	bls.n	8003c94 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	73fb      	strb	r3, [r7, #15]
        break;
 8003c92:	e005      	b.n	8003ca0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003c94:	4b2c      	ldr	r3, [pc, #176]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1ef      	bne.n	8003c80 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ca0:	7bfb      	ldrb	r3, [r7, #15]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d14a      	bne.n	8003d3c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d111      	bne.n	8003cd0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cac:	4b26      	ldr	r3, [pc, #152]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003cb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6892      	ldr	r2, [r2, #8]
 8003cbc:	0211      	lsls	r1, r2, #8
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	68d2      	ldr	r2, [r2, #12]
 8003cc2:	0912      	lsrs	r2, r2, #4
 8003cc4:	0452      	lsls	r2, r2, #17
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	491f      	ldr	r1, [pc, #124]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	614b      	str	r3, [r1, #20]
 8003cce:	e011      	b.n	8003cf4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cd2:	695b      	ldr	r3, [r3, #20]
 8003cd4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003cd8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	6892      	ldr	r2, [r2, #8]
 8003ce0:	0211      	lsls	r1, r2, #8
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6912      	ldr	r2, [r2, #16]
 8003ce6:	0852      	lsrs	r2, r2, #1
 8003ce8:	3a01      	subs	r2, #1
 8003cea:	0652      	lsls	r2, r2, #25
 8003cec:	430a      	orrs	r2, r1
 8003cee:	4916      	ldr	r1, [pc, #88]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003cf4:	4b14      	ldr	r3, [pc, #80]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a13      	ldr	r2, [pc, #76]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cfe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d00:	f7fc fdf0 	bl	80008e4 <HAL_GetTick>
 8003d04:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d06:	e009      	b.n	8003d1c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d08:	f7fc fdec 	bl	80008e4 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d902      	bls.n	8003d1c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	73fb      	strb	r3, [r7, #15]
          break;
 8003d1a:	e005      	b.n	8003d28 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d0ef      	beq.n	8003d08 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d28:	7bfb      	ldrb	r3, [r7, #15]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d106      	bne.n	8003d3c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d2e:	4b06      	ldr	r3, [pc, #24]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d30:	695a      	ldr	r2, [r3, #20]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	695b      	ldr	r3, [r3, #20]
 8003d36:	4904      	ldr	r1, [pc, #16]	@ (8003d48 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40021000 	.word	0x40021000

08003d4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d4c:	b084      	sub	sp, #16
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b084      	sub	sp, #16
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
 8003d56:	f107 001c 	add.w	r0, r7, #28
 8003d5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f9bd 	bl	80040ea <USB_CoreReset>
 8003d70:	4603      	mov	r3, r0
 8003d72:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8003d74:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d106      	bne.n	8003d8a <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d80:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d88:	e005      	b.n	8003d96 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d8e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003da2:	b004      	add	sp, #16
 8003da4:	4770      	bx	lr

08003da6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b083      	sub	sp, #12
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f043 0201 	orr.w	r2, r3, #1
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f023 0201 	bic.w	r2, r3, #1
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b084      	sub	sp, #16
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
 8003df2:	460b      	mov	r3, r1
 8003df4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003e06:	78fb      	ldrb	r3, [r7, #3]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d115      	bne.n	8003e38 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003e18:	200a      	movs	r0, #10
 8003e1a:	f7fc fd6f 	bl	80008fc <HAL_Delay>
      ms += 10U;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	330a      	adds	r3, #10
 8003e22:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 f952 	bl	80040ce <USB_GetMode>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d01e      	beq.n	8003e6e <USB_SetCurrentMode+0x84>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e34:	d9f0      	bls.n	8003e18 <USB_SetCurrentMode+0x2e>
 8003e36:	e01a      	b.n	8003e6e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003e38:	78fb      	ldrb	r3, [r7, #3]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d115      	bne.n	8003e6a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003e4a:	200a      	movs	r0, #10
 8003e4c:	f7fc fd56 	bl	80008fc <HAL_Delay>
      ms += 10U;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	330a      	adds	r3, #10
 8003e54:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 f939 	bl	80040ce <USB_GetMode>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d005      	beq.n	8003e6e <USB_SetCurrentMode+0x84>
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2bc7      	cmp	r3, #199	@ 0xc7
 8003e66:	d9f0      	bls.n	8003e4a <USB_SetCurrentMode+0x60>
 8003e68:	e001      	b.n	8003e6e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e005      	b.n	8003e7a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2bc8      	cmp	r3, #200	@ 0xc8
 8003e72:	d101      	bne.n	8003e78 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e000      	b.n	8003e7a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b085      	sub	sp, #20
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
 8003e8a:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	3301      	adds	r3, #1
 8003e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e9c:	d901      	bls.n	8003ea2 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e01b      	b.n	8003eda <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	daf2      	bge.n	8003e90 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	019b      	lsls	r3, r3, #6
 8003eb2:	f043 0220 	orr.w	r2, r3, #32
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003ec6:	d901      	bls.n	8003ecc <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e006      	b.n	8003eda <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b20      	cmp	r3, #32
 8003ed6:	d0f0      	beq.n	8003eba <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b085      	sub	sp, #20
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003efe:	d901      	bls.n	8003f04 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e018      	b.n	8003f36 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	daf2      	bge.n	8003ef2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2210      	movs	r2, #16
 8003f14:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003f22:	d901      	bls.n	8003f28 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e006      	b.n	8003f36 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	691b      	ldr	r3, [r3, #16]
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	d0f0      	beq.n	8003f16 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8003f42:	b480      	push	{r7}
 8003f44:	b089      	sub	sp, #36	@ 0x24
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	4611      	mov	r1, r2
 8003f4e:	461a      	mov	r2, r3
 8003f50:	460b      	mov	r3, r1
 8003f52:	71fb      	strb	r3, [r7, #7]
 8003f54:	4613      	mov	r3, r2
 8003f56:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8003f60:	88bb      	ldrh	r3, [r7, #4]
 8003f62:	3303      	adds	r3, #3
 8003f64:	089b      	lsrs	r3, r3, #2
 8003f66:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8003f68:	2300      	movs	r3, #0
 8003f6a:	61bb      	str	r3, [r7, #24]
 8003f6c:	e018      	b.n	8003fa0 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	031a      	lsls	r2, r3, #12
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	4413      	add	r3, r2
 8003f76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	6013      	str	r3, [r2, #0]
    pSrc++;
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	3301      	adds	r3, #1
 8003f86:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	3301      	adds	r3, #1
 8003f8c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	3301      	adds	r3, #1
 8003f92:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	3301      	adds	r3, #1
 8003f98:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	61bb      	str	r3, [r7, #24]
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d3e2      	bcc.n	8003f6e <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3724      	adds	r7, #36	@ 0x24
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr

08003fb6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	b08b      	sub	sp, #44	@ 0x2c
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	60f8      	str	r0, [r7, #12]
 8003fbe:	60b9      	str	r1, [r7, #8]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	089b      	lsrs	r3, r3, #2
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8003fd4:	88fb      	ldrh	r3, [r7, #6]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8003fdc:	2300      	movs	r3, #0
 8003fde:	623b      	str	r3, [r7, #32]
 8003fe0:	e014      	b.n	800400c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fec:	601a      	str	r2, [r3, #0]
    pDest++;
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	3301      	adds	r3, #1
 8004004:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004006:	6a3b      	ldr	r3, [r7, #32]
 8004008:	3301      	adds	r3, #1
 800400a:	623b      	str	r3, [r7, #32]
 800400c:	6a3a      	ldr	r2, [r7, #32]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	429a      	cmp	r2, r3
 8004012:	d3e6      	bcc.n	8003fe2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004014:	8bfb      	ldrh	r3, [r7, #30]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d01e      	beq.n	8004058 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004024:	461a      	mov	r2, r3
 8004026:	f107 0310 	add.w	r3, r7, #16
 800402a:	6812      	ldr	r2, [r2, #0]
 800402c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	b2db      	uxtb	r3, r3
 8004034:	00db      	lsls	r3, r3, #3
 8004036:	fa22 f303 	lsr.w	r3, r2, r3
 800403a:	b2da      	uxtb	r2, r3
 800403c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403e:	701a      	strb	r2, [r3, #0]
      i++;
 8004040:	6a3b      	ldr	r3, [r7, #32]
 8004042:	3301      	adds	r3, #1
 8004044:	623b      	str	r3, [r7, #32]
      pDest++;
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	3301      	adds	r3, #1
 800404a:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800404c:	8bfb      	ldrh	r3, [r7, #30]
 800404e:	3b01      	subs	r3, #1
 8004050:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004052:	8bfb      	ldrh	r3, [r7, #30]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d1ea      	bne.n	800402e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800405a:	4618      	mov	r0, r3
 800405c:	372c      	adds	r7, #44	@ 0x2c
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr

08004066 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004066:	b480      	push	{r7}
 8004068:	b085      	sub	sp, #20
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	4013      	ands	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800407e:	68fb      	ldr	r3, [r7, #12]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3714      	adds	r7, #20
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	460b      	mov	r3, r1
 8004096:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800409c:	78fb      	ldrb	r3, [r7, #3]
 800409e:	015a      	lsls	r2, r3, #5
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4413      	add	r3, r2
 80040a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	015a      	lsls	r2, r3, #5
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4413      	add	r3, r2
 80040b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	4013      	ands	r3, r2
 80040be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80040c0:	68bb      	ldr	r3, [r7, #8]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3714      	adds	r7, #20
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr

080040ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80040ce:	b480      	push	{r7}
 80040d0:	b083      	sub	sp, #12
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	f003 0301 	and.w	r3, r3, #1
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b085      	sub	sp, #20
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	3301      	adds	r3, #1
 80040fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004102:	d901      	bls.n	8004108 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e022      	b.n	800414e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	2b00      	cmp	r3, #0
 800410e:	daf2      	bge.n	80040f6 <USB_CoreReset+0xc>

  count = 10U;
 8004110:	230a      	movs	r3, #10
 8004112:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004114:	e002      	b.n	800411c <USB_CoreReset+0x32>
  {
    count--;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	3b01      	subs	r3, #1
 800411a:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1f9      	bne.n	8004116 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	f043 0201 	orr.w	r2, r3, #1
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	3301      	adds	r3, #1
 8004132:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800413a:	d901      	bls.n	8004140 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e006      	b.n	800414e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b01      	cmp	r3, #1
 800414a:	d0f0      	beq.n	800412e <USB_CoreReset+0x44>

  return HAL_OK;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3714      	adds	r7, #20
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr
	...

0800415c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800415c:	b084      	sub	sp, #16
 800415e:	b580      	push	{r7, lr}
 8004160:	b086      	sub	sp, #24
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
 8004166:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800416a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800416e:	2300      	movs	r3, #0
 8004170:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800417c:	461a      	mov	r2, r3
 800417e:	2300      	movs	r3, #0
 8004180:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004186:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004192:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80041a8:	f023 0304 	bic.w	r3, r3, #4
 80041ac:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80041ae:	2110      	movs	r1, #16
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7ff fe66 	bl	8003e82 <USB_FlushTxFifo>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f7ff fe90 	bl	8003ee6 <USB_FlushRxFifo>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80041d0:	2300      	movs	r3, #0
 80041d2:	613b      	str	r3, [r7, #16]
 80041d4:	e015      	b.n	8004202 <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	015a      	lsls	r2, r3, #5
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4413      	add	r3, r2
 80041de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041e2:	461a      	mov	r2, r3
 80041e4:	f04f 33ff 	mov.w	r3, #4294967295
 80041e8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	015a      	lsls	r2, r3, #5
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	4413      	add	r3, r2
 80041f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041f6:	461a      	mov	r2, r3
 80041f8:	2300      	movs	r3, #0
 80041fa:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	3301      	adds	r3, #1
 8004200:	613b      	str	r3, [r7, #16]
 8004202:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004206:	461a      	mov	r2, r3
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	4293      	cmp	r3, r2
 800420c:	d3e3      	bcc.n	80041d6 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f04f 32ff 	mov.w	r2, #4294967295
 800421a:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2280      	movs	r2, #128	@ 0x80
 8004220:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	4a0c      	ldr	r2, [pc, #48]	@ (8004258 <USB_HostInit+0xfc>)
 8004226:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a0c      	ldr	r2, [pc, #48]	@ (800425c <USB_HostInit+0x100>)
 800422c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	f043 0210 	orr.w	r2, r3, #16
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	699a      	ldr	r2, [r3, #24]
 8004240:	4b07      	ldr	r3, [pc, #28]	@ (8004260 <USB_HostInit+0x104>)
 8004242:	4313      	orrs	r3, r2
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004248:	7dfb      	ldrb	r3, [r7, #23]
}
 800424a:	4618      	mov	r0, r3
 800424c:	3718      	adds	r7, #24
 800424e:	46bd      	mov	sp, r7
 8004250:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004254:	b004      	add	sp, #16
 8004256:	4770      	bx	lr
 8004258:	00600080 	.word	0x00600080
 800425c:	004000e0 	.word	0x004000e0
 8004260:	a3200008 	.word	0xa3200008

08004264 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004282:	f023 0303 	bic.w	r3, r3, #3
 8004286:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	f003 0303 	and.w	r3, r3, #3
 8004296:	68f9      	ldr	r1, [r7, #12]
 8004298:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800429c:	4313      	orrs	r3, r2
 800429e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80042a0:	78fb      	ldrb	r3, [r7, #3]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d107      	bne.n	80042b6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80042ac:	461a      	mov	r2, r3
 80042ae:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80042b2:	6053      	str	r3, [r2, #4]
 80042b4:	e00c      	b.n	80042d0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80042b6:	78fb      	ldrb	r3, [r7, #3]
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d107      	bne.n	80042cc <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80042c2:	461a      	mov	r2, r3
 80042c4:	f241 7370 	movw	r3, #6000	@ 0x1770
 80042c8:	6053      	str	r3, [r2, #4]
 80042ca:	e001      	b.n	80042d0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e000      	b.n	80042d2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3714      	adds	r7, #20
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b084      	sub	sp, #16
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80042ea:	2300      	movs	r3, #0
 80042ec:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80042fe:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	68fa      	ldr	r2, [r7, #12]
 8004304:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800430c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800430e:	2064      	movs	r0, #100	@ 0x64
 8004310:	f7fc faf4 	bl	80008fc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800431c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004320:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004322:	200a      	movs	r0, #10
 8004324:	f7fc faea 	bl	80008fc <HAL_Delay>

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004332:	b480      	push	{r7}
 8004334:	b085      	sub	sp, #20
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
 800433a:	460b      	mov	r3, r1
 800433c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004342:	2300      	movs	r3, #0
 8004344:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004356:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d109      	bne.n	8004376 <USB_DriveVbus+0x44>
 8004362:	78fb      	ldrb	r3, [r7, #3]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d106      	bne.n	8004376 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004370:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004374:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800437c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004380:	d109      	bne.n	8004396 <USB_DriveVbus+0x64>
 8004382:	78fb      	ldrb	r3, [r7, #3]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d106      	bne.n	8004396 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004390:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004394:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3714      	adds	r7, #20
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr

080043a4 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	0c5b      	lsrs	r3, r3, #17
 80043c2:	f003 0303 	and.w	r3, r3, #3
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b085      	sub	sp, #20
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	b29b      	uxth	r3, r3
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3714      	adds	r7, #20
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b088      	sub	sp, #32
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	4608      	mov	r0, r1
 80043fe:	4611      	mov	r1, r2
 8004400:	461a      	mov	r2, r3
 8004402:	4603      	mov	r3, r0
 8004404:	70fb      	strb	r3, [r7, #3]
 8004406:	460b      	mov	r3, r1
 8004408:	70bb      	strb	r3, [r7, #2]
 800440a:	4613      	mov	r3, r2
 800440c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8004416:	78fb      	ldrb	r3, [r7, #3]
 8004418:	015a      	lsls	r2, r3, #5
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	4413      	add	r3, r2
 800441e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004422:	461a      	mov	r2, r3
 8004424:	f04f 33ff 	mov.w	r3, #4294967295
 8004428:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800442a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800442e:	2b03      	cmp	r3, #3
 8004430:	d867      	bhi.n	8004502 <USB_HC_Init+0x10e>
 8004432:	a201      	add	r2, pc, #4	@ (adr r2, 8004438 <USB_HC_Init+0x44>)
 8004434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004438:	08004449 	.word	0x08004449
 800443c:	080044c5 	.word	0x080044c5
 8004440:	08004449 	.word	0x08004449
 8004444:	08004487 	.word	0x08004487
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004448:	78fb      	ldrb	r3, [r7, #3]
 800444a:	015a      	lsls	r2, r3, #5
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	4413      	add	r3, r2
 8004450:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004454:	461a      	mov	r2, r3
 8004456:	f240 439d 	movw	r3, #1181	@ 0x49d
 800445a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800445c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004460:	2b00      	cmp	r3, #0
 8004462:	da51      	bge.n	8004508 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004464:	78fb      	ldrb	r3, [r7, #3]
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	693b      	ldr	r3, [r7, #16]
 800446a:	4413      	add	r3, r2
 800446c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	78fa      	ldrb	r2, [r7, #3]
 8004474:	0151      	lsls	r1, r2, #5
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	440a      	add	r2, r1
 800447a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800447e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004482:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004484:	e040      	b.n	8004508 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	015a      	lsls	r2, r3, #5
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	4413      	add	r3, r2
 800448e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004492:	461a      	mov	r2, r3
 8004494:	f240 639d 	movw	r3, #1693	@ 0x69d
 8004498:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800449a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	da34      	bge.n	800450c <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80044a2:	78fb      	ldrb	r3, [r7, #3]
 80044a4:	015a      	lsls	r2, r3, #5
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	4413      	add	r3, r2
 80044aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	78fa      	ldrb	r2, [r7, #3]
 80044b2:	0151      	lsls	r1, r2, #5
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	440a      	add	r2, r1
 80044b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044c0:	60d3      	str	r3, [r2, #12]
      }

      break;
 80044c2:	e023      	b.n	800450c <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044d0:	461a      	mov	r2, r3
 80044d2:	f240 2325 	movw	r3, #549	@ 0x225
 80044d6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80044d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	da17      	bge.n	8004510 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80044e0:	78fb      	ldrb	r3, [r7, #3]
 80044e2:	015a      	lsls	r2, r3, #5
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	78fa      	ldrb	r2, [r7, #3]
 80044f0:	0151      	lsls	r1, r2, #5
 80044f2:	693a      	ldr	r2, [r7, #16]
 80044f4:	440a      	add	r2, r1
 80044f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044fa:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80044fe:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004500:	e006      	b.n	8004510 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	77fb      	strb	r3, [r7, #31]
      break;
 8004506:	e004      	b.n	8004512 <USB_HC_Init+0x11e>
      break;
 8004508:	bf00      	nop
 800450a:	e002      	b.n	8004512 <USB_HC_Init+0x11e>
      break;
 800450c:	bf00      	nop
 800450e:	e000      	b.n	8004512 <USB_HC_Init+0x11e>
      break;
 8004510:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8004512:	78fb      	ldrb	r3, [r7, #3]
 8004514:	015a      	lsls	r2, r3, #5
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	4413      	add	r3, r2
 800451a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800451e:	68db      	ldr	r3, [r3, #12]
 8004520:	78fa      	ldrb	r2, [r7, #3]
 8004522:	0151      	lsls	r1, r2, #5
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	440a      	add	r2, r1
 8004528:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800452c:	f043 0302 	orr.w	r3, r3, #2
 8004530:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004538:	699a      	ldr	r2, [r3, #24]
 800453a:	78fb      	ldrb	r3, [r7, #3]
 800453c:	f003 030f 	and.w	r3, r3, #15
 8004540:	2101      	movs	r1, #1
 8004542:	fa01 f303 	lsl.w	r3, r1, r3
 8004546:	6939      	ldr	r1, [r7, #16]
 8004548:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800454c:	4313      	orrs	r3, r2
 800454e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	699b      	ldr	r3, [r3, #24]
 8004554:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800455c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004560:	2b00      	cmp	r3, #0
 8004562:	da03      	bge.n	800456c <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 8004564:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004568:	61bb      	str	r3, [r7, #24]
 800456a:	e001      	b.n	8004570 <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7ff ff17 	bl	80043a4 <USB_GetHostSpeed>
 8004576:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004578:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800457c:	2b02      	cmp	r3, #2
 800457e:	d106      	bne.n	800458e <USB_HC_Init+0x19a>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2b02      	cmp	r3, #2
 8004584:	d003      	beq.n	800458e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 8004586:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	e001      	b.n	8004592 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800458e:	2300      	movs	r3, #0
 8004590:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004592:	787b      	ldrb	r3, [r7, #1]
 8004594:	059b      	lsls	r3, r3, #22
 8004596:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800459a:	78bb      	ldrb	r3, [r7, #2]
 800459c:	02db      	lsls	r3, r3, #11
 800459e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80045a2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80045a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80045a8:	049b      	lsls	r3, r3, #18
 80045aa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80045ae:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80045b0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80045b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80045b6:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	431a      	orrs	r2, r3
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80045c0:	78fa      	ldrb	r2, [r7, #3]
 80045c2:	0151      	lsls	r1, r2, #5
 80045c4:	693a      	ldr	r2, [r7, #16]
 80045c6:	440a      	add	r2, r1
 80045c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80045cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80045d0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80045d2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80045d6:	2b03      	cmp	r3, #3
 80045d8:	d003      	beq.n	80045e2 <USB_HC_Init+0x1ee>
 80045da:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d10f      	bne.n	8004602 <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80045e2:	78fb      	ldrb	r3, [r7, #3]
 80045e4:	015a      	lsls	r2, r3, #5
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	4413      	add	r3, r2
 80045ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	78fa      	ldrb	r2, [r7, #3]
 80045f2:	0151      	lsls	r1, r2, #5
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	440a      	add	r2, r1
 80045f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045fc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004600:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004602:	7ffb      	ldrb	r3, [r7, #31]
}
 8004604:	4618      	mov	r0, r3
 8004606:	3720      	adds	r7, #32
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	785b      	ldrb	r3, [r3, #1]
 800461e:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8004620:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004624:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d018      	beq.n	8004660 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	8952      	ldrh	r2, [r2, #10]
 8004636:	4413      	add	r3, r2
 8004638:	3b01      	subs	r3, #1
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	8952      	ldrh	r2, [r2, #10]
 800463e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004642:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8004644:	8bfa      	ldrh	r2, [r7, #30]
 8004646:	8a7b      	ldrh	r3, [r7, #18]
 8004648:	429a      	cmp	r2, r3
 800464a:	d90b      	bls.n	8004664 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800464c:	8a7b      	ldrh	r3, [r7, #18]
 800464e:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004650:	8bfb      	ldrh	r3, [r7, #30]
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	8952      	ldrh	r2, [r2, #10]
 8004656:	fb03 f202 	mul.w	r2, r3, r2
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	615a      	str	r2, [r3, #20]
 800465e:	e001      	b.n	8004664 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8004660:	2301      	movs	r3, #1
 8004662:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	78db      	ldrb	r3, [r3, #3]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d007      	beq.n	800467c <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800466c:	8bfb      	ldrh	r3, [r7, #30]
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	8952      	ldrh	r2, [r2, #10]
 8004672:	fb03 f202 	mul.w	r2, r3, r2
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	615a      	str	r2, [r3, #20]
 800467a:	e003      	b.n	8004684 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	699a      	ldr	r2, [r3, #24]
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800468c:	8bfb      	ldrh	r3, [r7, #30]
 800468e:	04d9      	lsls	r1, r3, #19
 8004690:	4b59      	ldr	r3, [pc, #356]	@ (80047f8 <USB_HC_StartXfer+0x1ec>)
 8004692:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004694:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	7b1b      	ldrb	r3, [r3, #12]
 800469a:	075b      	lsls	r3, r3, #29
 800469c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80046a0:	6979      	ldr	r1, [r7, #20]
 80046a2:	0148      	lsls	r0, r1, #5
 80046a4:	69b9      	ldr	r1, [r7, #24]
 80046a6:	4401      	add	r1, r0
 80046a8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80046ac:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80046ae:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80046b0:	69bb      	ldr	r3, [r7, #24]
 80046b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	bf0c      	ite	eq
 80046c0:	2301      	moveq	r3, #1
 80046c2:	2300      	movne	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	015a      	lsls	r2, r3, #5
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	4413      	add	r3, r2
 80046d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	0151      	lsls	r1, r2, #5
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	440a      	add	r2, r1
 80046de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046e2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80046e6:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	015a      	lsls	r2, r3, #5
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	4413      	add	r3, r2
 80046f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	7c7b      	ldrb	r3, [r7, #17]
 80046f8:	075b      	lsls	r3, r3, #29
 80046fa:	6979      	ldr	r1, [r7, #20]
 80046fc:	0148      	lsls	r0, r1, #5
 80046fe:	69b9      	ldr	r1, [r7, #24]
 8004700:	4401      	add	r1, r0
 8004702:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8004706:	4313      	orrs	r3, r2
 8004708:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	015a      	lsls	r2, r3, #5
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	4413      	add	r3, r2
 8004712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004720:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	78db      	ldrb	r3, [r3, #3]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d004      	beq.n	8004734 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004730:	60bb      	str	r3, [r7, #8]
 8004732:	e003      	b.n	800473c <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800473a:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004742:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	015a      	lsls	r2, r3, #5
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	4413      	add	r3, r2
 800474c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004750:	461a      	mov	r2, r3
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	78db      	ldrb	r3, [r3, #3]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d147      	bne.n	80047ee <USB_HC_StartXfer+0x1e2>
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d043      	beq.n	80047ee <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	7a5b      	ldrb	r3, [r3, #9]
 800476a:	2b03      	cmp	r3, #3
 800476c:	d830      	bhi.n	80047d0 <USB_HC_StartXfer+0x1c4>
 800476e:	a201      	add	r2, pc, #4	@ (adr r2, 8004774 <USB_HC_StartXfer+0x168>)
 8004770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004774:	08004785 	.word	0x08004785
 8004778:	080047a9 	.word	0x080047a9
 800477c:	08004785 	.word	0x08004785
 8004780:	080047a9 	.word	0x080047a9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	3303      	adds	r3, #3
 800478a:	089b      	lsrs	r3, r3, #2
 800478c:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800478e:	89fa      	ldrh	r2, [r7, #14]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004794:	b29b      	uxth	r3, r3
 8004796:	429a      	cmp	r2, r3
 8004798:	d91c      	bls.n	80047d4 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	699b      	ldr	r3, [r3, #24]
 800479e:	f043 0220 	orr.w	r2, r3, #32
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	619a      	str	r2, [r3, #24]
        }
        break;
 80047a6:	e015      	b.n	80047d4 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	3303      	adds	r3, #3
 80047ae:	089b      	lsrs	r3, r3, #2
 80047b0:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80047b2:	89fa      	ldrh	r2, [r7, #14]
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	b29b      	uxth	r3, r3
 80047be:	429a      	cmp	r2, r3
 80047c0:	d90a      	bls.n	80047d8 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	619a      	str	r2, [r3, #24]
        }
        break;
 80047ce:	e003      	b.n	80047d8 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 80047d0:	bf00      	nop
 80047d2:	e002      	b.n	80047da <USB_HC_StartXfer+0x1ce>
        break;
 80047d4:	bf00      	nop
 80047d6:	e000      	b.n	80047da <USB_HC_StartXfer+0x1ce>
        break;
 80047d8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	6919      	ldr	r1, [r3, #16]
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	785a      	ldrb	r2, [r3, #1]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7ff fbaa 	bl	8003f42 <USB_WritePacket>
  }

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3720      	adds	r7, #32
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	1ff80000 	.word	0x1ff80000

080047fc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	b29b      	uxth	r3, r3
}
 8004812:	4618      	mov	r0, r3
 8004814:	3714      	adds	r7, #20
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr

0800481e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800481e:	b480      	push	{r7}
 8004820:	b089      	sub	sp, #36	@ 0x24
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
 8004826:	460b      	mov	r3, r1
 8004828:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800482e:	78fb      	ldrb	r3, [r7, #3]
 8004830:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8004832:	2300      	movs	r3, #0
 8004834:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	015a      	lsls	r2, r3, #5
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	4413      	add	r3, r2
 800483e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	0c9b      	lsrs	r3, r3, #18
 8004846:	f003 0303 	and.w	r3, r3, #3
 800484a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	4413      	add	r3, r2
 8004854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	0fdb      	lsrs	r3, r3, #31
 800485c:	f003 0301 	and.w	r3, r3, #1
 8004860:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	015a      	lsls	r2, r3, #5
 8004866:	69fb      	ldr	r3, [r7, #28]
 8004868:	4413      	add	r3, r2
 800486a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	0fdb      	lsrs	r3, r3, #31
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b20      	cmp	r3, #32
 8004882:	d10d      	bne.n	80048a0 <USB_HC_Halt+0x82>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10a      	bne.n	80048a0 <USB_HC_Halt+0x82>
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d005      	beq.n	800489c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d002      	beq.n	800489c <USB_HC_Halt+0x7e>
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	2b03      	cmp	r3, #3
 800489a:	d101      	bne.n	80048a0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800489c:	2300      	movs	r3, #0
 800489e:	e0d8      	b.n	8004a52 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <USB_HC_Halt+0x8e>
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d173      	bne.n	8004994 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80048ac:	69bb      	ldr	r3, [r7, #24]
 80048ae:	015a      	lsls	r2, r3, #5
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	4413      	add	r3, r2
 80048b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	0151      	lsls	r1, r2, #5
 80048be:	69fa      	ldr	r2, [r7, #28]
 80048c0:	440a      	add	r2, r1
 80048c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80048ca:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d14a      	bne.n	800496e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d133      	bne.n	800494c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	015a      	lsls	r2, r3, #5
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	4413      	add	r3, r2
 80048ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	0151      	lsls	r1, r2, #5
 80048f6:	69fa      	ldr	r2, [r7, #28]
 80048f8:	440a      	add	r2, r1
 80048fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004902:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	015a      	lsls	r2, r3, #5
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	4413      	add	r3, r2
 800490c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	0151      	lsls	r1, r2, #5
 8004916:	69fa      	ldr	r2, [r7, #28]
 8004918:	440a      	add	r2, r1
 800491a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800491e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004922:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	3301      	adds	r3, #1
 8004928:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004930:	d82e      	bhi.n	8004990 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	015a      	lsls	r2, r3, #5
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	4413      	add	r3, r2
 800493a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004944:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004948:	d0ec      	beq.n	8004924 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800494a:	e081      	b.n	8004a50 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	015a      	lsls	r2, r3, #5
 8004950:	69fb      	ldr	r3, [r7, #28]
 8004952:	4413      	add	r3, r2
 8004954:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69ba      	ldr	r2, [r7, #24]
 800495c:	0151      	lsls	r1, r2, #5
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	440a      	add	r2, r1
 8004962:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004966:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800496a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800496c:	e070      	b.n	8004a50 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	015a      	lsls	r2, r3, #5
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	4413      	add	r3, r2
 8004976:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	69ba      	ldr	r2, [r7, #24]
 800497e:	0151      	lsls	r1, r2, #5
 8004980:	69fa      	ldr	r2, [r7, #28]
 8004982:	440a      	add	r2, r1
 8004984:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004988:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800498c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800498e:	e05f      	b.n	8004a50 <USB_HC_Halt+0x232>
            break;
 8004990:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004992:	e05d      	b.n	8004a50 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	015a      	lsls	r2, r3, #5
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	4413      	add	r3, r2
 800499c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	0151      	lsls	r1, r2, #5
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	440a      	add	r2, r1
 80049aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80049b2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d133      	bne.n	8004a2c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	015a      	lsls	r2, r3, #5
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	4413      	add	r3, r2
 80049cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	0151      	lsls	r1, r2, #5
 80049d6:	69fa      	ldr	r2, [r7, #28]
 80049d8:	440a      	add	r2, r1
 80049da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049e2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	015a      	lsls	r2, r3, #5
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	4413      	add	r3, r2
 80049ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	69ba      	ldr	r2, [r7, #24]
 80049f4:	0151      	lsls	r1, r2, #5
 80049f6:	69fa      	ldr	r2, [r7, #28]
 80049f8:	440a      	add	r2, r1
 80049fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a02:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	3301      	adds	r3, #1
 8004a08:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a10:	d81d      	bhi.n	8004a4e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	015a      	lsls	r2, r3, #5
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a28:	d0ec      	beq.n	8004a04 <USB_HC_Halt+0x1e6>
 8004a2a:	e011      	b.n	8004a50 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	015a      	lsls	r2, r3, #5
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	4413      	add	r3, r2
 8004a34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	69ba      	ldr	r2, [r7, #24]
 8004a3c:	0151      	lsls	r1, r2, #5
 8004a3e:	69fa      	ldr	r2, [r7, #28]
 8004a40:	440a      	add	r2, r1
 8004a42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004a46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a4a:	6013      	str	r3, [r2, #0]
 8004a4c:	e000      	b.n	8004a50 <USB_HC_Halt+0x232>
          break;
 8004a4e:	bf00      	nop
    }
  }

  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3724      	adds	r7, #36	@ 0x24
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr

08004a5e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b088      	sub	sp, #32
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8004a66:	2300      	movs	r3, #0
 8004a68:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7ff f9a8 	bl	8003dc8 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004a78:	2110      	movs	r1, #16
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff fa01 	bl	8003e82 <USB_FlushTxFifo>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7ff fa2b 	bl	8003ee6 <USB_FlushRxFifo>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	61bb      	str	r3, [r7, #24]
 8004a9e:	e01f      	b.n	8004ae0 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	015a      	lsls	r2, r3, #5
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ab6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004abe:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004ac6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	015a      	lsls	r2, r3, #5
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	4413      	add	r3, r2
 8004ad0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	3301      	adds	r3, #1
 8004ade:	61bb      	str	r3, [r7, #24]
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	2b0f      	cmp	r3, #15
 8004ae4:	d9dc      	bls.n	8004aa0 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61bb      	str	r3, [r7, #24]
 8004aea:	e034      	b.n	8004b56 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8004aec:	69bb      	ldr	r3, [r7, #24]
 8004aee:	015a      	lsls	r2, r3, #5
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	4413      	add	r3, r2
 8004af4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b02:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b0a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004b12:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	015a      	lsls	r2, r3, #5
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b20:	461a      	mov	r2, r3
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b32:	d80c      	bhi.n	8004b4e <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b4a:	d0ec      	beq.n	8004b26 <USB_StopHost+0xc8>
 8004b4c:	e000      	b.n	8004b50 <USB_StopHost+0xf2>
        break;
 8004b4e:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	3301      	adds	r3, #1
 8004b54:	61bb      	str	r3, [r7, #24]
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	2b0f      	cmp	r3, #15
 8004b5a:	d9c7      	bls.n	8004aec <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004b62:	461a      	mov	r2, r3
 8004b64:	f04f 33ff 	mov.w	r3, #4294967295
 8004b68:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b70:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7ff f917 	bl	8003da6 <USB_EnableGlobalInt>

  return ret;
 8004b78:	7ffb      	ldrb	r3, [r7, #31]
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3720      	adds	r7, #32
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <USBH_MIDI_Init>:
    USBH_MIDI_SOFProcess
};

/* USBH_MIDI_Init: called upon device connection for MIDI class */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 8004b84:	b590      	push	{r4, r7, lr}
 8004b86:	b08d      	sub	sp, #52	@ 0x34
 8004b88:	af04      	add	r7, sp, #16
 8004b8a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL;
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	773b      	strb	r3, [r7, #28]
  MIDI_HandleTypeDef *MIDI_Handle;

  /* Allocate memory for MIDI class handle */
  MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 8004b90:	208e      	movs	r0, #142	@ 0x8e
 8004b92:	f002 fa9f 	bl	80070d4 <malloc>
 8004b96:	4603      	mov	r3, r0
 8004b98:	61bb      	str	r3, [r7, #24]
  if (MIDI_Handle == NULL)
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d104      	bne.n	8004baa <USBH_MIDI_Init+0x26>
  {
    printf("USBH_MIDI_Init: Failed to allocate MIDI class handle\r\n");
 8004ba0:	4883      	ldr	r0, [pc, #524]	@ (8004db0 <USBH_MIDI_Init+0x22c>)
 8004ba2:	f002 fc7f 	bl	80074a4 <puts>
    return USBH_FAIL;
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	e0fd      	b.n	8004da6 <USBH_MIDI_Init+0x222>
  }
  memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 8004baa:	228e      	movs	r2, #142	@ 0x8e
 8004bac:	2100      	movs	r1, #0
 8004bae:	69b8      	ldr	r0, [r7, #24]
 8004bb0:	f002 fd58 	bl	8007664 <memset>
  phost->pActiveClass->pData = (void *)MIDI_Handle;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	61da      	str	r2, [r3, #28]

  /* Find the MIDI Streaming interface (Audio class 0x01, subclass 0x03) */
  uint8_t interface = 0xFF;
 8004bbe:	23ff      	movs	r3, #255	@ 0xff
 8004bc0:	77fb      	strb	r3, [r7, #31]
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	77bb      	strb	r3, [r7, #30]
 8004bc6:	e01b      	b.n	8004c00 <USBH_MIDI_Init+0x7c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8004bc8:	7fbb      	ldrb	r3, [r7, #30]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	211a      	movs	r1, #26
 8004bce:	fb01 f303 	mul.w	r3, r1, r3
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f203 3347 	addw	r3, r3, #839	@ 0x347
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d10d      	bne.n	8004bfa <USBH_MIDI_Init+0x76>
        (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING))
 8004bde:	7fbb      	ldrb	r3, [r7, #30]
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	211a      	movs	r1, #26
 8004be4:	fb01 f303 	mul.w	r3, r1, r3
 8004be8:	4413      	add	r3, r2
 8004bea:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 8004bee:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 8004bf0:	2b03      	cmp	r3, #3
 8004bf2:	d102      	bne.n	8004bfa <USBH_MIDI_Init+0x76>
    {
      interface = idx;
 8004bf4:	7fbb      	ldrb	r3, [r7, #30]
 8004bf6:	77fb      	strb	r3, [r7, #31]
      break;
 8004bf8:	e008      	b.n	8004c0c <USBH_MIDI_Init+0x88>
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 8004bfa:	7fbb      	ldrb	r3, [r7, #30]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	77bb      	strb	r3, [r7, #30]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8004c06:	7fba      	ldrb	r2, [r7, #30]
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d3dd      	bcc.n	8004bc8 <USBH_MIDI_Init+0x44>
    }
  }
  if (interface == 0xFF)
 8004c0c:	7ffb      	ldrb	r3, [r7, #31]
 8004c0e:	2bff      	cmp	r3, #255	@ 0xff
 8004c10:	d104      	bne.n	8004c1c <USBH_MIDI_Init+0x98>
  {
    printf("USBH_MIDI_Init: No MIDI Streaming interface found\r\n");
 8004c12:	4868      	ldr	r0, [pc, #416]	@ (8004db4 <USBH_MIDI_Init+0x230>)
 8004c14:	f002 fc46 	bl	80074a4 <puts>
    return USBH_FAIL;
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e0c4      	b.n	8004da6 <USBH_MIDI_Init+0x222>
  }
  printf("USBH_MIDI_Init: MIDI Streaming interface found at index %d\r\n", interface);
 8004c1c:	7ffb      	ldrb	r3, [r7, #31]
 8004c1e:	4619      	mov	r1, r3
 8004c20:	4865      	ldr	r0, [pc, #404]	@ (8004db8 <USBH_MIDI_Init+0x234>)
 8004c22:	f002 fbd7 	bl	80073d4 <iprintf>

  /* Get the interface descriptor and parse its endpoints */
  USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 8004c26:	7ffb      	ldrb	r3, [r7, #31]
 8004c28:	221a      	movs	r2, #26
 8004c2a:	fb02 f303 	mul.w	r3, r2, r3
 8004c2e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	4413      	add	r3, r2
 8004c36:	330a      	adds	r3, #10
 8004c38:	617b      	str	r3, [r7, #20]
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	777b      	strb	r3, [r7, #29]
 8004c3e:	e090      	b.n	8004d62 <USBH_MIDI_Init+0x1de>
  {
    USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 8004c40:	7f7b      	ldrb	r3, [r7, #29]
 8004c42:	3301      	adds	r3, #1
 8004c44:	00db      	lsls	r3, r3, #3
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	4413      	add	r3, r2
 8004c4a:	3302      	adds	r3, #2
 8004c4c:	613b      	str	r3, [r7, #16]
    uint8_t ep_addr = ep_desc->bEndpointAddress;
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	789b      	ldrb	r3, [r3, #2]
 8004c52:	73fb      	strb	r3, [r7, #15]
    uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  // lower 2 bits indicate type
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	78db      	ldrb	r3, [r3, #3]
 8004c58:	f003 0303 	and.w	r3, r3, #3
 8004c5c:	73bb      	strb	r3, [r7, #14]
    if ((ep_addr & 0x80U) && (ep_type == 0x02U))
 8004c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	da3b      	bge.n	8004cde <USBH_MIDI_Init+0x15a>
 8004c66:	7bbb      	ldrb	r3, [r7, #14]
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d138      	bne.n	8004cde <USBH_MIDI_Init+0x15a>
    {
      /* MIDI IN endpoint (Bulk IN) */
      MIDI_Handle->InEp = ep_addr;
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	7bfa      	ldrb	r2, [r7, #15]
 8004c70:	709a      	strb	r2, [r3, #2]
      MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	889a      	ldrh	r2, [r3, #4]
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	809a      	strh	r2, [r3, #4]
      MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	789b      	ldrb	r3, [r3, #2]
 8004c7e:	4619      	mov	r1, r3
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f001 fe67 	bl	8006954 <USBH_AllocPipe>
 8004c86:	4603      	mov	r3, r0
 8004c88:	461a      	mov	r2, r3
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	701a      	strb	r2, [r3, #0]
      USBH_OpenPipe(phost, MIDI_Handle->InPipe, MIDI_Handle->InEp,
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	7819      	ldrb	r1, [r3, #0]
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	7898      	ldrb	r0, [r3, #2]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8004ca2:	69ba      	ldr	r2, [r7, #24]
 8004ca4:	8892      	ldrh	r2, [r2, #4]
 8004ca6:	9202      	str	r2, [sp, #8]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	9201      	str	r2, [sp, #4]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	4623      	mov	r3, r4
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f001 fe1f 	bl	80068f6 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->InEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f002 f9a0 	bl	8007006 <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8004cca:	4619      	mov	r1, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 8004ccc:	69bb      	ldr	r3, [r7, #24]
 8004cce:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8004cd0:	461a      	mov	r2, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	889b      	ldrh	r3, [r3, #4]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8004cd6:	4839      	ldr	r0, [pc, #228]	@ (8004dbc <USBH_MIDI_Init+0x238>)
 8004cd8:	f002 fb7c 	bl	80073d4 <iprintf>
 8004cdc:	e03e      	b.n	8004d5c <USBH_MIDI_Init+0x1d8>
    }
    else if (!(ep_addr & 0x80U) && (ep_type == 0x02U))
 8004cde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	db3a      	blt.n	8004d5c <USBH_MIDI_Init+0x1d8>
 8004ce6:	7bbb      	ldrb	r3, [r7, #14]
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d137      	bne.n	8004d5c <USBH_MIDI_Init+0x1d8>
    {
      /* MIDI OUT endpoint (Bulk OUT) */
      MIDI_Handle->OutEp = ep_addr;
 8004cec:	69bb      	ldr	r3, [r7, #24]
 8004cee:	7bfa      	ldrb	r2, [r7, #15]
 8004cf0:	70da      	strb	r2, [r3, #3]
      MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	889a      	ldrh	r2, [r3, #4]
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	80da      	strh	r2, [r3, #6]
      MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	78db      	ldrb	r3, [r3, #3]
 8004cfe:	4619      	mov	r1, r3
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f001 fe27 	bl	8006954 <USBH_AllocPipe>
 8004d06:	4603      	mov	r3, r0
 8004d08:	461a      	mov	r2, r3
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	705a      	strb	r2, [r3, #1]
      USBH_OpenPipe(phost, MIDI_Handle->OutPipe, MIDI_Handle->OutEp,
 8004d0e:	69bb      	ldr	r3, [r7, #24]
 8004d10:	7859      	ldrb	r1, [r3, #1]
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	78d8      	ldrb	r0, [r3, #3]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	88d2      	ldrh	r2, [r2, #6]
 8004d26:	9202      	str	r2, [sp, #8]
 8004d28:	2202      	movs	r2, #2
 8004d2a:	9201      	str	r2, [sp, #4]
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	4623      	mov	r3, r4
 8004d30:	4602      	mov	r2, r0
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f001 fddf 	bl	80068f6 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->OutEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0);
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	785b      	ldrb	r3, [r3, #1]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	4619      	mov	r1, r3
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f002 f960 	bl	8007006 <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8004d4a:	4619      	mov	r1, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8004d50:	461a      	mov	r2, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	88db      	ldrh	r3, [r3, #6]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8004d56:	481a      	ldr	r0, [pc, #104]	@ (8004dc0 <USBH_MIDI_Init+0x23c>)
 8004d58:	f002 fb3c 	bl	80073d4 <iprintf>
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 8004d5c:	7f7b      	ldrb	r3, [r7, #29]
 8004d5e:	3301      	adds	r3, #1
 8004d60:	777b      	strb	r3, [r7, #29]
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	791b      	ldrb	r3, [r3, #4]
 8004d66:	7f7a      	ldrb	r2, [r7, #29]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	f4ff af69 	bcc.w	8004c40 <USBH_MIDI_Init+0xbc>
    }
  }

  /* Initialize FIFO and state */
  MIDI_Handle->EventFIFOHead = 0;
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
  MIDI_Handle->EventFIFOTail = 0;
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  MIDI_Handle->state = MIDI_IDLE;
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2200      	movs	r2, #0
 8004d82:	721a      	strb	r2, [r3, #8]
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 8004d8a:	4619      	mov	r1, r3
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 8004d92:	461a      	mov	r2, r3
 8004d94:	480b      	ldr	r0, [pc, #44]	@ (8004dc4 <USBH_MIDI_Init+0x240>)
 8004d96:	f002 fb1d 	bl	80073d4 <iprintf>

  /* Indicate successful initialization */
  printf("USBH_MIDI_Init: MIDI class driver initialized successfully\r\n");
 8004d9a:	480b      	ldr	r0, [pc, #44]	@ (8004dc8 <USBH_MIDI_Init+0x244>)
 8004d9c:	f002 fb82 	bl	80074a4 <puts>
  status = USBH_OK;
 8004da0:	2300      	movs	r3, #0
 8004da2:	773b      	strb	r3, [r7, #28]
  return status;
 8004da4:	7f3b      	ldrb	r3, [r7, #28]
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3724      	adds	r7, #36	@ 0x24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd90      	pop	{r4, r7, pc}
 8004dae:	bf00      	nop
 8004db0:	080081a8 	.word	0x080081a8
 8004db4:	080081e0 	.word	0x080081e0
 8004db8:	08008214 	.word	0x08008214
 8004dbc:	08008254 	.word	0x08008254
 8004dc0:	080082a4 	.word	0x080082a4
 8004dc4:	080082f8 	.word	0x080082f8
 8004dc8:	08008334 	.word	0x08008334

08004dcc <USBH_MIDI_DeInit>:

/* USBH_MIDI_DeInit: called on device disconnection for cleanup */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004dda:	69db      	ldr	r3, [r3, #28]
 8004ddc:	60fb      	str	r3, [r7, #12]
  if (MIDI_Handle != NULL)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d045      	beq.n	8004e70 <USBH_MIDI_DeInit+0xa4>
  {
    /* Close and free IN pipe */
    if (MIDI_Handle->InPipe)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d017      	beq.n	8004e1c <USBH_MIDI_DeInit+0x50>
    {
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8004df0:	4619      	mov	r1, r3
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 8004df6:	461a      	mov	r2, r3
 8004df8:	4820      	ldr	r0, [pc, #128]	@ (8004e7c <USBH_MIDI_DeInit+0xb0>)
 8004dfa:	f002 faeb 	bl	80073d4 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	4619      	mov	r1, r3
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f001 fd95 	bl	8006934 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->InPipe);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f001 fdc0 	bl	8006996 <USBH_FreePipe>
      MIDI_Handle->InPipe = 0;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	701a      	strb	r2, [r3, #0]
    }
    /* Close and free OUT pipe */
    if (MIDI_Handle->OutPipe)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	785b      	ldrb	r3, [r3, #1]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d017      	beq.n	8004e54 <USBH_MIDI_DeInit+0x88>
    {
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8004e28:	4619      	mov	r1, r3
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8004e2e:	461a      	mov	r2, r3
 8004e30:	4813      	ldr	r0, [pc, #76]	@ (8004e80 <USBH_MIDI_DeInit+0xb4>)
 8004e32:	f002 facf 	bl	80073d4 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	785b      	ldrb	r3, [r3, #1]
 8004e3a:	4619      	mov	r1, r3
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f001 fd79 	bl	8006934 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	785b      	ldrb	r3, [r3, #1]
 8004e46:	4619      	mov	r1, r3
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f001 fda4 	bl	8006996 <USBH_FreePipe>
      MIDI_Handle->OutPipe = 0;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	705a      	strb	r2, [r3, #1]
    }
    /* Free MIDI class handle */
    USBH_free(MIDI_Handle);
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f002 f945 	bl	80070e4 <free>
    phost->pActiveClass->pData = NULL;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004e60:	2200      	movs	r2, #0
 8004e62:	61da      	str	r2, [r3, #28]
    printf("USBH_MIDI_DeInit: Freed MIDI class handle memory\r\n");
 8004e64:	4807      	ldr	r0, [pc, #28]	@ (8004e84 <USBH_MIDI_DeInit+0xb8>)
 8004e66:	f002 fb1d 	bl	80074a4 <puts>
    printf("USBH_MIDI_DeInit: De-initialization complete\r\n");
 8004e6a:	4807      	ldr	r0, [pc, #28]	@ (8004e88 <USBH_MIDI_DeInit+0xbc>)
 8004e6c:	f002 fb1a 	bl	80074a4 <puts>
  }
  return USBH_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	08008370 	.word	0x08008370
 8004e80:	080083a4 	.word	0x080083a4
 8004e84:	080083d8 	.word	0x080083d8
 8004e88:	0800840c 	.word	0x0800840c

08004e8c <USBH_MIDI_ClassRequest>:

/* USBH_MIDI_ClassRequest: no class-specific requests needed for basic MIDI */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  /* No special control requests; simply return OK */
  return USBH_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	370c      	adds	r7, #12
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
	...

08004ea4 <USBH_MIDI_Process>:

/* USBH_MIDI_Process: polling handler for incoming MIDI data */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b08a      	sub	sp, #40	@ 0x28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8004eb2:	69db      	ldr	r3, [r3, #28]
 8004eb4:	61fb      	str	r3, [r7, #28]
  USBH_StatusTypeDef status = USBH_OK;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t urb_state;
  uint32_t length;

  if (MIDI_Handle == NULL)
 8004ebc:	69fb      	ldr	r3, [r7, #28]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <USBH_MIDI_Process+0x22>
  {
    return USBH_FAIL;  // Should not happen if class is active
 8004ec2:	2302      	movs	r3, #2
 8004ec4:	e0dd      	b.n	8005082 <USBH_MIDI_Process+0x1de>
  }

  switch (MIDI_Handle->state)
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	7a1b      	ldrb	r3, [r3, #8]
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	f000 80cc 	beq.w	8005068 <USBH_MIDI_Process+0x1c4>
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	f300 80d0 	bgt.w	8005076 <USBH_MIDI_Process+0x1d2>
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d002      	beq.n	8004ee0 <USBH_MIDI_Process+0x3c>
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d017      	beq.n	8004f0e <USBH_MIDI_Process+0x6a>
 8004ede:	e0ca      	b.n	8005076 <USBH_MIDI_Process+0x1d2>
  {
    case MIDI_IDLE:
      /* Idle: start a new IN transfer */
      printf("USBH_MIDI_Process: State=MIDI_IDLE, initiating IN transfer\r\n");
 8004ee0:	486a      	ldr	r0, [pc, #424]	@ (800508c <USBH_MIDI_Process+0x1e8>)
 8004ee2:	f002 fadf 	bl	80074a4 <puts>
      USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	f103 0109 	add.w	r1, r3, #9
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	889a      	ldrh	r2, [r3, #4]
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f001 fce0 	bl	80068ba <USBH_BulkReceiveData>
                           MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
      MIDI_Handle->state = MIDI_TRANSFER;
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	2201      	movs	r2, #1
 8004efe:	721a      	strb	r2, [r3, #8]
      printf("USBH_MIDI_Process: State -> MIDI_TRANSFER (waiting for data)\r\n");
 8004f00:	4863      	ldr	r0, [pc, #396]	@ (8005090 <USBH_MIDI_Process+0x1ec>)
 8004f02:	f002 facf 	bl	80074a4 <puts>
      status = USBH_BUSY;
 8004f06:	2301      	movs	r3, #1
 8004f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8004f0c:	e0b7      	b.n	800507e <USBH_MIDI_Process+0x1da>

    case MIDI_TRANSFER:
      /* Check the state of the last USB transfer */
      urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	4619      	mov	r1, r3
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f002 f855 	bl	8006fc4 <USBH_LL_GetURBState>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	61bb      	str	r3, [r7, #24]
      if (urb_state == USBH_URB_DONE)
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d173      	bne.n	800500c <USBH_MIDI_Process+0x168>
      {
        /* Data packet received */
        length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f001 ffb8 	bl	8006ea0 <USBH_LL_GetLastXferSize>
 8004f30:	6178      	str	r0, [r7, #20]
        printf("USBH_MIDI_Process: URB done, received %lu bytes\r\n", (unsigned long)length);
 8004f32:	6979      	ldr	r1, [r7, #20]
 8004f34:	4857      	ldr	r0, [pc, #348]	@ (8005094 <USBH_MIDI_Process+0x1f0>)
 8004f36:	f002 fa4d 	bl	80073d4 <iprintf>
        if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d04d      	beq.n	8004fdc <USBH_MIDI_Process+0x138>
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	2b40      	cmp	r3, #64	@ 0x40
 8004f44:	d84a      	bhi.n	8004fdc <USBH_MIDI_Process+0x138>
        {
          uint32_t i = 0;
 8004f46:	2300      	movs	r3, #0
 8004f48:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 8004f4a:	e026      	b.n	8004f9a <USBH_MIDI_Process+0xf6>
          {
            uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8004f4c:	69fb      	ldr	r3, [r7, #28]
 8004f4e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8004f52:	3304      	adds	r3, #4
 8004f54:	425a      	negs	r2, r3
 8004f56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f5a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8004f5e:	bf58      	it	pl
 8004f60:	4253      	negpl	r3, r2
 8004f62:	827b      	strh	r3, [r7, #18]
            if (nextHead == MIDI_Handle->EventFIFOTail)
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8004f6a:	8a7a      	ldrh	r2, [r7, #18]
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d01e      	beq.n	8004fae <USBH_MIDI_Process+0x10a>
            {
              /* FIFO full  cannot add more events */
              break;  // drop remaining events
            }
            /* Copy one 4-byte MIDI event into FIFO */
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8004f76:	3348      	adds	r3, #72	@ 0x48
 8004f78:	69fa      	ldr	r2, [r7, #28]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	3301      	adds	r3, #1
                   &MIDI_Handle->RxBuffer[i], 4);
 8004f7e:	6a3a      	ldr	r2, [r7, #32]
 8004f80:	3208      	adds	r2, #8
 8004f82:	69f9      	ldr	r1, [r7, #28]
 8004f84:	440a      	add	r2, r1
 8004f86:	3201      	adds	r2, #1
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	601a      	str	r2, [r3, #0]
            MIDI_Handle->EventFIFOHead = nextHead;
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	8a7a      	ldrh	r2, [r7, #18]
 8004f90:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            i += 4;
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	3304      	adds	r3, #4
 8004f98:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 8004f9a:	6a3a      	ldr	r2, [r7, #32]
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d206      	bcs.n	8004fb0 <USBH_MIDI_Process+0x10c>
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	1ad3      	subs	r3, r2, r3
 8004fa8:	2b03      	cmp	r3, #3
 8004faa:	d8cf      	bhi.n	8004f4c <USBH_MIDI_Process+0xa8>
 8004fac:	e000      	b.n	8004fb0 <USBH_MIDI_Process+0x10c>
              break;  // drop remaining events
 8004fae:	bf00      	nop
          }
          uint32_t eventsAdded = i / 4;
 8004fb0:	6a3b      	ldr	r3, [r7, #32]
 8004fb2:	089b      	lsrs	r3, r3, #2
 8004fb4:	60fb      	str	r3, [r7, #12]
          if (eventsAdded > 0)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d003      	beq.n	8004fc4 <USBH_MIDI_Process+0x120>
          {
            printf("USBH_MIDI_Process: Added %lu MIDI events to FIFO\r\n", (unsigned long)eventsAdded);
 8004fbc:	68f9      	ldr	r1, [r7, #12]
 8004fbe:	4836      	ldr	r0, [pc, #216]	@ (8005098 <USBH_MIDI_Process+0x1f4>)
 8004fc0:	f002 fa08 	bl	80073d4 <iprintf>
          }
          if (i < length)
 8004fc4:	6a3a      	ldr	r2, [r7, #32]
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d210      	bcs.n	8004fee <USBH_MIDI_Process+0x14a>
          {
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
                   (unsigned long)(length - i));
 8004fcc:	697a      	ldr	r2, [r7, #20]
 8004fce:	6a3b      	ldr	r3, [r7, #32]
 8004fd0:	1ad3      	subs	r3, r2, r3
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4831      	ldr	r0, [pc, #196]	@ (800509c <USBH_MIDI_Process+0x1f8>)
 8004fd6:	f002 f9fd 	bl	80073d4 <iprintf>
        {
 8004fda:	e008      	b.n	8004fee <USBH_MIDI_Process+0x14a>
          }
        }
        else if (length > USBH_MIDI_MAX_PACKET_SIZE)
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	2b40      	cmp	r3, #64	@ 0x40
 8004fe0:	d906      	bls.n	8004ff0 <USBH_MIDI_Process+0x14c>
        {
          /* Received packet larger than our buffer (should not happen in FS) */
          printf("USBH_MIDI_Process: Packet size %lu exceeds max %d, ignoring\r\n",
 8004fe2:	2240      	movs	r2, #64	@ 0x40
 8004fe4:	6979      	ldr	r1, [r7, #20]
 8004fe6:	482e      	ldr	r0, [pc, #184]	@ (80050a0 <USBH_MIDI_Process+0x1fc>)
 8004fe8:	f002 f9f4 	bl	80073d4 <iprintf>
 8004fec:	e000      	b.n	8004ff0 <USBH_MIDI_Process+0x14c>
        {
 8004fee:	bf00      	nop
                 (unsigned long)length, USBH_MIDI_MAX_PACKET_SIZE);
        }
        /* Submit a new read transfer immediately to continue polling */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	f103 0109 	add.w	r1, r3, #9
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	889a      	ldrh	r2, [r3, #4]
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f001 fc5b 	bl	80068ba <USBH_BulkReceiveData>
                             MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
        /* Stay in MIDI_TRANSFER state */
        status = USBH_OK;
 8005004:	2300      	movs	r3, #0
 8005006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      {
        /* URB_BUSY or NOTREADY: no new data yet, keep waiting */
        status = USBH_BUSY;
        // (No log here to avoid excessive output on each poll cycle)
      }
      break;
 800500a:	e038      	b.n	800507e <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_STALL)
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	2b05      	cmp	r3, #5
 8005010:	d119      	bne.n	8005046 <USBH_MIDI_Process+0x1a2>
               MIDI_Handle->InEp);
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	789b      	ldrb	r3, [r3, #2]
        printf("USBH_MIDI_Process: IN endpoint 0x%02X stalled, clearing halt condition\r\n",
 8005016:	4619      	mov	r1, r3
 8005018:	4822      	ldr	r0, [pc, #136]	@ (80050a4 <USBH_MIDI_Process+0x200>)
 800501a:	f002 f9db 	bl	80073d4 <iprintf>
        USBH_ClrFeature(phost, MIDI_Handle->InEp);  // clear stall on the IN endpoint
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	789b      	ldrb	r3, [r3, #2]
 8005022:	4619      	mov	r1, r3
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 ff03 	bl	8005e30 <USBH_ClrFeature>
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	f103 0109 	add.w	r1, r3, #9
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	889a      	ldrh	r2, [r3, #4]
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f001 fc3e 	bl	80068ba <USBH_BulkReceiveData>
        status = USBH_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005044:	e01b      	b.n	800507e <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_ERROR)
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	2b04      	cmp	r3, #4
 800504a:	d109      	bne.n	8005060 <USBH_MIDI_Process+0x1bc>
        MIDI_Handle->state = MIDI_ERROR;
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	2202      	movs	r2, #2
 8005050:	721a      	strb	r2, [r3, #8]
        printf("USBH_MIDI_Process: USB transfer error, state -> MIDI_ERROR\r\n");
 8005052:	4815      	ldr	r0, [pc, #84]	@ (80050a8 <USBH_MIDI_Process+0x204>)
 8005054:	f002 fa26 	bl	80074a4 <puts>
        status = USBH_FAIL;
 8005058:	2302      	movs	r3, #2
 800505a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800505e:	e00e      	b.n	800507e <USBH_MIDI_Process+0x1da>
        status = USBH_BUSY;
 8005060:	2301      	movs	r3, #1
 8005062:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005066:	e00a      	b.n	800507e <USBH_MIDI_Process+0x1da>

    case MIDI_ERROR:
      /* Error state - no recovery implemented */
      printf("USBH_MIDI_Process: State=MIDI_ERROR, unrecoverable error\r\n");
 8005068:	4810      	ldr	r0, [pc, #64]	@ (80050ac <USBH_MIDI_Process+0x208>)
 800506a:	f002 fa1b 	bl	80074a4 <puts>
      status = USBH_FAIL;
 800506e:	2302      	movs	r3, #2
 8005070:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005074:	e003      	b.n	800507e <USBH_MIDI_Process+0x1da>

    default:
      status = USBH_FAIL;
 8005076:	2302      	movs	r3, #2
 8005078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800507c:	bf00      	nop
  }

  return status;
 800507e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005082:	4618      	mov	r0, r3
 8005084:	3728      	adds	r7, #40	@ 0x28
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	0800843c 	.word	0x0800843c
 8005090:	08008478 	.word	0x08008478
 8005094:	080084b8 	.word	0x080084b8
 8005098:	080084ec 	.word	0x080084ec
 800509c:	08008520 	.word	0x08008520
 80050a0:	0800855c 	.word	0x0800855c
 80050a4:	0800859c 	.word	0x0800859c
 80050a8:	080085e8 	.word	0x080085e8
 80050ac:	08008624 	.word	0x08008624

080050b0 <USBH_MIDI_SOFProcess>:

/* USBH_MIDI_SOFProcess: not used (included for completeness) */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* No periodic SOF handling needed for this class */
  return USBH_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr

080050c6 <USBH_MIDI_GetEvent>:

/* Public API function to get a MIDI event from the FIFO */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b085      	sub	sp, #20
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
 80050ce:	6039      	str	r1, [r7, #0]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80050d6:	69db      	ldr	r3, [r3, #28]
 80050d8:	60bb      	str	r3, [r7, #8]
  if (MIDI_Handle == NULL)
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <USBH_MIDI_GetEvent+0x1e>
  {
    return USBH_FAIL;  // Class not initialized or device not connected
 80050e0:	2302      	movs	r3, #2
 80050e2:	e030      	b.n	8005146 <USBH_MIDI_GetEvent+0x80>
  }
  /* Check FIFO */
  if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail)
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d101      	bne.n	80050f8 <USBH_MIDI_GetEvent+0x32>
  {
    // FIFO empty
    return USBH_FAIL;
 80050f4:	2302      	movs	r3, #2
 80050f6:	e026      	b.n	8005146 <USBH_MIDI_GetEvent+0x80>
  }
  /* Copy one 4-byte event from FIFO to user buffer */
  for (uint8_t j = 0; j < 4; j++)
 80050f8:	2300      	movs	r3, #0
 80050fa:	73fb      	strb	r3, [r7, #15]
 80050fc:	e010      	b.n	8005120 <USBH_MIDI_GetEvent+0x5a>
  {
    event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8005104:	461a      	mov	r2, r3
 8005106:	7bfb      	ldrb	r3, [r7, #15]
 8005108:	441a      	add	r2, r3
 800510a:	7bfb      	ldrb	r3, [r7, #15]
 800510c:	6839      	ldr	r1, [r7, #0]
 800510e:	440b      	add	r3, r1
 8005110:	68b9      	ldr	r1, [r7, #8]
 8005112:	440a      	add	r2, r1
 8005114:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 8005118:	701a      	strb	r2, [r3, #0]
  for (uint8_t j = 0; j < 4; j++)
 800511a:	7bfb      	ldrb	r3, [r7, #15]
 800511c:	3301      	adds	r3, #1
 800511e:	73fb      	strb	r3, [r7, #15]
 8005120:	7bfb      	ldrb	r3, [r7, #15]
 8005122:	2b03      	cmp	r3, #3
 8005124:	d9eb      	bls.n	80050fe <USBH_MIDI_GetEvent+0x38>
  }
  /* Advance tail index by 4 (one event) */
  MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800512c:	3304      	adds	r3, #4
 800512e:	425a      	negs	r2, r3
 8005130:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005134:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005138:	bf58      	it	pl
 800513a:	4253      	negpl	r3, r2
 800513c:	b29a      	uxth	r2, r3
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  return USBH_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8005152:	b580      	push	{r7, lr}
 8005154:	b084      	sub	sp, #16
 8005156:	af00      	add	r7, sp, #0
 8005158:	60f8      	str	r0, [r7, #12]
 800515a:	60b9      	str	r1, [r7, #8]
 800515c:	4613      	mov	r3, r2
 800515e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005166:	2302      	movs	r3, #2
 8005168:	e029      	b.n	80051be <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	79fa      	ldrb	r2, [r7, #7]
 800516e:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 f81f 	bl	80051c6 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d003      	beq.n	80051b6 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f001 fdbe 	bl	8006d38 <USBH_LL_Init>

  return USBH_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b084      	sub	sp, #16
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80051ce:	2300      	movs	r3, #0
 80051d0:	60fb      	str	r3, [r7, #12]
 80051d2:	e009      	b.n	80051e8 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	33e0      	adds	r3, #224	@ 0xe0
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	2200      	movs	r2, #0
 80051e0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	3301      	adds	r3, #1
 80051e6:	60fb      	str	r3, [r7, #12]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2b0f      	cmp	r3, #15
 80051ec:	d9f2      	bls.n	80051d4 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80051ee:	2300      	movs	r3, #0
 80051f0:	60fb      	str	r3, [r7, #12]
 80051f2:	e009      	b.n	8005208 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80051fe:	2200      	movs	r2, #0
 8005200:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	3301      	adds	r3, #1
 8005206:	60fb      	str	r3, [r7, #12]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800520e:	d3f1      	bcc.n	80051f4 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2200      	movs	r2, #0
 8005214:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2240      	movs	r2, #64	@ 0x40
 8005234:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	331c      	adds	r3, #28
 8005260:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005264:	2100      	movs	r1, #0
 8005266:	4618      	mov	r0, r3
 8005268:	f002 f9fc 	bl	8007664 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005276:	2100      	movs	r1, #0
 8005278:	4618      	mov	r0, r3
 800527a:	f002 f9f3 	bl	8007664 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8005284:	2212      	movs	r2, #18
 8005286:	2100      	movs	r1, #0
 8005288:	4618      	mov	r0, r3
 800528a:	f002 f9eb 	bl	8007664 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005294:	223e      	movs	r2, #62	@ 0x3e
 8005296:	2100      	movs	r1, #0
 8005298:	4618      	mov	r0, r3
 800529a:	f002 f9e3 	bl	8007664 <memset>

  return USBH_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3710      	adds	r7, #16
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80052b2:	2300      	movs	r3, #0
 80052b4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d016      	beq.n	80052ea <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10e      	bne.n	80052e4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80052cc:	1c59      	adds	r1, r3, #1
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	33de      	adds	r3, #222	@ 0xde
 80052d8:	6839      	ldr	r1, [r7, #0]
 80052da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	73fb      	strb	r3, [r7, #15]
 80052e2:	e004      	b.n	80052ee <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80052e4:	2302      	movs	r3, #2
 80052e6:	73fb      	strb	r3, [r7, #15]
 80052e8:	e001      	b.n	80052ee <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80052ea:	2302      	movs	r3, #2
 80052ec:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80052ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f001 fd53 	bl	8006db0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800530a:	2101      	movs	r1, #1
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f001 fe6c 	bl	8006fea <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3708      	adds	r7, #8
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b088      	sub	sp, #32
 8005320:	af04      	add	r7, sp, #16
 8005322:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005324:	2302      	movs	r3, #2
 8005326:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005328:	2300      	movs	r3, #0
 800532a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	d005      	beq.n	8005344 <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2b01      	cmp	r3, #1
 8005342:	d102      	bne.n	800534a <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2203      	movs	r2, #3
 8005348:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b0b      	cmp	r3, #11
 8005352:	f200 81bc 	bhi.w	80056ce <USBH_Process+0x3b2>
 8005356:	a201      	add	r2, pc, #4	@ (adr r2, 800535c <USBH_Process+0x40>)
 8005358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800535c:	0800538d 	.word	0x0800538d
 8005360:	080053bf 	.word	0x080053bf
 8005364:	08005429 	.word	0x08005429
 8005368:	08005669 	.word	0x08005669
 800536c:	080056cf 	.word	0x080056cf
 8005370:	080054c9 	.word	0x080054c9
 8005374:	0800560f 	.word	0x0800560f
 8005378:	080054ff 	.word	0x080054ff
 800537c:	0800551f 	.word	0x0800551f
 8005380:	0800553d 	.word	0x0800553d
 8005384:	08005581 	.word	0x08005581
 8005388:	08005651 	.word	0x08005651
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 819c 	beq.w	80056d2 <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2201      	movs	r2, #1
 800539e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80053a0:	20c8      	movs	r0, #200	@ 0xc8
 80053a2:	f001 fe60 	bl	8007066 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f001 fd5f 	bl	8006e6a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80053bc:	e189      	b.n	80056d2 <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d107      	bne.n	80053da <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2202      	movs	r2, #2
 80053d6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80053d8:	e18a      	b.n	80056f0 <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80053e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053e4:	d914      	bls.n	8005410 <USBH_Process+0xf4>
          phost->device.RstCnt++;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80053ec:	3301      	adds	r3, #1
 80053ee:	b2da      	uxtb	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d903      	bls.n	8005408 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	220d      	movs	r2, #13
 8005404:	701a      	strb	r2, [r3, #0]
      break;
 8005406:	e173      	b.n	80056f0 <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	701a      	strb	r2, [r3, #0]
      break;
 800540e:	e16f      	b.n	80056f0 <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005416:	f103 020a 	add.w	r2, r3, #10
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8005420:	200a      	movs	r0, #10
 8005422:	f001 fe20 	bl	8007066 <USBH_Delay>
      break;
 8005426:	e163      	b.n	80056f0 <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800542e:	2b00      	cmp	r3, #0
 8005430:	d005      	beq.n	800543e <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005438:	2104      	movs	r1, #4
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800543e:	2064      	movs	r0, #100	@ 0x64
 8005440:	f001 fe11 	bl	8007066 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f001 fce9 	bl	8006e1c <USBH_LL_GetSpeed>
 800544a:	4603      	mov	r3, r0
 800544c:	461a      	mov	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2205      	movs	r2, #5
 8005458:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800545a:	2100      	movs	r1, #0
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f001 fa79 	bl	8006954 <USBH_AllocPipe>
 8005462:	4603      	mov	r3, r0
 8005464:	461a      	mov	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800546a:	2180      	movs	r1, #128	@ 0x80
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f001 fa71 	bl	8006954 <USBH_AllocPipe>
 8005472:	4603      	mov	r3, r0
 8005474:	461a      	mov	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	7919      	ldrb	r1, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800548e:	9202      	str	r2, [sp, #8]
 8005490:	2200      	movs	r2, #0
 8005492:	9201      	str	r2, [sp, #4]
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	4603      	mov	r3, r0
 8005498:	2280      	movs	r2, #128	@ 0x80
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f001 fa2b 	bl	80068f6 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	7959      	ldrb	r1, [r3, #5]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80054b4:	9202      	str	r2, [sp, #8]
 80054b6:	2200      	movs	r2, #0
 80054b8:	9201      	str	r2, [sp, #4]
 80054ba:	9300      	str	r3, [sp, #0]
 80054bc:	4603      	mov	r3, r0
 80054be:	2200      	movs	r2, #0
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f001 fa18 	bl	80068f6 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80054c6:	e113      	b.n	80056f0 <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f000 f917 	bl	80056fc <USBH_HandleEnum>
 80054ce:	4603      	mov	r3, r0
 80054d0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80054d2:	7bbb      	ldrb	r3, [r7, #14]
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f040 80fd 	bne.w	80056d6 <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d103      	bne.n	80054f6 <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2208      	movs	r2, #8
 80054f2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80054f4:	e0ef      	b.n	80056d6 <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2207      	movs	r2, #7
 80054fa:	701a      	strb	r2, [r3, #0]
      break;
 80054fc:	e0eb      	b.n	80056d6 <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 80e8 	beq.w	80056da <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005510:	2101      	movs	r1, #1
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2208      	movs	r2, #8
 800551a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800551c:	e0dd      	b.n	80056da <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8005524:	4619      	mov	r1, r3
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 fc3b 	bl	8005da2 <USBH_SetCfg>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	f040 80d5 	bne.w	80056de <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2209      	movs	r2, #9
 8005538:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800553a:	e0d0      	b.n	80056de <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8005542:	f003 0320 	and.w	r3, r3, #32
 8005546:	2b00      	cmp	r3, #0
 8005548:	d016      	beq.n	8005578 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800554a:	2101      	movs	r1, #1
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 fc4b 	bl	8005de8 <USBH_SetFeature>
 8005552:	4603      	mov	r3, r0
 8005554:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005556:	7bbb      	ldrb	r3, [r7, #14]
 8005558:	b2db      	uxtb	r3, r3
 800555a:	2b00      	cmp	r3, #0
 800555c:	d103      	bne.n	8005566 <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	220a      	movs	r2, #10
 8005562:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005564:	e0bd      	b.n	80056e2 <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 8005566:	7bbb      	ldrb	r3, [r7, #14]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b03      	cmp	r3, #3
 800556c:	f040 80b9 	bne.w	80056e2 <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	220a      	movs	r2, #10
 8005574:	701a      	strb	r2, [r3, #0]
      break;
 8005576:	e0b4      	b.n	80056e2 <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	220a      	movs	r2, #10
 800557c:	701a      	strb	r2, [r3, #0]
      break;
 800557e:	e0b0      	b.n	80056e2 <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005586:	2b00      	cmp	r3, #0
 8005588:	f000 80ad 	beq.w	80056e6 <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005594:	2300      	movs	r3, #0
 8005596:	73fb      	strb	r3, [r7, #15]
 8005598:	e016      	b.n	80055c8 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800559a:	7bfa      	ldrb	r2, [r7, #15]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	32de      	adds	r2, #222	@ 0xde
 80055a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055a4:	791a      	ldrb	r2, [r3, #4]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d108      	bne.n	80055c2 <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 80055b0:	7bfa      	ldrb	r2, [r7, #15]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	32de      	adds	r2, #222	@ 0xde
 80055b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80055c0:	e005      	b.n	80055ce <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80055c2:	7bfb      	ldrb	r3, [r7, #15]
 80055c4:	3301      	adds	r3, #1
 80055c6:	73fb      	strb	r3, [r7, #15]
 80055c8:	7bfb      	ldrb	r3, [r7, #15]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d0e5      	beq.n	800559a <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d016      	beq.n	8005606 <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	4798      	blx	r3
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d109      	bne.n	80055fe <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2206      	movs	r2, #6
 80055ee:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80055f6:	2103      	movs	r1, #3
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80055fc:	e073      	b.n	80056e6 <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	220d      	movs	r2, #13
 8005602:	701a      	strb	r2, [r3, #0]
      break;
 8005604:	e06f      	b.n	80056e6 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	220d      	movs	r2, #13
 800560a:	701a      	strb	r2, [r3, #0]
      break;
 800560c:	e06b      	b.n	80056e6 <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005614:	2b00      	cmp	r3, #0
 8005616:	d017      	beq.n	8005648 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	4798      	blx	r3
 8005624:	4603      	mov	r3, r0
 8005626:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005628:	7bbb      	ldrb	r3, [r7, #14]
 800562a:	b2db      	uxtb	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	d103      	bne.n	8005638 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	220b      	movs	r2, #11
 8005634:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005636:	e058      	b.n	80056ea <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 8005638:	7bbb      	ldrb	r3, [r7, #14]
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b02      	cmp	r3, #2
 800563e:	d154      	bne.n	80056ea <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	220d      	movs	r2, #13
 8005644:	701a      	strb	r2, [r3, #0]
      break;
 8005646:	e050      	b.n	80056ea <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	220d      	movs	r2, #13
 800564c:	701a      	strb	r2, [r3, #0]
      break;
 800564e:	e04c      	b.n	80056ea <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005656:	2b00      	cmp	r3, #0
 8005658:	d049      	beq.n	80056ee <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	4798      	blx	r3
      }
      break;
 8005666:	e042      	b.n	80056ee <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005676:	2b00      	cmp	r3, #0
 8005678:	d009      	beq.n	800568e <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7ff fd99 	bl	80051c6 <DeInitStateMachine>

      if (phost->pUser != NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800569a:	2b00      	cmp	r3, #0
 800569c:	d005      	beq.n	80056aa <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80056a4:	2105      	movs	r1, #5
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d107      	bne.n	80056c6 <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7ff fe1c 	bl	80052fc <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80056c4:	e014      	b.n	80056f0 <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f001 fb72 	bl	8006db0 <USBH_LL_Start>
      break;
 80056cc:	e010      	b.n	80056f0 <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 80056ce:	bf00      	nop
 80056d0:	e00e      	b.n	80056f0 <USBH_Process+0x3d4>
      break;
 80056d2:	bf00      	nop
 80056d4:	e00c      	b.n	80056f0 <USBH_Process+0x3d4>
      break;
 80056d6:	bf00      	nop
 80056d8:	e00a      	b.n	80056f0 <USBH_Process+0x3d4>
    break;
 80056da:	bf00      	nop
 80056dc:	e008      	b.n	80056f0 <USBH_Process+0x3d4>
      break;
 80056de:	bf00      	nop
 80056e0:	e006      	b.n	80056f0 <USBH_Process+0x3d4>
      break;
 80056e2:	bf00      	nop
 80056e4:	e004      	b.n	80056f0 <USBH_Process+0x3d4>
      break;
 80056e6:	bf00      	nop
 80056e8:	e002      	b.n	80056f0 <USBH_Process+0x3d4>
      break;
 80056ea:	bf00      	nop
 80056ec:	e000      	b.n	80056f0 <USBH_Process+0x3d4>
      break;
 80056ee:	bf00      	nop
  }
  return USBH_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop

080056fc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b088      	sub	sp, #32
 8005700:	af04      	add	r7, sp, #16
 8005702:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005704:	2301      	movs	r3, #1
 8005706:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8005708:	2301      	movs	r3, #1
 800570a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	785b      	ldrb	r3, [r3, #1]
 8005710:	2b07      	cmp	r3, #7
 8005712:	f200 81bd 	bhi.w	8005a90 <USBH_HandleEnum+0x394>
 8005716:	a201      	add	r2, pc, #4	@ (adr r2, 800571c <USBH_HandleEnum+0x20>)
 8005718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800571c:	0800573d 	.word	0x0800573d
 8005720:	080057f7 	.word	0x080057f7
 8005724:	08005861 	.word	0x08005861
 8005728:	080058eb 	.word	0x080058eb
 800572c:	08005955 	.word	0x08005955
 8005730:	080059c5 	.word	0x080059c5
 8005734:	08005a0b 	.word	0x08005a0b
 8005738:	08005a51 	.word	0x08005a51
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800573c:	2108      	movs	r1, #8
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 fa4c 	bl	8005bdc <USBH_Get_DevDesc>
 8005744:	4603      	mov	r3, r0
 8005746:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005748:	7bbb      	ldrb	r3, [r7, #14]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d12e      	bne.n	80057ac <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	7919      	ldrb	r1, [r3, #4]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005772:	9202      	str	r2, [sp, #8]
 8005774:	2200      	movs	r2, #0
 8005776:	9201      	str	r2, [sp, #4]
 8005778:	9300      	str	r3, [sp, #0]
 800577a:	4603      	mov	r3, r0
 800577c:	2280      	movs	r2, #128	@ 0x80
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f001 f8b9 	bl	80068f6 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	7959      	ldrb	r1, [r3, #5]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005798:	9202      	str	r2, [sp, #8]
 800579a:	2200      	movs	r2, #0
 800579c:	9201      	str	r2, [sp, #4]
 800579e:	9300      	str	r3, [sp, #0]
 80057a0:	4603      	mov	r3, r0
 80057a2:	2200      	movs	r2, #0
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f001 f8a6 	bl	80068f6 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80057aa:	e173      	b.n	8005a94 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80057ac:	7bbb      	ldrb	r3, [r7, #14]
 80057ae:	2b03      	cmp	r3, #3
 80057b0:	f040 8170 	bne.w	8005a94 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80057ba:	3301      	adds	r3, #1
 80057bc:	b2da      	uxtb	r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	d903      	bls.n	80057d6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	220d      	movs	r2, #13
 80057d2:	701a      	strb	r2, [r3, #0]
      break;
 80057d4:	e15e      	b.n	8005a94 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	795b      	ldrb	r3, [r3, #5]
 80057da:	4619      	mov	r1, r3
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f001 f8da 	bl	8006996 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	791b      	ldrb	r3, [r3, #4]
 80057e6:	4619      	mov	r1, r3
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f001 f8d4 	bl	8006996 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	701a      	strb	r2, [r3, #0]
      break;
 80057f4:	e14e      	b.n	8005a94 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80057f6:	2112      	movs	r1, #18
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f9ef 	bl	8005bdc <USBH_Get_DevDesc>
 80057fe:	4603      	mov	r3, r0
 8005800:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005802:	7bbb      	ldrb	r3, [r7, #14]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d103      	bne.n	8005810 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2202      	movs	r2, #2
 800580c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800580e:	e143      	b.n	8005a98 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005810:	7bbb      	ldrb	r3, [r7, #14]
 8005812:	2b03      	cmp	r3, #3
 8005814:	f040 8140 	bne.w	8005a98 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800581e:	3301      	adds	r3, #1
 8005820:	b2da      	uxtb	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800582e:	2b03      	cmp	r3, #3
 8005830:	d903      	bls.n	800583a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	220d      	movs	r2, #13
 8005836:	701a      	strb	r2, [r3, #0]
      break;
 8005838:	e12e      	b.n	8005a98 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	795b      	ldrb	r3, [r3, #5]
 800583e:	4619      	mov	r1, r3
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f001 f8a8 	bl	8006996 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	791b      	ldrb	r3, [r3, #4]
 800584a:	4619      	mov	r1, r3
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f001 f8a2 	bl	8006996 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	701a      	strb	r2, [r3, #0]
      break;
 800585e:	e11b      	b.n	8005a98 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8005860:	2101      	movs	r1, #1
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 fa79 	bl	8005d5a <USBH_SetAddress>
 8005868:	4603      	mov	r3, r0
 800586a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800586c:	7bbb      	ldrb	r3, [r7, #14]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d130      	bne.n	80058d4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8005872:	2002      	movs	r0, #2
 8005874:	f001 fbf7 	bl	8007066 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2203      	movs	r2, #3
 8005884:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	7919      	ldrb	r1, [r3, #4]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800589a:	9202      	str	r2, [sp, #8]
 800589c:	2200      	movs	r2, #0
 800589e:	9201      	str	r2, [sp, #4]
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	4603      	mov	r3, r0
 80058a4:	2280      	movs	r2, #128	@ 0x80
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f001 f825 	bl	80068f6 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	7959      	ldrb	r1, [r3, #5]
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80058c0:	9202      	str	r2, [sp, #8]
 80058c2:	2200      	movs	r2, #0
 80058c4:	9201      	str	r2, [sp, #4]
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	4603      	mov	r3, r0
 80058ca:	2200      	movs	r2, #0
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f001 f812 	bl	80068f6 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80058d2:	e0e3      	b.n	8005a9c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80058d4:	7bbb      	ldrb	r3, [r7, #14]
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	f040 80e0 	bne.w	8005a9c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	220d      	movs	r2, #13
 80058e0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	705a      	strb	r2, [r3, #1]
      break;
 80058e8:	e0d8      	b.n	8005a9c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80058ea:	2109      	movs	r1, #9
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f9a1 	bl	8005c34 <USBH_Get_CfgDesc>
 80058f2:	4603      	mov	r3, r0
 80058f4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80058f6:	7bbb      	ldrb	r3, [r7, #14]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d103      	bne.n	8005904 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2204      	movs	r2, #4
 8005900:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005902:	e0cd      	b.n	8005aa0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005904:	7bbb      	ldrb	r3, [r7, #14]
 8005906:	2b03      	cmp	r3, #3
 8005908:	f040 80ca 	bne.w	8005aa0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005912:	3301      	adds	r3, #1
 8005914:	b2da      	uxtb	r2, r3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005922:	2b03      	cmp	r3, #3
 8005924:	d903      	bls.n	800592e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	220d      	movs	r2, #13
 800592a:	701a      	strb	r2, [r3, #0]
      break;
 800592c:	e0b8      	b.n	8005aa0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	795b      	ldrb	r3, [r3, #5]
 8005932:	4619      	mov	r1, r3
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f001 f82e 	bl	8006996 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	791b      	ldrb	r3, [r3, #4]
 800593e:	4619      	mov	r1, r3
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f001 f828 	bl	8006996 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	701a      	strb	r2, [r3, #0]
      break;
 8005952:	e0a5      	b.n	8005aa0 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800595a:	4619      	mov	r1, r3
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 f969 	bl	8005c34 <USBH_Get_CfgDesc>
 8005962:	4603      	mov	r3, r0
 8005964:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005966:	7bbb      	ldrb	r3, [r7, #14]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d103      	bne.n	8005974 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2205      	movs	r2, #5
 8005970:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005972:	e097      	b.n	8005aa4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005974:	7bbb      	ldrb	r3, [r7, #14]
 8005976:	2b03      	cmp	r3, #3
 8005978:	f040 8094 	bne.w	8005aa4 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005982:	3301      	adds	r3, #1
 8005984:	b2da      	uxtb	r2, r3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005992:	2b03      	cmp	r3, #3
 8005994:	d903      	bls.n	800599e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	220d      	movs	r2, #13
 800599a:	701a      	strb	r2, [r3, #0]
      break;
 800599c:	e082      	b.n	8005aa4 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	795b      	ldrb	r3, [r3, #5]
 80059a2:	4619      	mov	r1, r3
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 fff6 	bl	8006996 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	791b      	ldrb	r3, [r3, #4]
 80059ae:	4619      	mov	r1, r3
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f000 fff0 	bl	8006996 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	701a      	strb	r2, [r3, #0]
      break;
 80059c2:	e06f      	b.n	8005aa4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d019      	beq.n	8005a02 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80059da:	23ff      	movs	r3, #255	@ 0xff
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f000 f953 	bl	8005c88 <USBH_Get_StringDesc>
 80059e2:	4603      	mov	r3, r0
 80059e4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80059e6:	7bbb      	ldrb	r3, [r7, #14]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d103      	bne.n	80059f4 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2206      	movs	r2, #6
 80059f0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80059f2:	e059      	b.n	8005aa8 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80059f4:	7bbb      	ldrb	r3, [r7, #14]
 80059f6:	2b03      	cmp	r3, #3
 80059f8:	d156      	bne.n	8005aa8 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2206      	movs	r2, #6
 80059fe:	705a      	strb	r2, [r3, #1]
      break;
 8005a00:	e052      	b.n	8005aa8 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2206      	movs	r2, #6
 8005a06:	705a      	strb	r2, [r3, #1]
      break;
 8005a08:	e04e      	b.n	8005aa8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d019      	beq.n	8005a48 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8005a20:	23ff      	movs	r3, #255	@ 0xff
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f930 	bl	8005c88 <USBH_Get_StringDesc>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8005a2c:	7bbb      	ldrb	r3, [r7, #14]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d103      	bne.n	8005a3a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2207      	movs	r2, #7
 8005a36:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8005a38:	e038      	b.n	8005aac <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005a3a:	7bbb      	ldrb	r3, [r7, #14]
 8005a3c:	2b03      	cmp	r3, #3
 8005a3e:	d135      	bne.n	8005aac <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2207      	movs	r2, #7
 8005a44:	705a      	strb	r2, [r3, #1]
      break;
 8005a46:	e031      	b.n	8005aac <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2207      	movs	r2, #7
 8005a4c:	705a      	strb	r2, [r3, #1]
      break;
 8005a4e:	e02d      	b.n	8005aac <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d017      	beq.n	8005a8a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8005a66:	23ff      	movs	r3, #255	@ 0xff
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 f90d 	bl	8005c88 <USBH_Get_StringDesc>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8005a72:	7bbb      	ldrb	r3, [r7, #14]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d102      	bne.n	8005a7e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8005a7c:	e018      	b.n	8005ab0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005a7e:	7bbb      	ldrb	r3, [r7, #14]
 8005a80:	2b03      	cmp	r3, #3
 8005a82:	d115      	bne.n	8005ab0 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8005a84:	2300      	movs	r3, #0
 8005a86:	73fb      	strb	r3, [r7, #15]
      break;
 8005a88:	e012      	b.n	8005ab0 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	73fb      	strb	r3, [r7, #15]
      break;
 8005a8e:	e00f      	b.n	8005ab0 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8005a90:	bf00      	nop
 8005a92:	e00e      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005a94:	bf00      	nop
 8005a96:	e00c      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005a98:	bf00      	nop
 8005a9a:	e00a      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005a9c:	bf00      	nop
 8005a9e:	e008      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005aa0:	bf00      	nop
 8005aa2:	e006      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005aa4:	bf00      	nop
 8005aa6:	e004      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005aa8:	bf00      	nop
 8005aaa:	e002      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005aac:	bf00      	nop
 8005aae:	e000      	b.n	8005ab2 <USBH_HandleEnum+0x3b6>
      break;
 8005ab0:	bf00      	nop
  }
  return Status;
 8005ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	683a      	ldr	r2, [r7, #0]
 8005aca:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8005ace:	bf00      	nop
 8005ad0:	370c      	adds	r7, #12
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr

08005ada <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b082      	sub	sp, #8
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8005ae8:	1c5a      	adds	r2, r3, #1
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f804 	bl	8005afe <USBH_HandleSof>
}
 8005af6:	bf00      	nop
 8005af8:	3708      	adds	r7, #8
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b082      	sub	sp, #8
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	2b0b      	cmp	r3, #11
 8005b0e:	d10a      	bne.n	8005b26 <USBH_HandleSof+0x28>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d005      	beq.n	8005b26 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	4798      	blx	r3
  }
}
 8005b26:	bf00      	nop
 8005b28:	3708      	adds	r7, #8
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}

08005b2e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b083      	sub	sp, #12
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8005b3e:	bf00      	nop
}
 8005b40:	370c      	adds	r7, #12
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr

08005b4a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8005b4a:	b480      	push	{r7}
 8005b4c:	b083      	sub	sp, #12
 8005b4e:	af00      	add	r7, sp, #0
 8005b50:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8005b5a:	bf00      	nop
}
 8005b5c:	370c      	adds	r7, #12
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8005b66:	b480      	push	{r7}
 8005b68:	b083      	sub	sp, #12
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f001 f916 	bl	8006de6 <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	791b      	ldrb	r3, [r3, #4]
 8005bbe:	4619      	mov	r1, r3
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 fee8 	bl	8006996 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	795b      	ldrb	r3, [r3, #5]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 fee2 	bl	8006996 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3708      	adds	r7, #8
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b086      	sub	sp, #24
 8005be0:	af02      	add	r7, sp, #8
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	460b      	mov	r3, r1
 8005be6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8005be8:	887b      	ldrh	r3, [r7, #2]
 8005bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bee:	d901      	bls.n	8005bf4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e01b      	b.n	8005c2c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8005bfa:	887b      	ldrh	r3, [r7, #2]
 8005bfc:	9300      	str	r3, [sp, #0]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005c04:	2100      	movs	r1, #0
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f000 f872 	bl	8005cf0 <USBH_GetDescriptor>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8005c10:	7bfb      	ldrb	r3, [r7, #15]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d109      	bne.n	8005c2a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005c1c:	887a      	ldrh	r2, [r7, #2]
 8005c1e:	4619      	mov	r1, r3
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 f929 	bl	8005e78 <USBH_ParseDevDesc>
 8005c26:	4603      	mov	r3, r0
 8005c28:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3710      	adds	r7, #16
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b086      	sub	sp, #24
 8005c38:	af02      	add	r7, sp, #8
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	331c      	adds	r3, #28
 8005c44:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8005c46:	887b      	ldrh	r3, [r7, #2]
 8005c48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c4c:	d901      	bls.n	8005c52 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e016      	b.n	8005c80 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8005c52:	887b      	ldrh	r3, [r7, #2]
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 f846 	bl	8005cf0 <USBH_GetDescriptor>
 8005c64:	4603      	mov	r3, r0
 8005c66:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8005c68:	7bfb      	ldrb	r3, [r7, #15]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d107      	bne.n	8005c7e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8005c6e:	887b      	ldrh	r3, [r7, #2]
 8005c70:	461a      	mov	r2, r3
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f9af 	bl	8005fd8 <USBH_ParseCfgDesc>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3710      	adds	r7, #16
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b088      	sub	sp, #32
 8005c8c:	af02      	add	r7, sp, #8
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	607a      	str	r2, [r7, #4]
 8005c92:	461a      	mov	r2, r3
 8005c94:	460b      	mov	r3, r1
 8005c96:	72fb      	strb	r3, [r7, #11]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8005c9c:	893b      	ldrh	r3, [r7, #8]
 8005c9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ca2:	d802      	bhi.n	8005caa <USBH_Get_StringDesc+0x22>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e01c      	b.n	8005ce8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8005cae:	7afb      	ldrb	r3, [r7, #11]
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8005cb6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8005cbe:	893b      	ldrh	r3, [r7, #8]
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	460b      	mov	r3, r1
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 f812 	bl	8005cf0 <USBH_GetDescriptor>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8005cd0:	7dfb      	ldrb	r3, [r7, #23]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d107      	bne.n	8005ce6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005cdc:	893a      	ldrh	r2, [r7, #8]
 8005cde:	6879      	ldr	r1, [r7, #4]
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f000 fb8c 	bl	80063fe <USBH_ParseStringDesc>
  }

  return status;
 8005ce6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3718      	adds	r7, #24
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	60f8      	str	r0, [r7, #12]
 8005cf8:	607b      	str	r3, [r7, #4]
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	72fb      	strb	r3, [r7, #11]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	789b      	ldrb	r3, [r3, #2]
 8005d06:	2b01      	cmp	r3, #1
 8005d08:	d11c      	bne.n	8005d44 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8005d0a:	7afb      	ldrb	r3, [r7, #11]
 8005d0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2206      	movs	r2, #6
 8005d1a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	893a      	ldrh	r2, [r7, #8]
 8005d20:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8005d22:	893b      	ldrh	r3, [r7, #8]
 8005d24:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005d28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d2c:	d104      	bne.n	8005d38 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f240 4209 	movw	r2, #1033	@ 0x409
 8005d34:	829a      	strh	r2, [r3, #20]
 8005d36:	e002      	b.n	8005d3e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8b3a      	ldrh	r2, [r7, #24]
 8005d42:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8005d44:	8b3b      	ldrh	r3, [r7, #24]
 8005d46:	461a      	mov	r2, r3
 8005d48:	6879      	ldr	r1, [r7, #4]
 8005d4a:	68f8      	ldr	r0, [r7, #12]
 8005d4c:	f000 fba4 	bl	8006498 <USBH_CtlReq>
 8005d50:	4603      	mov	r3, r0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}

08005d5a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8005d5a:	b580      	push	{r7, lr}
 8005d5c:	b082      	sub	sp, #8
 8005d5e:	af00      	add	r7, sp, #0
 8005d60:	6078      	str	r0, [r7, #4]
 8005d62:	460b      	mov	r3, r1
 8005d64:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	789b      	ldrb	r3, [r3, #2]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d10f      	bne.n	8005d8e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2205      	movs	r2, #5
 8005d78:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8005d7a:	78fb      	ldrb	r3, [r7, #3]
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2100      	movs	r1, #0
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 fb80 	bl	8006498 <USBH_CtlReq>
 8005d98:	4603      	mov	r3, r0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3708      	adds	r7, #8
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b082      	sub	sp, #8
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
 8005daa:	460b      	mov	r3, r1
 8005dac:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	789b      	ldrb	r3, [r3, #2]
 8005db2:	2b01      	cmp	r3, #1
 8005db4:	d10e      	bne.n	8005dd4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2200      	movs	r2, #0
 8005dba:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2209      	movs	r2, #9
 8005dc0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	887a      	ldrh	r2, [r7, #2]
 8005dc6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 fb5d 	bl	8006498 <USBH_CtlReq>
 8005dde:	4603      	mov	r3, r0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3708      	adds	r7, #8
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b082      	sub	sp, #8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	460b      	mov	r3, r1
 8005df2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	789b      	ldrb	r3, [r3, #2]
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d10f      	bne.n	8005e1c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2203      	movs	r2, #3
 8005e06:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8005e08:	78fb      	ldrb	r3, [r7, #3]
 8005e0a:	b29a      	uxth	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	2100      	movs	r1, #0
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f000 fb39 	bl	8006498 <USBH_CtlReq>
 8005e26:	4603      	mov	r3, r0
}
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3708      	adds	r7, #8
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}

08005e30 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	460b      	mov	r3, r1
 8005e3a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	789b      	ldrb	r3, [r3, #2]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d10f      	bne.n	8005e64 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2202      	movs	r2, #2
 8005e48:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8005e56:	78fb      	ldrb	r3, [r7, #3]
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2200      	movs	r2, #0
 8005e62:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8005e64:	2200      	movs	r2, #0
 8005e66:	2100      	movs	r1, #0
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 fb15 	bl	8006498 <USBH_CtlReq>
 8005e6e:	4603      	mov	r3, r0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3708      	adds	r7, #8
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b087      	sub	sp, #28
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	4613      	mov	r3, r2
 8005e84:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8005e8c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8005e98:	2302      	movs	r3, #2
 8005e9a:	e094      	b.n	8005fc6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	781a      	ldrb	r2, [r3, #0]
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	785a      	ldrb	r2, [r3, #1]
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	3302      	adds	r3, #2
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	3303      	adds	r3, #3
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	021b      	lsls	r3, r3, #8
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	791a      	ldrb	r2, [r3, #4]
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	795a      	ldrb	r2, [r3, #5]
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	799a      	ldrb	r2, [r3, #6]
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	79da      	ldrb	r2, [r3, #7]
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d004      	beq.n	8005efa <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d11b      	bne.n	8005f32 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	79db      	ldrb	r3, [r3, #7]
 8005efe:	2b20      	cmp	r3, #32
 8005f00:	dc0f      	bgt.n	8005f22 <USBH_ParseDevDesc+0xaa>
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	db0f      	blt.n	8005f26 <USBH_ParseDevDesc+0xae>
 8005f06:	3b08      	subs	r3, #8
 8005f08:	4a32      	ldr	r2, [pc, #200]	@ (8005fd4 <USBH_ParseDevDesc+0x15c>)
 8005f0a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	bf14      	ite	ne
 8005f16:	2301      	movne	r3, #1
 8005f18:	2300      	moveq	r3, #0
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d106      	bne.n	8005f2e <USBH_ParseDevDesc+0xb6>
 8005f20:	e001      	b.n	8005f26 <USBH_ParseDevDesc+0xae>
 8005f22:	2b40      	cmp	r3, #64	@ 0x40
 8005f24:	d003      	beq.n	8005f2e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	2208      	movs	r2, #8
 8005f2a:	71da      	strb	r2, [r3, #7]
        break;
 8005f2c:	e000      	b.n	8005f30 <USBH_ParseDevDesc+0xb8>
        break;
 8005f2e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8005f30:	e00e      	b.n	8005f50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005f38:	2b02      	cmp	r3, #2
 8005f3a:	d107      	bne.n	8005f4c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	79db      	ldrb	r3, [r3, #7]
 8005f40:	2b08      	cmp	r3, #8
 8005f42:	d005      	beq.n	8005f50 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	2208      	movs	r2, #8
 8005f48:	71da      	strb	r2, [r3, #7]
 8005f4a:	e001      	b.n	8005f50 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8005f50:	88fb      	ldrh	r3, [r7, #6]
 8005f52:	2b08      	cmp	r3, #8
 8005f54:	d936      	bls.n	8005fc4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	3308      	adds	r3, #8
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	3309      	adds	r3, #9
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	021b      	lsls	r3, r3, #8
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	330a      	adds	r3, #10
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	461a      	mov	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	330b      	adds	r3, #11
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	021b      	lsls	r3, r3, #8
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	4313      	orrs	r3, r2
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	330c      	adds	r3, #12
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	461a      	mov	r2, r3
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	330d      	adds	r3, #13
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	021b      	lsls	r3, r3, #8
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	b29a      	uxth	r2, r3
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	7b9a      	ldrb	r2, [r3, #14]
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	7bda      	ldrb	r2, [r3, #15]
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	7c1a      	ldrb	r2, [r3, #16]
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	7c5a      	ldrb	r2, [r3, #17]
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8005fc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	371c      	adds	r7, #28
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	01000101 	.word	0x01000101

08005fd8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b08c      	sub	sp, #48	@ 0x30
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005fec:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d101      	bne.n	800600a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8006006:	2302      	movs	r3, #2
 8006008:	e0de      	b.n	80061c8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800600e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	2b09      	cmp	r3, #9
 8006014:	d002      	beq.n	800601c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006018:	2209      	movs	r2, #9
 800601a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	781a      	ldrb	r2, [r3, #0]
 8006020:	6a3b      	ldr	r3, [r7, #32]
 8006022:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	785a      	ldrb	r2, [r3, #1]
 8006028:	6a3b      	ldr	r3, [r7, #32]
 800602a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	3302      	adds	r3, #2
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	461a      	mov	r2, r3
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	3303      	adds	r3, #3
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	021b      	lsls	r3, r3, #8
 800603c:	b29b      	uxth	r3, r3
 800603e:	4313      	orrs	r3, r2
 8006040:	b29b      	uxth	r3, r3
 8006042:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006046:	bf28      	it	cs
 8006048:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800604c:	b29a      	uxth	r2, r3
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	791a      	ldrb	r2, [r3, #4]
 8006056:	6a3b      	ldr	r3, [r7, #32]
 8006058:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	795a      	ldrb	r2, [r3, #5]
 800605e:	6a3b      	ldr	r3, [r7, #32]
 8006060:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	799a      	ldrb	r2, [r3, #6]
 8006066:	6a3b      	ldr	r3, [r7, #32]
 8006068:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	79da      	ldrb	r2, [r3, #7]
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	7a1a      	ldrb	r2, [r3, #8]
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800607a:	88fb      	ldrh	r3, [r7, #6]
 800607c:	2b09      	cmp	r3, #9
 800607e:	f240 80a1 	bls.w	80061c4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8006082:	2309      	movs	r3, #9
 8006084:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006086:	2300      	movs	r3, #0
 8006088:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800608a:	e085      	b.n	8006198 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800608c:	f107 0316 	add.w	r3, r7, #22
 8006090:	4619      	mov	r1, r3
 8006092:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006094:	f000 f9e6 	bl	8006464 <USBH_GetNextDesc>
 8006098:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800609a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609c:	785b      	ldrb	r3, [r3, #1]
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d17a      	bne.n	8006198 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80060a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a4:	781b      	ldrb	r3, [r3, #0]
 80060a6:	2b09      	cmp	r3, #9
 80060a8:	d002      	beq.n	80060b0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80060aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ac:	2209      	movs	r2, #9
 80060ae:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80060b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060b4:	221a      	movs	r2, #26
 80060b6:	fb02 f303 	mul.w	r3, r2, r3
 80060ba:	3308      	adds	r3, #8
 80060bc:	6a3a      	ldr	r2, [r7, #32]
 80060be:	4413      	add	r3, r2
 80060c0:	3302      	adds	r3, #2
 80060c2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80060c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060c6:	69f8      	ldr	r0, [r7, #28]
 80060c8:	f000 f882 	bl	80061d0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80060cc:	2300      	movs	r3, #0
 80060ce:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80060d2:	2300      	movs	r3, #0
 80060d4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80060d6:	e043      	b.n	8006160 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80060d8:	f107 0316 	add.w	r3, r7, #22
 80060dc:	4619      	mov	r1, r3
 80060de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060e0:	f000 f9c0 	bl	8006464 <USBH_GetNextDesc>
 80060e4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80060e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060e8:	785b      	ldrb	r3, [r3, #1]
 80060ea:	2b05      	cmp	r3, #5
 80060ec:	d138      	bne.n	8006160 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	795b      	ldrb	r3, [r3, #5]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d113      	bne.n	800611e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80060f6:	69fb      	ldr	r3, [r7, #28]
 80060f8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	d003      	beq.n	8006106 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	799b      	ldrb	r3, [r3, #6]
 8006102:	2b03      	cmp	r3, #3
 8006104:	d10b      	bne.n	800611e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	79db      	ldrb	r3, [r3, #7]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10b      	bne.n	8006126 <USBH_ParseCfgDesc+0x14e>
 800610e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	2b09      	cmp	r3, #9
 8006114:	d007      	beq.n	8006126 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8006116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006118:	2209      	movs	r2, #9
 800611a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800611c:	e003      	b.n	8006126 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800611e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006120:	2207      	movs	r2, #7
 8006122:	701a      	strb	r2, [r3, #0]
 8006124:	e000      	b.n	8006128 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006126:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006128:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800612c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006130:	3201      	adds	r2, #1
 8006132:	00d2      	lsls	r2, r2, #3
 8006134:	211a      	movs	r1, #26
 8006136:	fb01 f303 	mul.w	r3, r1, r3
 800613a:	4413      	add	r3, r2
 800613c:	3308      	adds	r3, #8
 800613e:	6a3a      	ldr	r2, [r7, #32]
 8006140:	4413      	add	r3, r2
 8006142:	3304      	adds	r3, #4
 8006144:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006146:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006148:	69b9      	ldr	r1, [r7, #24]
 800614a:	68f8      	ldr	r0, [r7, #12]
 800614c:	f000 f86f 	bl	800622e <USBH_ParseEPDesc>
 8006150:	4603      	mov	r3, r0
 8006152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8006156:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800615a:	3301      	adds	r3, #1
 800615c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006160:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006164:	2b01      	cmp	r3, #1
 8006166:	d80a      	bhi.n	800617e <USBH_ParseCfgDesc+0x1a6>
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	791b      	ldrb	r3, [r3, #4]
 800616c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006170:	429a      	cmp	r2, r3
 8006172:	d204      	bcs.n	800617e <USBH_ParseCfgDesc+0x1a6>
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	885a      	ldrh	r2, [r3, #2]
 8006178:	8afb      	ldrh	r3, [r7, #22]
 800617a:	429a      	cmp	r2, r3
 800617c:	d8ac      	bhi.n	80060d8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	791b      	ldrb	r3, [r3, #4]
 8006182:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006186:	429a      	cmp	r2, r3
 8006188:	d201      	bcs.n	800618e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800618a:	2303      	movs	r3, #3
 800618c:	e01c      	b.n	80061c8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800618e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006192:	3301      	adds	r3, #1
 8006194:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006198:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800619c:	2b01      	cmp	r3, #1
 800619e:	d805      	bhi.n	80061ac <USBH_ParseCfgDesc+0x1d4>
 80061a0:	6a3b      	ldr	r3, [r7, #32]
 80061a2:	885a      	ldrh	r2, [r3, #2]
 80061a4:	8afb      	ldrh	r3, [r7, #22]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	f63f af70 	bhi.w	800608c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80061ac:	6a3b      	ldr	r3, [r7, #32]
 80061ae:	791b      	ldrb	r3, [r3, #4]
 80061b0:	2b02      	cmp	r3, #2
 80061b2:	bf28      	it	cs
 80061b4:	2302      	movcs	r3, #2
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80061bc:	429a      	cmp	r2, r3
 80061be:	d201      	bcs.n	80061c4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e001      	b.n	80061c8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80061c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3730      	adds	r7, #48	@ 0x30
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	781a      	ldrb	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	785a      	ldrb	r2, [r3, #1]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	789a      	ldrb	r2, [r3, #2]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	78da      	ldrb	r2, [r3, #3]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	791a      	ldrb	r2, [r3, #4]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	795a      	ldrb	r2, [r3, #5]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	799a      	ldrb	r2, [r3, #6]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	79da      	ldrb	r2, [r3, #7]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	7a1a      	ldrb	r2, [r3, #8]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	721a      	strb	r2, [r3, #8]
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr

0800622e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800622e:	b480      	push	{r7}
 8006230:	b087      	sub	sp, #28
 8006232:	af00      	add	r7, sp, #0
 8006234:	60f8      	str	r0, [r7, #12]
 8006236:	60b9      	str	r1, [r7, #8]
 8006238:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800623a:	2300      	movs	r3, #0
 800623c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	781a      	ldrb	r2, [r3, #0]
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	785a      	ldrb	r2, [r3, #1]
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	789a      	ldrb	r2, [r3, #2]
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	78da      	ldrb	r2, [r3, #3]
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	3304      	adds	r3, #4
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	461a      	mov	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3305      	adds	r3, #5
 800626a:	781b      	ldrb	r3, [r3, #0]
 800626c:	021b      	lsls	r3, r3, #8
 800626e:	b29b      	uxth	r3, r3
 8006270:	4313      	orrs	r3, r2
 8006272:	b29a      	uxth	r2, r3
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	799a      	ldrb	r2, [r3, #6]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	889b      	ldrh	r3, [r3, #4]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d009      	beq.n	800629c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800628c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006290:	d804      	bhi.n	800629c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800629a:	d901      	bls.n	80062a0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800629c:	2303      	movs	r3, #3
 800629e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d136      	bne.n	8006318 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	78db      	ldrb	r3, [r3, #3]
 80062ae:	f003 0303 	and.w	r3, r3, #3
 80062b2:	2b02      	cmp	r3, #2
 80062b4:	d108      	bne.n	80062c8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	889b      	ldrh	r3, [r3, #4]
 80062ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062be:	f240 8097 	bls.w	80063f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80062c2:	2303      	movs	r3, #3
 80062c4:	75fb      	strb	r3, [r7, #23]
 80062c6:	e093      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	78db      	ldrb	r3, [r3, #3]
 80062cc:	f003 0303 	and.w	r3, r3, #3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d107      	bne.n	80062e4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	889b      	ldrh	r3, [r3, #4]
 80062d8:	2b40      	cmp	r3, #64	@ 0x40
 80062da:	f240 8089 	bls.w	80063f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80062de:	2303      	movs	r3, #3
 80062e0:	75fb      	strb	r3, [r7, #23]
 80062e2:	e085      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	78db      	ldrb	r3, [r3, #3]
 80062e8:	f003 0303 	and.w	r3, r3, #3
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d005      	beq.n	80062fc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	78db      	ldrb	r3, [r3, #3]
 80062f4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80062f8:	2b03      	cmp	r3, #3
 80062fa:	d10a      	bne.n	8006312 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	799b      	ldrb	r3, [r3, #6]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d003      	beq.n	800630c <USBH_ParseEPDesc+0xde>
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	799b      	ldrb	r3, [r3, #6]
 8006308:	2b10      	cmp	r3, #16
 800630a:	d970      	bls.n	80063ee <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800630c:	2303      	movs	r3, #3
 800630e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006310:	e06d      	b.n	80063ee <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006312:	2303      	movs	r3, #3
 8006314:	75fb      	strb	r3, [r7, #23]
 8006316:	e06b      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800631e:	2b01      	cmp	r3, #1
 8006320:	d13c      	bne.n	800639c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	78db      	ldrb	r3, [r3, #3]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	2b02      	cmp	r3, #2
 800632c:	d005      	beq.n	800633a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	78db      	ldrb	r3, [r3, #3]
 8006332:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006336:	2b00      	cmp	r3, #0
 8006338:	d106      	bne.n	8006348 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	889b      	ldrh	r3, [r3, #4]
 800633e:	2b40      	cmp	r3, #64	@ 0x40
 8006340:	d956      	bls.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006342:	2303      	movs	r3, #3
 8006344:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006346:	e053      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	78db      	ldrb	r3, [r3, #3]
 800634c:	f003 0303 	and.w	r3, r3, #3
 8006350:	2b01      	cmp	r3, #1
 8006352:	d10e      	bne.n	8006372 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	799b      	ldrb	r3, [r3, #6]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d007      	beq.n	800636c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8006360:	2b10      	cmp	r3, #16
 8006362:	d803      	bhi.n	800636c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8006368:	2b40      	cmp	r3, #64	@ 0x40
 800636a:	d941      	bls.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800636c:	2303      	movs	r3, #3
 800636e:	75fb      	strb	r3, [r7, #23]
 8006370:	e03e      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	78db      	ldrb	r3, [r3, #3]
 8006376:	f003 0303 	and.w	r3, r3, #3
 800637a:	2b03      	cmp	r3, #3
 800637c:	d10b      	bne.n	8006396 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	799b      	ldrb	r3, [r3, #6]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d004      	beq.n	8006390 <USBH_ParseEPDesc+0x162>
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	889b      	ldrh	r3, [r3, #4]
 800638a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800638e:	d32f      	bcc.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006390:	2303      	movs	r3, #3
 8006392:	75fb      	strb	r3, [r7, #23]
 8006394:	e02c      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006396:	2303      	movs	r3, #3
 8006398:	75fb      	strb	r3, [r7, #23]
 800639a:	e029      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d120      	bne.n	80063e8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	78db      	ldrb	r3, [r3, #3]
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d106      	bne.n	80063c0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	889b      	ldrh	r3, [r3, #4]
 80063b6:	2b08      	cmp	r3, #8
 80063b8:	d01a      	beq.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80063ba:	2303      	movs	r3, #3
 80063bc:	75fb      	strb	r3, [r7, #23]
 80063be:	e017      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	78db      	ldrb	r3, [r3, #3]
 80063c4:	f003 0303 	and.w	r3, r3, #3
 80063c8:	2b03      	cmp	r3, #3
 80063ca:	d10a      	bne.n	80063e2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	799b      	ldrb	r3, [r3, #6]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d003      	beq.n	80063dc <USBH_ParseEPDesc+0x1ae>
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	889b      	ldrh	r3, [r3, #4]
 80063d8:	2b08      	cmp	r3, #8
 80063da:	d909      	bls.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80063dc:	2303      	movs	r3, #3
 80063de:	75fb      	strb	r3, [r7, #23]
 80063e0:	e006      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80063e2:	2303      	movs	r3, #3
 80063e4:	75fb      	strb	r3, [r7, #23]
 80063e6:	e003      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80063e8:	2303      	movs	r3, #3
 80063ea:	75fb      	strb	r3, [r7, #23]
 80063ec:	e000      	b.n	80063f0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80063ee:	bf00      	nop
  }

  return status;
 80063f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	371c      	adds	r7, #28
 80063f6:	46bd      	mov	sp, r7
 80063f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fc:	4770      	bx	lr

080063fe <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80063fe:	b480      	push	{r7}
 8006400:	b087      	sub	sp, #28
 8006402:	af00      	add	r7, sp, #0
 8006404:	60f8      	str	r0, [r7, #12]
 8006406:	60b9      	str	r1, [r7, #8]
 8006408:	4613      	mov	r3, r2
 800640a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	3301      	adds	r3, #1
 8006410:	781b      	ldrb	r3, [r3, #0]
 8006412:	2b03      	cmp	r3, #3
 8006414:	d120      	bne.n	8006458 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	1e9a      	subs	r2, r3, #2
 800641c:	88fb      	ldrh	r3, [r7, #6]
 800641e:	4293      	cmp	r3, r2
 8006420:	bf28      	it	cs
 8006422:	4613      	movcs	r3, r2
 8006424:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	3302      	adds	r3, #2
 800642a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800642c:	2300      	movs	r3, #0
 800642e:	82fb      	strh	r3, [r7, #22]
 8006430:	e00b      	b.n	800644a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006432:	8afb      	ldrh	r3, [r7, #22]
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	4413      	add	r3, r2
 8006438:	781a      	ldrb	r2, [r3, #0]
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	3301      	adds	r3, #1
 8006442:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006444:	8afb      	ldrh	r3, [r7, #22]
 8006446:	3302      	adds	r3, #2
 8006448:	82fb      	strh	r3, [r7, #22]
 800644a:	8afa      	ldrh	r2, [r7, #22]
 800644c:	8abb      	ldrh	r3, [r7, #20]
 800644e:	429a      	cmp	r2, r3
 8006450:	d3ef      	bcc.n	8006432 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	2200      	movs	r2, #0
 8006456:	701a      	strb	r2, [r3, #0]
  }
}
 8006458:	bf00      	nop
 800645a:	371c      	adds	r7, #28
 800645c:	46bd      	mov	sp, r7
 800645e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006462:	4770      	bx	lr

08006464 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006464:	b480      	push	{r7}
 8006466:	b085      	sub	sp, #20
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	881b      	ldrh	r3, [r3, #0]
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	7812      	ldrb	r2, [r2, #0]
 8006476:	4413      	add	r3, r2
 8006478:	b29a      	uxth	r2, r3
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4413      	add	r3, r2
 8006488:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800648a:	68fb      	ldr	r3, [r7, #12]
}
 800648c:	4618      	mov	r0, r3
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b086      	sub	sp, #24
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	4613      	mov	r3, r2
 80064a4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80064a6:	2301      	movs	r3, #1
 80064a8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	789b      	ldrb	r3, [r3, #2]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d002      	beq.n	80064b8 <USBH_CtlReq+0x20>
 80064b2:	2b02      	cmp	r3, #2
 80064b4:	d00f      	beq.n	80064d6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80064b6:	e027      	b.n	8006508 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	88fa      	ldrh	r2, [r7, #6]
 80064c2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2201      	movs	r2, #1
 80064c8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2202      	movs	r2, #2
 80064ce:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80064d0:	2301      	movs	r3, #1
 80064d2:	75fb      	strb	r3, [r7, #23]
      break;
 80064d4:	e018      	b.n	8006508 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f000 f81c 	bl	8006514 <USBH_HandleControl>
 80064dc:	4603      	mov	r3, r0
 80064de:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80064e0:	7dfb      	ldrb	r3, [r7, #23]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d002      	beq.n	80064ec <USBH_CtlReq+0x54>
 80064e6:	7dfb      	ldrb	r3, [r7, #23]
 80064e8:	2b03      	cmp	r3, #3
 80064ea:	d106      	bne.n	80064fa <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2201      	movs	r2, #1
 80064f0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	761a      	strb	r2, [r3, #24]
      break;
 80064f8:	e005      	b.n	8006506 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80064fa:	7dfb      	ldrb	r3, [r7, #23]
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d102      	bne.n	8006506 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2201      	movs	r2, #1
 8006504:	709a      	strb	r2, [r3, #2]
      break;
 8006506:	bf00      	nop
  }
  return status;
 8006508:	7dfb      	ldrb	r3, [r7, #23]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
	...

08006514 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af02      	add	r7, sp, #8
 800651a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800651c:	2301      	movs	r3, #1
 800651e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006520:	2300      	movs	r3, #0
 8006522:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	7e1b      	ldrb	r3, [r3, #24]
 8006528:	3b01      	subs	r3, #1
 800652a:	2b0a      	cmp	r3, #10
 800652c:	f200 8157 	bhi.w	80067de <USBH_HandleControl+0x2ca>
 8006530:	a201      	add	r2, pc, #4	@ (adr r2, 8006538 <USBH_HandleControl+0x24>)
 8006532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006536:	bf00      	nop
 8006538:	08006565 	.word	0x08006565
 800653c:	0800657f 	.word	0x0800657f
 8006540:	080065e9 	.word	0x080065e9
 8006544:	0800660f 	.word	0x0800660f
 8006548:	08006649 	.word	0x08006649
 800654c:	08006673 	.word	0x08006673
 8006550:	080066c5 	.word	0x080066c5
 8006554:	080066e7 	.word	0x080066e7
 8006558:	08006723 	.word	0x08006723
 800655c:	08006749 	.word	0x08006749
 8006560:	08006787 	.word	0x08006787
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f103 0110 	add.w	r1, r3, #16
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	795b      	ldrb	r3, [r3, #5]
 800656e:	461a      	mov	r2, r3
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f945 	bl	8006800 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2202      	movs	r2, #2
 800657a:	761a      	strb	r2, [r3, #24]
      break;
 800657c:	e13a      	b.n	80067f4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	795b      	ldrb	r3, [r3, #5]
 8006582:	4619      	mov	r1, r3
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 fd1d 	bl	8006fc4 <USBH_LL_GetURBState>
 800658a:	4603      	mov	r3, r0
 800658c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800658e:	7bbb      	ldrb	r3, [r7, #14]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d11e      	bne.n	80065d2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	7c1b      	ldrb	r3, [r3, #16]
 8006598:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800659c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	8adb      	ldrh	r3, [r3, #22]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00a      	beq.n	80065bc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80065a6:	7b7b      	ldrb	r3, [r7, #13]
 80065a8:	2b80      	cmp	r3, #128	@ 0x80
 80065aa:	d103      	bne.n	80065b4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2203      	movs	r2, #3
 80065b0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80065b2:	e116      	b.n	80067e2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2205      	movs	r2, #5
 80065b8:	761a      	strb	r2, [r3, #24]
      break;
 80065ba:	e112      	b.n	80067e2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80065bc:	7b7b      	ldrb	r3, [r7, #13]
 80065be:	2b80      	cmp	r3, #128	@ 0x80
 80065c0:	d103      	bne.n	80065ca <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2209      	movs	r2, #9
 80065c6:	761a      	strb	r2, [r3, #24]
      break;
 80065c8:	e10b      	b.n	80067e2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2207      	movs	r2, #7
 80065ce:	761a      	strb	r2, [r3, #24]
      break;
 80065d0:	e107      	b.n	80067e2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80065d2:	7bbb      	ldrb	r3, [r7, #14]
 80065d4:	2b04      	cmp	r3, #4
 80065d6:	d003      	beq.n	80065e0 <USBH_HandleControl+0xcc>
 80065d8:	7bbb      	ldrb	r3, [r7, #14]
 80065da:	2b02      	cmp	r3, #2
 80065dc:	f040 8101 	bne.w	80067e2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	220b      	movs	r2, #11
 80065e4:	761a      	strb	r2, [r3, #24]
      break;
 80065e6:	e0fc      	b.n	80067e2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80065ee:	b29a      	uxth	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6899      	ldr	r1, [r3, #8]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	899a      	ldrh	r2, [r3, #12]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	791b      	ldrb	r3, [r3, #4]
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 f93c 	bl	800687e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2204      	movs	r2, #4
 800660a:	761a      	strb	r2, [r3, #24]
      break;
 800660c:	e0f2      	b.n	80067f4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	791b      	ldrb	r3, [r3, #4]
 8006612:	4619      	mov	r1, r3
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 fcd5 	bl	8006fc4 <USBH_LL_GetURBState>
 800661a:	4603      	mov	r3, r0
 800661c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800661e:	7bbb      	ldrb	r3, [r7, #14]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d103      	bne.n	800662c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2209      	movs	r2, #9
 8006628:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800662a:	e0dc      	b.n	80067e6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800662c:	7bbb      	ldrb	r3, [r7, #14]
 800662e:	2b05      	cmp	r3, #5
 8006630:	d102      	bne.n	8006638 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8006632:	2303      	movs	r3, #3
 8006634:	73fb      	strb	r3, [r7, #15]
      break;
 8006636:	e0d6      	b.n	80067e6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8006638:	7bbb      	ldrb	r3, [r7, #14]
 800663a:	2b04      	cmp	r3, #4
 800663c:	f040 80d3 	bne.w	80067e6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	220b      	movs	r2, #11
 8006644:	761a      	strb	r2, [r3, #24]
      break;
 8006646:	e0ce      	b.n	80067e6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6899      	ldr	r1, [r3, #8]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	899a      	ldrh	r2, [r3, #12]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	795b      	ldrb	r3, [r3, #5]
 8006654:	2001      	movs	r0, #1
 8006656:	9000      	str	r0, [sp, #0]
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f8eb 	bl	8006834 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006664:	b29a      	uxth	r2, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2206      	movs	r2, #6
 800666e:	761a      	strb	r2, [r3, #24]
      break;
 8006670:	e0c0      	b.n	80067f4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	795b      	ldrb	r3, [r3, #5]
 8006676:	4619      	mov	r1, r3
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fca3 	bl	8006fc4 <USBH_LL_GetURBState>
 800667e:	4603      	mov	r3, r0
 8006680:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006682:	7bbb      	ldrb	r3, [r7, #14]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d103      	bne.n	8006690 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2207      	movs	r2, #7
 800668c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800668e:	e0ac      	b.n	80067ea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8006690:	7bbb      	ldrb	r3, [r7, #14]
 8006692:	2b05      	cmp	r3, #5
 8006694:	d105      	bne.n	80066a2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	220c      	movs	r2, #12
 800669a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800669c:	2303      	movs	r3, #3
 800669e:	73fb      	strb	r3, [r7, #15]
      break;
 80066a0:	e0a3      	b.n	80067ea <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80066a2:	7bbb      	ldrb	r3, [r7, #14]
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d103      	bne.n	80066b0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2205      	movs	r2, #5
 80066ac:	761a      	strb	r2, [r3, #24]
      break;
 80066ae:	e09c      	b.n	80067ea <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80066b0:	7bbb      	ldrb	r3, [r7, #14]
 80066b2:	2b04      	cmp	r3, #4
 80066b4:	f040 8099 	bne.w	80067ea <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	220b      	movs	r2, #11
 80066bc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80066be:	2302      	movs	r3, #2
 80066c0:	73fb      	strb	r3, [r7, #15]
      break;
 80066c2:	e092      	b.n	80067ea <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	791b      	ldrb	r3, [r3, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	2100      	movs	r1, #0
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f8d6 	bl	800687e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80066d8:	b29a      	uxth	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2208      	movs	r2, #8
 80066e2:	761a      	strb	r2, [r3, #24]

      break;
 80066e4:	e086      	b.n	80067f4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	791b      	ldrb	r3, [r3, #4]
 80066ea:	4619      	mov	r1, r3
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f000 fc69 	bl	8006fc4 <USBH_LL_GetURBState>
 80066f2:	4603      	mov	r3, r0
 80066f4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80066f6:	7bbb      	ldrb	r3, [r7, #14]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d105      	bne.n	8006708 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	220d      	movs	r2, #13
 8006700:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006706:	e072      	b.n	80067ee <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8006708:	7bbb      	ldrb	r3, [r7, #14]
 800670a:	2b04      	cmp	r3, #4
 800670c:	d103      	bne.n	8006716 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	220b      	movs	r2, #11
 8006712:	761a      	strb	r2, [r3, #24]
      break;
 8006714:	e06b      	b.n	80067ee <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8006716:	7bbb      	ldrb	r3, [r7, #14]
 8006718:	2b05      	cmp	r3, #5
 800671a:	d168      	bne.n	80067ee <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800671c:	2303      	movs	r3, #3
 800671e:	73fb      	strb	r3, [r7, #15]
      break;
 8006720:	e065      	b.n	80067ee <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	795b      	ldrb	r3, [r3, #5]
 8006726:	2201      	movs	r2, #1
 8006728:	9200      	str	r2, [sp, #0]
 800672a:	2200      	movs	r2, #0
 800672c:	2100      	movs	r1, #0
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f880 	bl	8006834 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800673a:	b29a      	uxth	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	220a      	movs	r2, #10
 8006744:	761a      	strb	r2, [r3, #24]
      break;
 8006746:	e055      	b.n	80067f4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	795b      	ldrb	r3, [r3, #5]
 800674c:	4619      	mov	r1, r3
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fc38 	bl	8006fc4 <USBH_LL_GetURBState>
 8006754:	4603      	mov	r3, r0
 8006756:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006758:	7bbb      	ldrb	r3, [r7, #14]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d105      	bne.n	800676a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800675e:	2300      	movs	r3, #0
 8006760:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	220d      	movs	r2, #13
 8006766:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006768:	e043      	b.n	80067f2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800676a:	7bbb      	ldrb	r3, [r7, #14]
 800676c:	2b02      	cmp	r3, #2
 800676e:	d103      	bne.n	8006778 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2209      	movs	r2, #9
 8006774:	761a      	strb	r2, [r3, #24]
      break;
 8006776:	e03c      	b.n	80067f2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8006778:	7bbb      	ldrb	r3, [r7, #14]
 800677a:	2b04      	cmp	r3, #4
 800677c:	d139      	bne.n	80067f2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	220b      	movs	r2, #11
 8006782:	761a      	strb	r2, [r3, #24]
      break;
 8006784:	e035      	b.n	80067f2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	7e5b      	ldrb	r3, [r3, #25]
 800678a:	3301      	adds	r3, #1
 800678c:	b2da      	uxtb	r2, r3
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	765a      	strb	r2, [r3, #25]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	7e5b      	ldrb	r3, [r3, #25]
 8006796:	2b02      	cmp	r3, #2
 8006798:	d806      	bhi.n	80067a8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80067a6:	e025      	b.n	80067f4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80067ae:	2106      	movs	r1, #6
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	795b      	ldrb	r3, [r3, #5]
 80067be:	4619      	mov	r1, r3
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 f8e8 	bl	8006996 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	791b      	ldrb	r3, [r3, #4]
 80067ca:	4619      	mov	r1, r3
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f8e2 	bl	8006996 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80067d8:	2302      	movs	r3, #2
 80067da:	73fb      	strb	r3, [r7, #15]
      break;
 80067dc:	e00a      	b.n	80067f4 <USBH_HandleControl+0x2e0>

    default:
      break;
 80067de:	bf00      	nop
 80067e0:	e008      	b.n	80067f4 <USBH_HandleControl+0x2e0>
      break;
 80067e2:	bf00      	nop
 80067e4:	e006      	b.n	80067f4 <USBH_HandleControl+0x2e0>
      break;
 80067e6:	bf00      	nop
 80067e8:	e004      	b.n	80067f4 <USBH_HandleControl+0x2e0>
      break;
 80067ea:	bf00      	nop
 80067ec:	e002      	b.n	80067f4 <USBH_HandleControl+0x2e0>
      break;
 80067ee:	bf00      	nop
 80067f0:	e000      	b.n	80067f4 <USBH_HandleControl+0x2e0>
      break;
 80067f2:	bf00      	nop
  }

  return status;
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop

08006800 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b088      	sub	sp, #32
 8006804:	af04      	add	r7, sp, #16
 8006806:	60f8      	str	r0, [r7, #12]
 8006808:	60b9      	str	r1, [r7, #8]
 800680a:	4613      	mov	r3, r2
 800680c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800680e:	79f9      	ldrb	r1, [r7, #7]
 8006810:	2300      	movs	r3, #0
 8006812:	9303      	str	r3, [sp, #12]
 8006814:	2308      	movs	r3, #8
 8006816:	9302      	str	r3, [sp, #8]
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	9301      	str	r3, [sp, #4]
 800681c:	2300      	movs	r3, #0
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	2300      	movs	r3, #0
 8006822:	2200      	movs	r2, #0
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f000 fb9c 	bl	8006f62 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800682a:	2300      	movs	r3, #0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3710      	adds	r7, #16
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b088      	sub	sp, #32
 8006838:	af04      	add	r7, sp, #16
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	4611      	mov	r1, r2
 8006840:	461a      	mov	r2, r3
 8006842:	460b      	mov	r3, r1
 8006844:	80fb      	strh	r3, [r7, #6]
 8006846:	4613      	mov	r3, r2
 8006848:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006854:	2300      	movs	r3, #0
 8006856:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006858:	7979      	ldrb	r1, [r7, #5]
 800685a:	7e3b      	ldrb	r3, [r7, #24]
 800685c:	9303      	str	r3, [sp, #12]
 800685e:	88fb      	ldrh	r3, [r7, #6]
 8006860:	9302      	str	r3, [sp, #8]
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	9301      	str	r3, [sp, #4]
 8006866:	2301      	movs	r3, #1
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	2300      	movs	r3, #0
 800686c:	2200      	movs	r2, #0
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f000 fb77 	bl	8006f62 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b088      	sub	sp, #32
 8006882:	af04      	add	r7, sp, #16
 8006884:	60f8      	str	r0, [r7, #12]
 8006886:	60b9      	str	r1, [r7, #8]
 8006888:	4611      	mov	r1, r2
 800688a:	461a      	mov	r2, r3
 800688c:	460b      	mov	r3, r1
 800688e:	80fb      	strh	r3, [r7, #6]
 8006890:	4613      	mov	r3, r2
 8006892:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006894:	7979      	ldrb	r1, [r7, #5]
 8006896:	2300      	movs	r3, #0
 8006898:	9303      	str	r3, [sp, #12]
 800689a:	88fb      	ldrh	r3, [r7, #6]
 800689c:	9302      	str	r3, [sp, #8]
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	9301      	str	r3, [sp, #4]
 80068a2:	2301      	movs	r3, #1
 80068a4:	9300      	str	r3, [sp, #0]
 80068a6:	2300      	movs	r3, #0
 80068a8:	2201      	movs	r2, #1
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f000 fb59 	bl	8006f62 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80068b0:	2300      	movs	r3, #0

}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b088      	sub	sp, #32
 80068be:	af04      	add	r7, sp, #16
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	60b9      	str	r1, [r7, #8]
 80068c4:	4611      	mov	r1, r2
 80068c6:	461a      	mov	r2, r3
 80068c8:	460b      	mov	r3, r1
 80068ca:	80fb      	strh	r3, [r7, #6]
 80068cc:	4613      	mov	r3, r2
 80068ce:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80068d0:	7979      	ldrb	r1, [r7, #5]
 80068d2:	2300      	movs	r3, #0
 80068d4:	9303      	str	r3, [sp, #12]
 80068d6:	88fb      	ldrh	r3, [r7, #6]
 80068d8:	9302      	str	r3, [sp, #8]
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	9301      	str	r3, [sp, #4]
 80068de:	2301      	movs	r3, #1
 80068e0:	9300      	str	r3, [sp, #0]
 80068e2:	2302      	movs	r3, #2
 80068e4:	2201      	movs	r2, #1
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 fb3b 	bl	8006f62 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b086      	sub	sp, #24
 80068fa:	af04      	add	r7, sp, #16
 80068fc:	6078      	str	r0, [r7, #4]
 80068fe:	4608      	mov	r0, r1
 8006900:	4611      	mov	r1, r2
 8006902:	461a      	mov	r2, r3
 8006904:	4603      	mov	r3, r0
 8006906:	70fb      	strb	r3, [r7, #3]
 8006908:	460b      	mov	r3, r1
 800690a:	70bb      	strb	r3, [r7, #2]
 800690c:	4613      	mov	r3, r2
 800690e:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8006910:	7878      	ldrb	r0, [r7, #1]
 8006912:	78ba      	ldrb	r2, [r7, #2]
 8006914:	78f9      	ldrb	r1, [r7, #3]
 8006916:	8b3b      	ldrh	r3, [r7, #24]
 8006918:	9302      	str	r3, [sp, #8]
 800691a:	7d3b      	ldrb	r3, [r7, #20]
 800691c:	9301      	str	r3, [sp, #4]
 800691e:	7c3b      	ldrb	r3, [r7, #16]
 8006920:	9300      	str	r3, [sp, #0]
 8006922:	4603      	mov	r3, r0
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 face 	bl	8006ec6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3708      	adds	r7, #8
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	460b      	mov	r3, r1
 800693e:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8006940:	78fb      	ldrb	r3, [r7, #3]
 8006942:	4619      	mov	r1, r3
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 faed 	bl	8006f24 <USBH_LL_ClosePipe>

  return USBH_OK;
 800694a:	2300      	movs	r3, #0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3708      	adds	r7, #8
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	460b      	mov	r3, r1
 800695e:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f000 f836 	bl	80069d2 <USBH_GetFreePipe>
 8006966:	4603      	mov	r3, r0
 8006968:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800696a:	89fb      	ldrh	r3, [r7, #14]
 800696c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006970:	4293      	cmp	r3, r2
 8006972:	d00a      	beq.n	800698a <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8006974:	78fa      	ldrb	r2, [r7, #3]
 8006976:	89fb      	ldrh	r3, [r7, #14]
 8006978:	f003 030f 	and.w	r3, r3, #15
 800697c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006980:	6879      	ldr	r1, [r7, #4]
 8006982:	33e0      	adds	r3, #224	@ 0xe0
 8006984:	009b      	lsls	r3, r3, #2
 8006986:	440b      	add	r3, r1
 8006988:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800698a:	89fb      	ldrh	r3, [r7, #14]
 800698c:	b2db      	uxtb	r3, r3
}
 800698e:	4618      	mov	r0, r3
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}

08006996 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006996:	b480      	push	{r7}
 8006998:	b083      	sub	sp, #12
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
 800699e:	460b      	mov	r3, r1
 80069a0:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80069a2:	78fb      	ldrb	r3, [r7, #3]
 80069a4:	2b0f      	cmp	r3, #15
 80069a6:	d80d      	bhi.n	80069c4 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80069a8:	78fb      	ldrb	r3, [r7, #3]
 80069aa:	687a      	ldr	r2, [r7, #4]
 80069ac:	33e0      	adds	r3, #224	@ 0xe0
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	4413      	add	r3, r2
 80069b2:	685a      	ldr	r2, [r3, #4]
 80069b4:	78fb      	ldrb	r3, [r7, #3]
 80069b6:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80069ba:	6879      	ldr	r1, [r7, #4]
 80069bc:	33e0      	adds	r3, #224	@ 0xe0
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	440b      	add	r3, r1
 80069c2:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	370c      	adds	r7, #12
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr

080069d2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80069d2:	b480      	push	{r7}
 80069d4:	b085      	sub	sp, #20
 80069d6:	af00      	add	r7, sp, #0
 80069d8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80069de:	2300      	movs	r3, #0
 80069e0:	73fb      	strb	r3, [r7, #15]
 80069e2:	e00f      	b.n	8006a04 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80069e4:	7bfb      	ldrb	r3, [r7, #15]
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	33e0      	adds	r3, #224	@ 0xe0
 80069ea:	009b      	lsls	r3, r3, #2
 80069ec:	4413      	add	r3, r2
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d102      	bne.n	80069fe <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80069f8:	7bfb      	ldrb	r3, [r7, #15]
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	e007      	b.n	8006a0e <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	3301      	adds	r3, #1
 8006a02:	73fb      	strb	r3, [r7, #15]
 8006a04:	7bfb      	ldrb	r3, [r7, #15]
 8006a06:	2b0f      	cmp	r3, #15
 8006a08:	d9ec      	bls.n	80069e4 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8006a0a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8006a0e:	4618      	mov	r0, r3
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
	...

08006a1c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b082      	sub	sp, #8
 8006a20:	af00      	add	r7, sp, #0



	  USBH_StatusTypeDef usb_status;
	  /* Initialize Host Library */
	  usb_status = USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8006a22:	2201      	movs	r2, #1
 8006a24:	491f      	ldr	r1, [pc, #124]	@ (8006aa4 <MX_USB_HOST_Init+0x88>)
 8006a26:	4820      	ldr	r0, [pc, #128]	@ (8006aa8 <MX_USB_HOST_Init+0x8c>)
 8006a28:	f7fe fb93 	bl	8005152 <USBH_Init>
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8006a30:	79fb      	ldrb	r3, [r7, #7]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d007      	beq.n	8006a46 <MX_USB_HOST_Init+0x2a>
	  {
	    printf("USBH_Init failed, status %d\r\n", usb_status);
 8006a36:	79fb      	ldrb	r3, [r7, #7]
 8006a38:	4619      	mov	r1, r3
 8006a3a:	481c      	ldr	r0, [pc, #112]	@ (8006aac <MX_USB_HOST_Init+0x90>)
 8006a3c:	f000 fcca 	bl	80073d4 <iprintf>
	    Error_Handler();
 8006a40:	f7f9 fd9b 	bl	800057a <Error_Handler>
 8006a44:	e002      	b.n	8006a4c <MX_USB_HOST_Init+0x30>
	  }
	  else
	  {
	    printf("USBH_Init OK\r\n");
 8006a46:	481a      	ldr	r0, [pc, #104]	@ (8006ab0 <MX_USB_HOST_Init+0x94>)
 8006a48:	f000 fd2c 	bl	80074a4 <puts>
	  }

	  /* Register MIDI class */
	  usb_status = USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS);
 8006a4c:	4919      	ldr	r1, [pc, #100]	@ (8006ab4 <MX_USB_HOST_Init+0x98>)
 8006a4e:	4816      	ldr	r0, [pc, #88]	@ (8006aa8 <MX_USB_HOST_Init+0x8c>)
 8006a50:	f7fe fc2a 	bl	80052a8 <USBH_RegisterClass>
 8006a54:	4603      	mov	r3, r0
 8006a56:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8006a58:	79fb      	ldrb	r3, [r7, #7]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d007      	beq.n	8006a6e <MX_USB_HOST_Init+0x52>
	  {
	    printf("USBH_RegisterClass failed, status %d\r\n", usb_status);
 8006a5e:	79fb      	ldrb	r3, [r7, #7]
 8006a60:	4619      	mov	r1, r3
 8006a62:	4815      	ldr	r0, [pc, #84]	@ (8006ab8 <MX_USB_HOST_Init+0x9c>)
 8006a64:	f000 fcb6 	bl	80073d4 <iprintf>
	    Error_Handler();
 8006a68:	f7f9 fd87 	bl	800057a <Error_Handler>
 8006a6c:	e002      	b.n	8006a74 <MX_USB_HOST_Init+0x58>
	  }
	  else
	  {
	    printf("USBH_RegisterClass (MIDI) OK\r\n");
 8006a6e:	4813      	ldr	r0, [pc, #76]	@ (8006abc <MX_USB_HOST_Init+0xa0>)
 8006a70:	f000 fd18 	bl	80074a4 <puts>
	  }

	  /* Start Host Process */
	  usb_status = USBH_Start(&hUsbHostFS);
 8006a74:	480c      	ldr	r0, [pc, #48]	@ (8006aa8 <MX_USB_HOST_Init+0x8c>)
 8006a76:	f7fe fc41 	bl	80052fc <USBH_Start>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8006a7e:	79fb      	ldrb	r3, [r7, #7]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d007      	beq.n	8006a94 <MX_USB_HOST_Init+0x78>
	  {
	    printf("USBH_Start failed, status %d\r\n", usb_status);
 8006a84:	79fb      	ldrb	r3, [r7, #7]
 8006a86:	4619      	mov	r1, r3
 8006a88:	480d      	ldr	r0, [pc, #52]	@ (8006ac0 <MX_USB_HOST_Init+0xa4>)
 8006a8a:	f000 fca3 	bl	80073d4 <iprintf>
	    Error_Handler();
 8006a8e:	f7f9 fd74 	bl	800057a <Error_Handler>
	    printf("USBH_Start OK\r\n");
	  }

	  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
	  /* USER CODE END USB_HOST_Init_PostTreatment */
	}
 8006a92:	e002      	b.n	8006a9a <MX_USB_HOST_Init+0x7e>
	    printf("USBH_Start OK\r\n");
 8006a94:	480b      	ldr	r0, [pc, #44]	@ (8006ac4 <MX_USB_HOST_Init+0xa8>)
 8006a96:	f000 fd05 	bl	80074a4 <puts>
	}
 8006a9a:	bf00      	nop
 8006a9c:	3708      	adds	r7, #8
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	08006add 	.word	0x08006add
 8006aa8:	200000b4 	.word	0x200000b4
 8006aac:	08008660 	.word	0x08008660
 8006ab0:	08008680 	.word	0x08008680
 8006ab4:	2000000c 	.word	0x2000000c
 8006ab8:	08008690 	.word	0x08008690
 8006abc:	080086b8 	.word	0x080086b8
 8006ac0:	080086d8 	.word	0x080086d8
 8006ac4:	080086f8 	.word	0x080086f8

08006ac8 <MX_USB_HOST_Process>:

/**
  * @brief  USB Host Background Task
  */
void MX_USB_HOST_Process(void)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	af00      	add	r7, sp, #0
  USBH_Process(&hUsbHostFS);
 8006acc:	4802      	ldr	r0, [pc, #8]	@ (8006ad8 <MX_USB_HOST_Process+0x10>)
 8006ace:	f7fe fc25 	bl	800531c <USBH_Process>
}
 8006ad2:	bf00      	nop
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200000b4 	.word	0x200000b4

08006adc <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
 8006ae4:	460b      	mov	r3, r1
 8006ae6:	70fb      	strb	r3, [r7, #3]
  switch (id)
 8006ae8:	78fb      	ldrb	r3, [r7, #3]
 8006aea:	3b01      	subs	r3, #1
 8006aec:	2b04      	cmp	r3, #4
 8006aee:	d826      	bhi.n	8006b3e <USBH_UserProcess+0x62>
 8006af0:	a201      	add	r2, pc, #4	@ (adr r2, 8006af8 <USBH_UserProcess+0x1c>)
 8006af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af6:	bf00      	nop
 8006af8:	08006b0d 	.word	0x08006b0d
 8006afc:	08006b23 	.word	0x08006b23
 8006b00:	08006b3f 	.word	0x08006b3f
 8006b04:	08006b15 	.word	0x08006b15
 8006b08:	08006b31 	.word	0x08006b31
  {
    case HOST_USER_SELECT_CONFIGURATION:
      printf("USBH_UserProcess: HOST_USER_SELECT_CONFIGURATION\r\n");
 8006b0c:	4811      	ldr	r0, [pc, #68]	@ (8006b54 <USBH_UserProcess+0x78>)
 8006b0e:	f000 fcc9 	bl	80074a4 <puts>
      break;
 8006b12:	e01a      	b.n	8006b4a <USBH_UserProcess+0x6e>

    case HOST_USER_CONNECTION:
      Appli_state = APPLICATION_START;
 8006b14:	4b10      	ldr	r3, [pc, #64]	@ (8006b58 <USBH_UserProcess+0x7c>)
 8006b16:	2201      	movs	r2, #1
 8006b18:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_CONNECTION -> APPLICATION_START\r\n");
 8006b1a:	4810      	ldr	r0, [pc, #64]	@ (8006b5c <USBH_UserProcess+0x80>)
 8006b1c:	f000 fcc2 	bl	80074a4 <puts>
      break;
 8006b20:	e013      	b.n	8006b4a <USBH_UserProcess+0x6e>

    case HOST_USER_CLASS_ACTIVE:
      Appli_state = APPLICATION_READY;
 8006b22:	4b0d      	ldr	r3, [pc, #52]	@ (8006b58 <USBH_UserProcess+0x7c>)
 8006b24:	2202      	movs	r2, #2
 8006b26:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_CLASS_ACTIVE -> APPLICATION_READY\r\n");
 8006b28:	480d      	ldr	r0, [pc, #52]	@ (8006b60 <USBH_UserProcess+0x84>)
 8006b2a:	f000 fcbb 	bl	80074a4 <puts>
      break;
 8006b2e:	e00c      	b.n	8006b4a <USBH_UserProcess+0x6e>

    case HOST_USER_DISCONNECTION:
      Appli_state = APPLICATION_DISCONNECT;
 8006b30:	4b09      	ldr	r3, [pc, #36]	@ (8006b58 <USBH_UserProcess+0x7c>)
 8006b32:	2203      	movs	r2, #3
 8006b34:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_DISCONNECTION -> APPLICATION_DISCONNECT\r\n");
 8006b36:	480b      	ldr	r0, [pc, #44]	@ (8006b64 <USBH_UserProcess+0x88>)
 8006b38:	f000 fcb4 	bl	80074a4 <puts>
      break;
 8006b3c:	e005      	b.n	8006b4a <USBH_UserProcess+0x6e>

    default:
      printf("USBH_UserProcess: Unknown id=%d\r\n", id);
 8006b3e:	78fb      	ldrb	r3, [r7, #3]
 8006b40:	4619      	mov	r1, r3
 8006b42:	4809      	ldr	r0, [pc, #36]	@ (8006b68 <USBH_UserProcess+0x8c>)
 8006b44:	f000 fc46 	bl	80073d4 <iprintf>
      break;
 8006b48:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8006b4a:	bf00      	nop
 8006b4c:	3708      	adds	r7, #8
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	08008708 	.word	0x08008708
 8006b58:	2000048c 	.word	0x2000048c
 8006b5c:	0800873c 	.word	0x0800873c
 8006b60:	0800877c 	.word	0x0800877c
 8006b64:	080087bc 	.word	0x080087bc
 8006b68:	08008804 	.word	0x08008804

08006b6c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b0ac      	sub	sp, #176	@ 0xb0
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006b78:	2200      	movs	r2, #0
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	605a      	str	r2, [r3, #4]
 8006b7e:	609a      	str	r2, [r3, #8]
 8006b80:	60da      	str	r2, [r3, #12]
 8006b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006b84:	f107 0314 	add.w	r3, r7, #20
 8006b88:	2288      	movs	r2, #136	@ 0x88
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 fd69 	bl	8007664 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b9a:	d173      	bne.n	8006c84 <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006b9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006ba0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8006ba2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8006ba6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8006baa:	2301      	movs	r3, #1
 8006bac:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8006bb2:	2318      	movs	r3, #24
 8006bb4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8006bb6:	2307      	movs	r3, #7
 8006bb8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8006bba:	2302      	movs	r3, #2
 8006bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8006bbe:	2302      	movs	r3, #2
 8006bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8006bc2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006bc6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006bc8:	f107 0314 	add.w	r3, r7, #20
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f7fc fbf1 	bl	80033b4 <HAL_RCCEx_PeriphCLKConfig>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d001      	beq.n	8006bdc <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 8006bd8:	f7f9 fccf 	bl	800057a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006be0:	4a2a      	ldr	r2, [pc, #168]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006be8:	4b28      	ldr	r3, [pc, #160]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006bea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bec:	f003 0301 	and.w	r3, r3, #1
 8006bf0:	613b      	str	r3, [r7, #16]
 8006bf2:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006bf4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8006bf8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c02:	2300      	movs	r3, #0
 8006c04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c08:	2303      	movs	r3, #3
 8006c0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8006c0e:	230a      	movs	r3, #10
 8006c10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c14:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8006c18:	4619      	mov	r1, r3
 8006c1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006c1e:	f7f9 ffa3 	bl	8000b68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006c22:	4b1a      	ldr	r3, [pc, #104]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c26:	4a19      	ldr	r2, [pc, #100]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006c2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006c2e:	4b17      	ldr	r3, [pc, #92]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c36:	60fb      	str	r3, [r7, #12]
 8006c38:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c3a:	4b14      	ldr	r3, [pc, #80]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d114      	bne.n	8006c70 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c46:	4b11      	ldr	r3, [pc, #68]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c4a:	4a10      	ldr	r2, [pc, #64]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c50:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c52:	4b0e      	ldr	r3, [pc, #56]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c5a:	60bb      	str	r3, [r7, #8]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8006c5e:	f7fb fdd1 	bl	8002804 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c62:	4b0a      	ldr	r3, [pc, #40]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c66:	4a09      	ldr	r2, [pc, #36]	@ (8006c8c <HAL_HCD_MspInit+0x120>)
 8006c68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c6e:	e001      	b.n	8006c74 <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8006c70:	f7fb fdc8 	bl	8002804 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006c74:	2200      	movs	r2, #0
 8006c76:	2100      	movs	r1, #0
 8006c78:	2043      	movs	r0, #67	@ 0x43
 8006c7a:	f7f9 ff3e 	bl	8000afa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006c7e:	2043      	movs	r0, #67	@ 0x43
 8006c80:	f7f9 ff57 	bl	8000b32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006c84:	bf00      	nop
 8006c86:	37b0      	adds	r7, #176	@ 0xb0
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	40021000 	.word	0x40021000

08006c90 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8006c90:	b580      	push	{r7, lr}
 8006c92:	b082      	sub	sp, #8
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fe ff1b 	bl	8005ada <USBH_LL_IncTimer>
}
 8006ca4:	bf00      	nop
 8006ca6:	3708      	adds	r7, #8
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b082      	sub	sp, #8
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7fe ff53 	bl	8005b66 <USBH_LL_Connect>
}
 8006cc0:	bf00      	nop
 8006cc2:	3708      	adds	r7, #8
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b082      	sub	sp, #8
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f7fe ff5c 	bl	8005b94 <USBH_LL_Disconnect>
}
 8006cdc:	bf00      	nop
 8006cde:	3708      	adds	r7, #8
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	460b      	mov	r3, r1
 8006cee:	70fb      	strb	r3, [r7, #3]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7fe ff0d 	bl	8005b2e <USBH_LL_PortEnabled>
}
 8006d14:	bf00      	nop
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fe ff0d 	bl	8005b4a <USBH_LL_PortDisabled>
}
 8006d30:	bf00      	nop
 8006d32:	3708      	adds	r7, #8
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d12a      	bne.n	8006da0 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8006d4a:	4a18      	ldr	r2, [pc, #96]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a15      	ldr	r2, [pc, #84]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d56:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006d5a:	4b14      	ldr	r3, [pc, #80]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d5c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8006d60:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8006d62:	4b12      	ldr	r3, [pc, #72]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d64:	2208      	movs	r2, #8
 8006d66:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8006d68:	4b10      	ldr	r3, [pc, #64]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d70:	2200      	movs	r2, #0
 8006d72:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8006d74:	4b0d      	ldr	r3, [pc, #52]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d76:	2202      	movs	r2, #2
 8006d78:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006d7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8006d80:	480a      	ldr	r0, [pc, #40]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d82:	f7fa f89b 	bl	8000ebc <HAL_HCD_Init>
 8006d86:	4603      	mov	r3, r0
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d001      	beq.n	8006d90 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8006d8c:	f7f9 fbf5 	bl	800057a <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8006d90:	4806      	ldr	r0, [pc, #24]	@ (8006dac <USBH_LL_Init+0x74>)
 8006d92:	f7fa fc89 	bl	80016a8 <HAL_HCD_GetCurrentFrame>
 8006d96:	4603      	mov	r3, r0
 8006d98:	4619      	mov	r1, r3
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f7fe fe8e 	bl	8005abc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3708      	adds	r7, #8
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	20000490 	.word	0x20000490

08006db0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006db8:	2300      	movs	r3, #0
 8006dba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fa fbf8 	bl	80015bc <HAL_HCD_Start>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	f000 f952 	bl	800707c <USBH_Get_USB_Status>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006ddc:	7bbb      	ldrb	r3, [r7, #14]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8006de6:	b580      	push	{r7, lr}
 8006de8:	b084      	sub	sp, #16
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006dee:	2300      	movs	r3, #0
 8006df0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006df2:	2300      	movs	r3, #0
 8006df4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7fa fc00 	bl	8001602 <HAL_HCD_Stop>
 8006e02:	4603      	mov	r3, r0
 8006e04:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006e06:	7bfb      	ldrb	r3, [r7, #15]
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f000 f937 	bl	800707c <USBH_Get_USB_Status>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006e12:	7bbb      	ldrb	r3, [r7, #14]
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8006e24:	2301      	movs	r3, #1
 8006e26:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fa fc48 	bl	80016c4 <HAL_HCD_GetCurrentSpeed>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d00c      	beq.n	8006e54 <USBH_LL_GetSpeed+0x38>
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d80d      	bhi.n	8006e5a <USBH_LL_GetSpeed+0x3e>
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d002      	beq.n	8006e48 <USBH_LL_GetSpeed+0x2c>
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d003      	beq.n	8006e4e <USBH_LL_GetSpeed+0x32>
 8006e46:	e008      	b.n	8006e5a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	73fb      	strb	r3, [r7, #15]
    break;
 8006e4c:	e008      	b.n	8006e60 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	73fb      	strb	r3, [r7, #15]
    break;
 8006e52:	e005      	b.n	8006e60 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8006e54:	2302      	movs	r3, #2
 8006e56:	73fb      	strb	r3, [r7, #15]
    break;
 8006e58:	e002      	b.n	8006e60 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	73fb      	strb	r3, [r7, #15]
    break;
 8006e5e:	bf00      	nop
  }
  return  speed;
 8006e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b084      	sub	sp, #16
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e72:	2300      	movs	r3, #0
 8006e74:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006e76:	2300      	movs	r3, #0
 8006e78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7fa fbdb 	bl	800163c <HAL_HCD_ResetPort>
 8006e86:	4603      	mov	r3, r0
 8006e88:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006e8a:	7bfb      	ldrb	r3, [r7, #15]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f000 f8f5 	bl	800707c <USBH_Get_USB_Status>
 8006e92:	4603      	mov	r3, r0
 8006e94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006e96:	7bbb      	ldrb	r3, [r7, #14]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b082      	sub	sp, #8
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006eb2:	78fa      	ldrb	r2, [r7, #3]
 8006eb4:	4611      	mov	r1, r2
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f7fa fbe2 	bl	8001680 <HAL_HCD_HC_GetXferCount>
 8006ebc:	4603      	mov	r3, r0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8006ec6:	b590      	push	{r4, r7, lr}
 8006ec8:	b089      	sub	sp, #36	@ 0x24
 8006eca:	af04      	add	r7, sp, #16
 8006ecc:	6078      	str	r0, [r7, #4]
 8006ece:	4608      	mov	r0, r1
 8006ed0:	4611      	mov	r1, r2
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	70fb      	strb	r3, [r7, #3]
 8006ed8:	460b      	mov	r3, r1
 8006eda:	70bb      	strb	r3, [r7, #2]
 8006edc:	4613      	mov	r3, r2
 8006ede:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8006eee:	787c      	ldrb	r4, [r7, #1]
 8006ef0:	78ba      	ldrb	r2, [r7, #2]
 8006ef2:	78f9      	ldrb	r1, [r7, #3]
 8006ef4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006ef6:	9302      	str	r3, [sp, #8]
 8006ef8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006f02:	9300      	str	r3, [sp, #0]
 8006f04:	4623      	mov	r3, r4
 8006f06:	f7fa f839 	bl	8000f7c <HAL_HCD_HC_Init>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f000 f8b3 	bl	800707c <USBH_Get_USB_Status>
 8006f16:	4603      	mov	r3, r0
 8006f18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006f1a:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3714      	adds	r7, #20
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd90      	pop	{r4, r7, pc}

08006f24 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f30:	2300      	movs	r3, #0
 8006f32:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006f34:	2300      	movs	r3, #0
 8006f36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006f3e:	78fa      	ldrb	r2, [r7, #3]
 8006f40:	4611      	mov	r1, r2
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7fa f8b3 	bl	80010ae <HAL_HCD_HC_Halt>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8006f4c:	7bfb      	ldrb	r3, [r7, #15]
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f000 f894 	bl	800707c <USBH_Get_USB_Status>
 8006f54:	4603      	mov	r3, r0
 8006f56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006f58:	7bbb      	ldrb	r3, [r7, #14]
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8006f62:	b590      	push	{r4, r7, lr}
 8006f64:	b089      	sub	sp, #36	@ 0x24
 8006f66:	af04      	add	r7, sp, #16
 8006f68:	6078      	str	r0, [r7, #4]
 8006f6a:	4608      	mov	r0, r1
 8006f6c:	4611      	mov	r1, r2
 8006f6e:	461a      	mov	r2, r3
 8006f70:	4603      	mov	r3, r0
 8006f72:	70fb      	strb	r3, [r7, #3]
 8006f74:	460b      	mov	r3, r1
 8006f76:	70bb      	strb	r3, [r7, #2]
 8006f78:	4613      	mov	r3, r2
 8006f7a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8006f80:	2300      	movs	r3, #0
 8006f82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8006f8a:	787c      	ldrb	r4, [r7, #1]
 8006f8c:	78ba      	ldrb	r2, [r7, #2]
 8006f8e:	78f9      	ldrb	r1, [r7, #3]
 8006f90:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006f94:	9303      	str	r3, [sp, #12]
 8006f96:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f98:	9302      	str	r3, [sp, #8]
 8006f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f9c:	9301      	str	r3, [sp, #4]
 8006f9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006fa2:	9300      	str	r3, [sp, #0]
 8006fa4:	4623      	mov	r3, r4
 8006fa6:	f7fa f8a5 	bl	80010f4 <HAL_HCD_HC_SubmitRequest>
 8006faa:	4603      	mov	r3, r0
 8006fac:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 8006fae:	7bfb      	ldrb	r3, [r7, #15]
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f000 f863 	bl	800707c <USBH_Get_USB_Status>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8006fba:	7bbb      	ldrb	r3, [r7, #14]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd90      	pop	{r4, r7, pc}

08006fc4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b082      	sub	sp, #8
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	460b      	mov	r3, r1
 8006fce:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8006fd6:	78fa      	ldrb	r2, [r7, #3]
 8006fd8:	4611      	mov	r1, r2
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7fa fb3c 	bl	8001658 <HAL_HCD_HC_GetURBState>
 8006fe0:	4603      	mov	r3, r0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	3708      	adds	r7, #8
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	bd80      	pop	{r7, pc}

08006fea <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8006fea:	b580      	push	{r7, lr}
 8006fec:	b082      	sub	sp, #8
 8006fee:	af00      	add	r7, sp, #0
 8006ff0:	6078      	str	r0, [r7, #4]
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 8006ff6:	20c8      	movs	r0, #200	@ 0xc8
 8006ff8:	f7f9 fc80 	bl	80008fc <HAL_Delay>
  return USBH_OK;
 8006ffc:	2300      	movs	r3, #0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3708      	adds	r7, #8
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007006:	b480      	push	{r7}
 8007008:	b085      	sub	sp, #20
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
 800700e:	460b      	mov	r3, r1
 8007010:	70fb      	strb	r3, [r7, #3]
 8007012:	4613      	mov	r3, r2
 8007014:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800701c:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800701e:	78fb      	ldrb	r3, [r7, #3]
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	2134      	movs	r1, #52	@ 0x34
 8007024:	fb01 f303 	mul.w	r3, r1, r3
 8007028:	4413      	add	r3, r2
 800702a:	3317      	adds	r3, #23
 800702c:	781b      	ldrb	r3, [r3, #0]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d009      	beq.n	8007046 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007032:	78fb      	ldrb	r3, [r7, #3]
 8007034:	68fa      	ldr	r2, [r7, #12]
 8007036:	2134      	movs	r1, #52	@ 0x34
 8007038:	fb01 f303 	mul.w	r3, r1, r3
 800703c:	4413      	add	r3, r2
 800703e:	3334      	adds	r3, #52	@ 0x34
 8007040:	78ba      	ldrb	r2, [r7, #2]
 8007042:	701a      	strb	r2, [r3, #0]
 8007044:	e008      	b.n	8007058 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007046:	78fb      	ldrb	r3, [r7, #3]
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	2134      	movs	r1, #52	@ 0x34
 800704c:	fb01 f303 	mul.w	r3, r1, r3
 8007050:	4413      	add	r3, r2
 8007052:	3335      	adds	r3, #53	@ 0x35
 8007054:	78ba      	ldrb	r2, [r7, #2]
 8007056:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3714      	adds	r7, #20
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr

08007066 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007066:	b580      	push	{r7, lr}
 8007068:	b082      	sub	sp, #8
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f7f9 fc44 	bl	80008fc <HAL_Delay>
}
 8007074:	bf00      	nop
 8007076:	3708      	adds	r7, #8
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	4603      	mov	r3, r0
 8007084:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007086:	2300      	movs	r3, #0
 8007088:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800708a:	79fb      	ldrb	r3, [r7, #7]
 800708c:	2b03      	cmp	r3, #3
 800708e:	d817      	bhi.n	80070c0 <USBH_Get_USB_Status+0x44>
 8007090:	a201      	add	r2, pc, #4	@ (adr r2, 8007098 <USBH_Get_USB_Status+0x1c>)
 8007092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007096:	bf00      	nop
 8007098:	080070a9 	.word	0x080070a9
 800709c:	080070af 	.word	0x080070af
 80070a0:	080070b5 	.word	0x080070b5
 80070a4:	080070bb 	.word	0x080070bb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	73fb      	strb	r3, [r7, #15]
    break;
 80070ac:	e00b      	b.n	80070c6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80070ae:	2302      	movs	r3, #2
 80070b0:	73fb      	strb	r3, [r7, #15]
    break;
 80070b2:	e008      	b.n	80070c6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80070b4:	2301      	movs	r3, #1
 80070b6:	73fb      	strb	r3, [r7, #15]
    break;
 80070b8:	e005      	b.n	80070c6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80070ba:	2302      	movs	r3, #2
 80070bc:	73fb      	strb	r3, [r7, #15]
    break;
 80070be:	e002      	b.n	80070c6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80070c0:	2302      	movs	r3, #2
 80070c2:	73fb      	strb	r3, [r7, #15]
    break;
 80070c4:	bf00      	nop
  }
  return usb_status;
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3714      	adds	r7, #20
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <malloc>:
 80070d4:	4b02      	ldr	r3, [pc, #8]	@ (80070e0 <malloc+0xc>)
 80070d6:	4601      	mov	r1, r0
 80070d8:	6818      	ldr	r0, [r3, #0]
 80070da:	f000 b82d 	b.w	8007138 <_malloc_r>
 80070de:	bf00      	nop
 80070e0:	20000038 	.word	0x20000038

080070e4 <free>:
 80070e4:	4b02      	ldr	r3, [pc, #8]	@ (80070f0 <free+0xc>)
 80070e6:	4601      	mov	r1, r0
 80070e8:	6818      	ldr	r0, [r3, #0]
 80070ea:	f000 bb47 	b.w	800777c <_free_r>
 80070ee:	bf00      	nop
 80070f0:	20000038 	.word	0x20000038

080070f4 <sbrk_aligned>:
 80070f4:	b570      	push	{r4, r5, r6, lr}
 80070f6:	4e0f      	ldr	r6, [pc, #60]	@ (8007134 <sbrk_aligned+0x40>)
 80070f8:	460c      	mov	r4, r1
 80070fa:	6831      	ldr	r1, [r6, #0]
 80070fc:	4605      	mov	r5, r0
 80070fe:	b911      	cbnz	r1, 8007106 <sbrk_aligned+0x12>
 8007100:	f000 faec 	bl	80076dc <_sbrk_r>
 8007104:	6030      	str	r0, [r6, #0]
 8007106:	4621      	mov	r1, r4
 8007108:	4628      	mov	r0, r5
 800710a:	f000 fae7 	bl	80076dc <_sbrk_r>
 800710e:	1c43      	adds	r3, r0, #1
 8007110:	d103      	bne.n	800711a <sbrk_aligned+0x26>
 8007112:	f04f 34ff 	mov.w	r4, #4294967295
 8007116:	4620      	mov	r0, r4
 8007118:	bd70      	pop	{r4, r5, r6, pc}
 800711a:	1cc4      	adds	r4, r0, #3
 800711c:	f024 0403 	bic.w	r4, r4, #3
 8007120:	42a0      	cmp	r0, r4
 8007122:	d0f8      	beq.n	8007116 <sbrk_aligned+0x22>
 8007124:	1a21      	subs	r1, r4, r0
 8007126:	4628      	mov	r0, r5
 8007128:	f000 fad8 	bl	80076dc <_sbrk_r>
 800712c:	3001      	adds	r0, #1
 800712e:	d1f2      	bne.n	8007116 <sbrk_aligned+0x22>
 8007130:	e7ef      	b.n	8007112 <sbrk_aligned+0x1e>
 8007132:	bf00      	nop
 8007134:	200007f0 	.word	0x200007f0

08007138 <_malloc_r>:
 8007138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800713c:	1ccd      	adds	r5, r1, #3
 800713e:	f025 0503 	bic.w	r5, r5, #3
 8007142:	3508      	adds	r5, #8
 8007144:	2d0c      	cmp	r5, #12
 8007146:	bf38      	it	cc
 8007148:	250c      	movcc	r5, #12
 800714a:	2d00      	cmp	r5, #0
 800714c:	4606      	mov	r6, r0
 800714e:	db01      	blt.n	8007154 <_malloc_r+0x1c>
 8007150:	42a9      	cmp	r1, r5
 8007152:	d904      	bls.n	800715e <_malloc_r+0x26>
 8007154:	230c      	movs	r3, #12
 8007156:	6033      	str	r3, [r6, #0]
 8007158:	2000      	movs	r0, #0
 800715a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800715e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007234 <_malloc_r+0xfc>
 8007162:	f000 f869 	bl	8007238 <__malloc_lock>
 8007166:	f8d8 3000 	ldr.w	r3, [r8]
 800716a:	461c      	mov	r4, r3
 800716c:	bb44      	cbnz	r4, 80071c0 <_malloc_r+0x88>
 800716e:	4629      	mov	r1, r5
 8007170:	4630      	mov	r0, r6
 8007172:	f7ff ffbf 	bl	80070f4 <sbrk_aligned>
 8007176:	1c43      	adds	r3, r0, #1
 8007178:	4604      	mov	r4, r0
 800717a:	d158      	bne.n	800722e <_malloc_r+0xf6>
 800717c:	f8d8 4000 	ldr.w	r4, [r8]
 8007180:	4627      	mov	r7, r4
 8007182:	2f00      	cmp	r7, #0
 8007184:	d143      	bne.n	800720e <_malloc_r+0xd6>
 8007186:	2c00      	cmp	r4, #0
 8007188:	d04b      	beq.n	8007222 <_malloc_r+0xea>
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	4639      	mov	r1, r7
 800718e:	4630      	mov	r0, r6
 8007190:	eb04 0903 	add.w	r9, r4, r3
 8007194:	f000 faa2 	bl	80076dc <_sbrk_r>
 8007198:	4581      	cmp	r9, r0
 800719a:	d142      	bne.n	8007222 <_malloc_r+0xea>
 800719c:	6821      	ldr	r1, [r4, #0]
 800719e:	1a6d      	subs	r5, r5, r1
 80071a0:	4629      	mov	r1, r5
 80071a2:	4630      	mov	r0, r6
 80071a4:	f7ff ffa6 	bl	80070f4 <sbrk_aligned>
 80071a8:	3001      	adds	r0, #1
 80071aa:	d03a      	beq.n	8007222 <_malloc_r+0xea>
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	442b      	add	r3, r5
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	f8d8 3000 	ldr.w	r3, [r8]
 80071b6:	685a      	ldr	r2, [r3, #4]
 80071b8:	bb62      	cbnz	r2, 8007214 <_malloc_r+0xdc>
 80071ba:	f8c8 7000 	str.w	r7, [r8]
 80071be:	e00f      	b.n	80071e0 <_malloc_r+0xa8>
 80071c0:	6822      	ldr	r2, [r4, #0]
 80071c2:	1b52      	subs	r2, r2, r5
 80071c4:	d420      	bmi.n	8007208 <_malloc_r+0xd0>
 80071c6:	2a0b      	cmp	r2, #11
 80071c8:	d917      	bls.n	80071fa <_malloc_r+0xc2>
 80071ca:	1961      	adds	r1, r4, r5
 80071cc:	42a3      	cmp	r3, r4
 80071ce:	6025      	str	r5, [r4, #0]
 80071d0:	bf18      	it	ne
 80071d2:	6059      	strne	r1, [r3, #4]
 80071d4:	6863      	ldr	r3, [r4, #4]
 80071d6:	bf08      	it	eq
 80071d8:	f8c8 1000 	streq.w	r1, [r8]
 80071dc:	5162      	str	r2, [r4, r5]
 80071de:	604b      	str	r3, [r1, #4]
 80071e0:	4630      	mov	r0, r6
 80071e2:	f000 f82f 	bl	8007244 <__malloc_unlock>
 80071e6:	f104 000b 	add.w	r0, r4, #11
 80071ea:	1d23      	adds	r3, r4, #4
 80071ec:	f020 0007 	bic.w	r0, r0, #7
 80071f0:	1ac2      	subs	r2, r0, r3
 80071f2:	bf1c      	itt	ne
 80071f4:	1a1b      	subne	r3, r3, r0
 80071f6:	50a3      	strne	r3, [r4, r2]
 80071f8:	e7af      	b.n	800715a <_malloc_r+0x22>
 80071fa:	6862      	ldr	r2, [r4, #4]
 80071fc:	42a3      	cmp	r3, r4
 80071fe:	bf0c      	ite	eq
 8007200:	f8c8 2000 	streq.w	r2, [r8]
 8007204:	605a      	strne	r2, [r3, #4]
 8007206:	e7eb      	b.n	80071e0 <_malloc_r+0xa8>
 8007208:	4623      	mov	r3, r4
 800720a:	6864      	ldr	r4, [r4, #4]
 800720c:	e7ae      	b.n	800716c <_malloc_r+0x34>
 800720e:	463c      	mov	r4, r7
 8007210:	687f      	ldr	r7, [r7, #4]
 8007212:	e7b6      	b.n	8007182 <_malloc_r+0x4a>
 8007214:	461a      	mov	r2, r3
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	42a3      	cmp	r3, r4
 800721a:	d1fb      	bne.n	8007214 <_malloc_r+0xdc>
 800721c:	2300      	movs	r3, #0
 800721e:	6053      	str	r3, [r2, #4]
 8007220:	e7de      	b.n	80071e0 <_malloc_r+0xa8>
 8007222:	230c      	movs	r3, #12
 8007224:	6033      	str	r3, [r6, #0]
 8007226:	4630      	mov	r0, r6
 8007228:	f000 f80c 	bl	8007244 <__malloc_unlock>
 800722c:	e794      	b.n	8007158 <_malloc_r+0x20>
 800722e:	6005      	str	r5, [r0, #0]
 8007230:	e7d6      	b.n	80071e0 <_malloc_r+0xa8>
 8007232:	bf00      	nop
 8007234:	200007f4 	.word	0x200007f4

08007238 <__malloc_lock>:
 8007238:	4801      	ldr	r0, [pc, #4]	@ (8007240 <__malloc_lock+0x8>)
 800723a:	f000 ba9c 	b.w	8007776 <__retarget_lock_acquire_recursive>
 800723e:	bf00      	nop
 8007240:	20000938 	.word	0x20000938

08007244 <__malloc_unlock>:
 8007244:	4801      	ldr	r0, [pc, #4]	@ (800724c <__malloc_unlock+0x8>)
 8007246:	f000 ba97 	b.w	8007778 <__retarget_lock_release_recursive>
 800724a:	bf00      	nop
 800724c:	20000938 	.word	0x20000938

08007250 <std>:
 8007250:	2300      	movs	r3, #0
 8007252:	b510      	push	{r4, lr}
 8007254:	4604      	mov	r4, r0
 8007256:	e9c0 3300 	strd	r3, r3, [r0]
 800725a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800725e:	6083      	str	r3, [r0, #8]
 8007260:	8181      	strh	r1, [r0, #12]
 8007262:	6643      	str	r3, [r0, #100]	@ 0x64
 8007264:	81c2      	strh	r2, [r0, #14]
 8007266:	6183      	str	r3, [r0, #24]
 8007268:	4619      	mov	r1, r3
 800726a:	2208      	movs	r2, #8
 800726c:	305c      	adds	r0, #92	@ 0x5c
 800726e:	f000 f9f9 	bl	8007664 <memset>
 8007272:	4b0d      	ldr	r3, [pc, #52]	@ (80072a8 <std+0x58>)
 8007274:	6263      	str	r3, [r4, #36]	@ 0x24
 8007276:	4b0d      	ldr	r3, [pc, #52]	@ (80072ac <std+0x5c>)
 8007278:	62a3      	str	r3, [r4, #40]	@ 0x28
 800727a:	4b0d      	ldr	r3, [pc, #52]	@ (80072b0 <std+0x60>)
 800727c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800727e:	4b0d      	ldr	r3, [pc, #52]	@ (80072b4 <std+0x64>)
 8007280:	6323      	str	r3, [r4, #48]	@ 0x30
 8007282:	4b0d      	ldr	r3, [pc, #52]	@ (80072b8 <std+0x68>)
 8007284:	6224      	str	r4, [r4, #32]
 8007286:	429c      	cmp	r4, r3
 8007288:	d006      	beq.n	8007298 <std+0x48>
 800728a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800728e:	4294      	cmp	r4, r2
 8007290:	d002      	beq.n	8007298 <std+0x48>
 8007292:	33d0      	adds	r3, #208	@ 0xd0
 8007294:	429c      	cmp	r4, r3
 8007296:	d105      	bne.n	80072a4 <std+0x54>
 8007298:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800729c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072a0:	f000 ba68 	b.w	8007774 <__retarget_lock_init_recursive>
 80072a4:	bd10      	pop	{r4, pc}
 80072a6:	bf00      	nop
 80072a8:	080074b5 	.word	0x080074b5
 80072ac:	080074d7 	.word	0x080074d7
 80072b0:	0800750f 	.word	0x0800750f
 80072b4:	08007533 	.word	0x08007533
 80072b8:	200007f8 	.word	0x200007f8

080072bc <stdio_exit_handler>:
 80072bc:	4a02      	ldr	r2, [pc, #8]	@ (80072c8 <stdio_exit_handler+0xc>)
 80072be:	4903      	ldr	r1, [pc, #12]	@ (80072cc <stdio_exit_handler+0x10>)
 80072c0:	4803      	ldr	r0, [pc, #12]	@ (80072d0 <stdio_exit_handler+0x14>)
 80072c2:	f000 b869 	b.w	8007398 <_fwalk_sglue>
 80072c6:	bf00      	nop
 80072c8:	2000002c 	.word	0x2000002c
 80072cc:	08007eb5 	.word	0x08007eb5
 80072d0:	2000003c 	.word	0x2000003c

080072d4 <cleanup_stdio>:
 80072d4:	6841      	ldr	r1, [r0, #4]
 80072d6:	4b0c      	ldr	r3, [pc, #48]	@ (8007308 <cleanup_stdio+0x34>)
 80072d8:	4299      	cmp	r1, r3
 80072da:	b510      	push	{r4, lr}
 80072dc:	4604      	mov	r4, r0
 80072de:	d001      	beq.n	80072e4 <cleanup_stdio+0x10>
 80072e0:	f000 fde8 	bl	8007eb4 <_fflush_r>
 80072e4:	68a1      	ldr	r1, [r4, #8]
 80072e6:	4b09      	ldr	r3, [pc, #36]	@ (800730c <cleanup_stdio+0x38>)
 80072e8:	4299      	cmp	r1, r3
 80072ea:	d002      	beq.n	80072f2 <cleanup_stdio+0x1e>
 80072ec:	4620      	mov	r0, r4
 80072ee:	f000 fde1 	bl	8007eb4 <_fflush_r>
 80072f2:	68e1      	ldr	r1, [r4, #12]
 80072f4:	4b06      	ldr	r3, [pc, #24]	@ (8007310 <cleanup_stdio+0x3c>)
 80072f6:	4299      	cmp	r1, r3
 80072f8:	d004      	beq.n	8007304 <cleanup_stdio+0x30>
 80072fa:	4620      	mov	r0, r4
 80072fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007300:	f000 bdd8 	b.w	8007eb4 <_fflush_r>
 8007304:	bd10      	pop	{r4, pc}
 8007306:	bf00      	nop
 8007308:	200007f8 	.word	0x200007f8
 800730c:	20000860 	.word	0x20000860
 8007310:	200008c8 	.word	0x200008c8

08007314 <global_stdio_init.part.0>:
 8007314:	b510      	push	{r4, lr}
 8007316:	4b0b      	ldr	r3, [pc, #44]	@ (8007344 <global_stdio_init.part.0+0x30>)
 8007318:	4c0b      	ldr	r4, [pc, #44]	@ (8007348 <global_stdio_init.part.0+0x34>)
 800731a:	4a0c      	ldr	r2, [pc, #48]	@ (800734c <global_stdio_init.part.0+0x38>)
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	4620      	mov	r0, r4
 8007320:	2200      	movs	r2, #0
 8007322:	2104      	movs	r1, #4
 8007324:	f7ff ff94 	bl	8007250 <std>
 8007328:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800732c:	2201      	movs	r2, #1
 800732e:	2109      	movs	r1, #9
 8007330:	f7ff ff8e 	bl	8007250 <std>
 8007334:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007338:	2202      	movs	r2, #2
 800733a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800733e:	2112      	movs	r1, #18
 8007340:	f7ff bf86 	b.w	8007250 <std>
 8007344:	20000930 	.word	0x20000930
 8007348:	200007f8 	.word	0x200007f8
 800734c:	080072bd 	.word	0x080072bd

08007350 <__sfp_lock_acquire>:
 8007350:	4801      	ldr	r0, [pc, #4]	@ (8007358 <__sfp_lock_acquire+0x8>)
 8007352:	f000 ba10 	b.w	8007776 <__retarget_lock_acquire_recursive>
 8007356:	bf00      	nop
 8007358:	20000939 	.word	0x20000939

0800735c <__sfp_lock_release>:
 800735c:	4801      	ldr	r0, [pc, #4]	@ (8007364 <__sfp_lock_release+0x8>)
 800735e:	f000 ba0b 	b.w	8007778 <__retarget_lock_release_recursive>
 8007362:	bf00      	nop
 8007364:	20000939 	.word	0x20000939

08007368 <__sinit>:
 8007368:	b510      	push	{r4, lr}
 800736a:	4604      	mov	r4, r0
 800736c:	f7ff fff0 	bl	8007350 <__sfp_lock_acquire>
 8007370:	6a23      	ldr	r3, [r4, #32]
 8007372:	b11b      	cbz	r3, 800737c <__sinit+0x14>
 8007374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007378:	f7ff bff0 	b.w	800735c <__sfp_lock_release>
 800737c:	4b04      	ldr	r3, [pc, #16]	@ (8007390 <__sinit+0x28>)
 800737e:	6223      	str	r3, [r4, #32]
 8007380:	4b04      	ldr	r3, [pc, #16]	@ (8007394 <__sinit+0x2c>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d1f5      	bne.n	8007374 <__sinit+0xc>
 8007388:	f7ff ffc4 	bl	8007314 <global_stdio_init.part.0>
 800738c:	e7f2      	b.n	8007374 <__sinit+0xc>
 800738e:	bf00      	nop
 8007390:	080072d5 	.word	0x080072d5
 8007394:	20000930 	.word	0x20000930

08007398 <_fwalk_sglue>:
 8007398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800739c:	4607      	mov	r7, r0
 800739e:	4688      	mov	r8, r1
 80073a0:	4614      	mov	r4, r2
 80073a2:	2600      	movs	r6, #0
 80073a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073a8:	f1b9 0901 	subs.w	r9, r9, #1
 80073ac:	d505      	bpl.n	80073ba <_fwalk_sglue+0x22>
 80073ae:	6824      	ldr	r4, [r4, #0]
 80073b0:	2c00      	cmp	r4, #0
 80073b2:	d1f7      	bne.n	80073a4 <_fwalk_sglue+0xc>
 80073b4:	4630      	mov	r0, r6
 80073b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073ba:	89ab      	ldrh	r3, [r5, #12]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d907      	bls.n	80073d0 <_fwalk_sglue+0x38>
 80073c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80073c4:	3301      	adds	r3, #1
 80073c6:	d003      	beq.n	80073d0 <_fwalk_sglue+0x38>
 80073c8:	4629      	mov	r1, r5
 80073ca:	4638      	mov	r0, r7
 80073cc:	47c0      	blx	r8
 80073ce:	4306      	orrs	r6, r0
 80073d0:	3568      	adds	r5, #104	@ 0x68
 80073d2:	e7e9      	b.n	80073a8 <_fwalk_sglue+0x10>

080073d4 <iprintf>:
 80073d4:	b40f      	push	{r0, r1, r2, r3}
 80073d6:	b507      	push	{r0, r1, r2, lr}
 80073d8:	4906      	ldr	r1, [pc, #24]	@ (80073f4 <iprintf+0x20>)
 80073da:	ab04      	add	r3, sp, #16
 80073dc:	6808      	ldr	r0, [r1, #0]
 80073de:	f853 2b04 	ldr.w	r2, [r3], #4
 80073e2:	6881      	ldr	r1, [r0, #8]
 80073e4:	9301      	str	r3, [sp, #4]
 80073e6:	f000 fa3d 	bl	8007864 <_vfiprintf_r>
 80073ea:	b003      	add	sp, #12
 80073ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80073f0:	b004      	add	sp, #16
 80073f2:	4770      	bx	lr
 80073f4:	20000038 	.word	0x20000038

080073f8 <_puts_r>:
 80073f8:	6a03      	ldr	r3, [r0, #32]
 80073fa:	b570      	push	{r4, r5, r6, lr}
 80073fc:	6884      	ldr	r4, [r0, #8]
 80073fe:	4605      	mov	r5, r0
 8007400:	460e      	mov	r6, r1
 8007402:	b90b      	cbnz	r3, 8007408 <_puts_r+0x10>
 8007404:	f7ff ffb0 	bl	8007368 <__sinit>
 8007408:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800740a:	07db      	lsls	r3, r3, #31
 800740c:	d405      	bmi.n	800741a <_puts_r+0x22>
 800740e:	89a3      	ldrh	r3, [r4, #12]
 8007410:	0598      	lsls	r0, r3, #22
 8007412:	d402      	bmi.n	800741a <_puts_r+0x22>
 8007414:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007416:	f000 f9ae 	bl	8007776 <__retarget_lock_acquire_recursive>
 800741a:	89a3      	ldrh	r3, [r4, #12]
 800741c:	0719      	lsls	r1, r3, #28
 800741e:	d502      	bpl.n	8007426 <_puts_r+0x2e>
 8007420:	6923      	ldr	r3, [r4, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d135      	bne.n	8007492 <_puts_r+0x9a>
 8007426:	4621      	mov	r1, r4
 8007428:	4628      	mov	r0, r5
 800742a:	f000 f8c5 	bl	80075b8 <__swsetup_r>
 800742e:	b380      	cbz	r0, 8007492 <_puts_r+0x9a>
 8007430:	f04f 35ff 	mov.w	r5, #4294967295
 8007434:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007436:	07da      	lsls	r2, r3, #31
 8007438:	d405      	bmi.n	8007446 <_puts_r+0x4e>
 800743a:	89a3      	ldrh	r3, [r4, #12]
 800743c:	059b      	lsls	r3, r3, #22
 800743e:	d402      	bmi.n	8007446 <_puts_r+0x4e>
 8007440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007442:	f000 f999 	bl	8007778 <__retarget_lock_release_recursive>
 8007446:	4628      	mov	r0, r5
 8007448:	bd70      	pop	{r4, r5, r6, pc}
 800744a:	2b00      	cmp	r3, #0
 800744c:	da04      	bge.n	8007458 <_puts_r+0x60>
 800744e:	69a2      	ldr	r2, [r4, #24]
 8007450:	429a      	cmp	r2, r3
 8007452:	dc17      	bgt.n	8007484 <_puts_r+0x8c>
 8007454:	290a      	cmp	r1, #10
 8007456:	d015      	beq.n	8007484 <_puts_r+0x8c>
 8007458:	6823      	ldr	r3, [r4, #0]
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	6022      	str	r2, [r4, #0]
 800745e:	7019      	strb	r1, [r3, #0]
 8007460:	68a3      	ldr	r3, [r4, #8]
 8007462:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007466:	3b01      	subs	r3, #1
 8007468:	60a3      	str	r3, [r4, #8]
 800746a:	2900      	cmp	r1, #0
 800746c:	d1ed      	bne.n	800744a <_puts_r+0x52>
 800746e:	2b00      	cmp	r3, #0
 8007470:	da11      	bge.n	8007496 <_puts_r+0x9e>
 8007472:	4622      	mov	r2, r4
 8007474:	210a      	movs	r1, #10
 8007476:	4628      	mov	r0, r5
 8007478:	f000 f85f 	bl	800753a <__swbuf_r>
 800747c:	3001      	adds	r0, #1
 800747e:	d0d7      	beq.n	8007430 <_puts_r+0x38>
 8007480:	250a      	movs	r5, #10
 8007482:	e7d7      	b.n	8007434 <_puts_r+0x3c>
 8007484:	4622      	mov	r2, r4
 8007486:	4628      	mov	r0, r5
 8007488:	f000 f857 	bl	800753a <__swbuf_r>
 800748c:	3001      	adds	r0, #1
 800748e:	d1e7      	bne.n	8007460 <_puts_r+0x68>
 8007490:	e7ce      	b.n	8007430 <_puts_r+0x38>
 8007492:	3e01      	subs	r6, #1
 8007494:	e7e4      	b.n	8007460 <_puts_r+0x68>
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	1c5a      	adds	r2, r3, #1
 800749a:	6022      	str	r2, [r4, #0]
 800749c:	220a      	movs	r2, #10
 800749e:	701a      	strb	r2, [r3, #0]
 80074a0:	e7ee      	b.n	8007480 <_puts_r+0x88>
	...

080074a4 <puts>:
 80074a4:	4b02      	ldr	r3, [pc, #8]	@ (80074b0 <puts+0xc>)
 80074a6:	4601      	mov	r1, r0
 80074a8:	6818      	ldr	r0, [r3, #0]
 80074aa:	f7ff bfa5 	b.w	80073f8 <_puts_r>
 80074ae:	bf00      	nop
 80074b0:	20000038 	.word	0x20000038

080074b4 <__sread>:
 80074b4:	b510      	push	{r4, lr}
 80074b6:	460c      	mov	r4, r1
 80074b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074bc:	f000 f8fc 	bl	80076b8 <_read_r>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	bfab      	itete	ge
 80074c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80074c6:	89a3      	ldrhlt	r3, [r4, #12]
 80074c8:	181b      	addge	r3, r3, r0
 80074ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80074ce:	bfac      	ite	ge
 80074d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80074d2:	81a3      	strhlt	r3, [r4, #12]
 80074d4:	bd10      	pop	{r4, pc}

080074d6 <__swrite>:
 80074d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074da:	461f      	mov	r7, r3
 80074dc:	898b      	ldrh	r3, [r1, #12]
 80074de:	05db      	lsls	r3, r3, #23
 80074e0:	4605      	mov	r5, r0
 80074e2:	460c      	mov	r4, r1
 80074e4:	4616      	mov	r6, r2
 80074e6:	d505      	bpl.n	80074f4 <__swrite+0x1e>
 80074e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074ec:	2302      	movs	r3, #2
 80074ee:	2200      	movs	r2, #0
 80074f0:	f000 f8d0 	bl	8007694 <_lseek_r>
 80074f4:	89a3      	ldrh	r3, [r4, #12]
 80074f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80074fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80074fe:	81a3      	strh	r3, [r4, #12]
 8007500:	4632      	mov	r2, r6
 8007502:	463b      	mov	r3, r7
 8007504:	4628      	mov	r0, r5
 8007506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800750a:	f000 b8f7 	b.w	80076fc <_write_r>

0800750e <__sseek>:
 800750e:	b510      	push	{r4, lr}
 8007510:	460c      	mov	r4, r1
 8007512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007516:	f000 f8bd 	bl	8007694 <_lseek_r>
 800751a:	1c43      	adds	r3, r0, #1
 800751c:	89a3      	ldrh	r3, [r4, #12]
 800751e:	bf15      	itete	ne
 8007520:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007522:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007526:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800752a:	81a3      	strheq	r3, [r4, #12]
 800752c:	bf18      	it	ne
 800752e:	81a3      	strhne	r3, [r4, #12]
 8007530:	bd10      	pop	{r4, pc}

08007532 <__sclose>:
 8007532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007536:	f000 b89d 	b.w	8007674 <_close_r>

0800753a <__swbuf_r>:
 800753a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753c:	460e      	mov	r6, r1
 800753e:	4614      	mov	r4, r2
 8007540:	4605      	mov	r5, r0
 8007542:	b118      	cbz	r0, 800754c <__swbuf_r+0x12>
 8007544:	6a03      	ldr	r3, [r0, #32]
 8007546:	b90b      	cbnz	r3, 800754c <__swbuf_r+0x12>
 8007548:	f7ff ff0e 	bl	8007368 <__sinit>
 800754c:	69a3      	ldr	r3, [r4, #24]
 800754e:	60a3      	str	r3, [r4, #8]
 8007550:	89a3      	ldrh	r3, [r4, #12]
 8007552:	071a      	lsls	r2, r3, #28
 8007554:	d501      	bpl.n	800755a <__swbuf_r+0x20>
 8007556:	6923      	ldr	r3, [r4, #16]
 8007558:	b943      	cbnz	r3, 800756c <__swbuf_r+0x32>
 800755a:	4621      	mov	r1, r4
 800755c:	4628      	mov	r0, r5
 800755e:	f000 f82b 	bl	80075b8 <__swsetup_r>
 8007562:	b118      	cbz	r0, 800756c <__swbuf_r+0x32>
 8007564:	f04f 37ff 	mov.w	r7, #4294967295
 8007568:	4638      	mov	r0, r7
 800756a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800756c:	6823      	ldr	r3, [r4, #0]
 800756e:	6922      	ldr	r2, [r4, #16]
 8007570:	1a98      	subs	r0, r3, r2
 8007572:	6963      	ldr	r3, [r4, #20]
 8007574:	b2f6      	uxtb	r6, r6
 8007576:	4283      	cmp	r3, r0
 8007578:	4637      	mov	r7, r6
 800757a:	dc05      	bgt.n	8007588 <__swbuf_r+0x4e>
 800757c:	4621      	mov	r1, r4
 800757e:	4628      	mov	r0, r5
 8007580:	f000 fc98 	bl	8007eb4 <_fflush_r>
 8007584:	2800      	cmp	r0, #0
 8007586:	d1ed      	bne.n	8007564 <__swbuf_r+0x2a>
 8007588:	68a3      	ldr	r3, [r4, #8]
 800758a:	3b01      	subs	r3, #1
 800758c:	60a3      	str	r3, [r4, #8]
 800758e:	6823      	ldr	r3, [r4, #0]
 8007590:	1c5a      	adds	r2, r3, #1
 8007592:	6022      	str	r2, [r4, #0]
 8007594:	701e      	strb	r6, [r3, #0]
 8007596:	6962      	ldr	r2, [r4, #20]
 8007598:	1c43      	adds	r3, r0, #1
 800759a:	429a      	cmp	r2, r3
 800759c:	d004      	beq.n	80075a8 <__swbuf_r+0x6e>
 800759e:	89a3      	ldrh	r3, [r4, #12]
 80075a0:	07db      	lsls	r3, r3, #31
 80075a2:	d5e1      	bpl.n	8007568 <__swbuf_r+0x2e>
 80075a4:	2e0a      	cmp	r6, #10
 80075a6:	d1df      	bne.n	8007568 <__swbuf_r+0x2e>
 80075a8:	4621      	mov	r1, r4
 80075aa:	4628      	mov	r0, r5
 80075ac:	f000 fc82 	bl	8007eb4 <_fflush_r>
 80075b0:	2800      	cmp	r0, #0
 80075b2:	d0d9      	beq.n	8007568 <__swbuf_r+0x2e>
 80075b4:	e7d6      	b.n	8007564 <__swbuf_r+0x2a>
	...

080075b8 <__swsetup_r>:
 80075b8:	b538      	push	{r3, r4, r5, lr}
 80075ba:	4b29      	ldr	r3, [pc, #164]	@ (8007660 <__swsetup_r+0xa8>)
 80075bc:	4605      	mov	r5, r0
 80075be:	6818      	ldr	r0, [r3, #0]
 80075c0:	460c      	mov	r4, r1
 80075c2:	b118      	cbz	r0, 80075cc <__swsetup_r+0x14>
 80075c4:	6a03      	ldr	r3, [r0, #32]
 80075c6:	b90b      	cbnz	r3, 80075cc <__swsetup_r+0x14>
 80075c8:	f7ff fece 	bl	8007368 <__sinit>
 80075cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075d0:	0719      	lsls	r1, r3, #28
 80075d2:	d422      	bmi.n	800761a <__swsetup_r+0x62>
 80075d4:	06da      	lsls	r2, r3, #27
 80075d6:	d407      	bmi.n	80075e8 <__swsetup_r+0x30>
 80075d8:	2209      	movs	r2, #9
 80075da:	602a      	str	r2, [r5, #0]
 80075dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075e0:	81a3      	strh	r3, [r4, #12]
 80075e2:	f04f 30ff 	mov.w	r0, #4294967295
 80075e6:	e033      	b.n	8007650 <__swsetup_r+0x98>
 80075e8:	0758      	lsls	r0, r3, #29
 80075ea:	d512      	bpl.n	8007612 <__swsetup_r+0x5a>
 80075ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075ee:	b141      	cbz	r1, 8007602 <__swsetup_r+0x4a>
 80075f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075f4:	4299      	cmp	r1, r3
 80075f6:	d002      	beq.n	80075fe <__swsetup_r+0x46>
 80075f8:	4628      	mov	r0, r5
 80075fa:	f000 f8bf 	bl	800777c <_free_r>
 80075fe:	2300      	movs	r3, #0
 8007600:	6363      	str	r3, [r4, #52]	@ 0x34
 8007602:	89a3      	ldrh	r3, [r4, #12]
 8007604:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007608:	81a3      	strh	r3, [r4, #12]
 800760a:	2300      	movs	r3, #0
 800760c:	6063      	str	r3, [r4, #4]
 800760e:	6923      	ldr	r3, [r4, #16]
 8007610:	6023      	str	r3, [r4, #0]
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	f043 0308 	orr.w	r3, r3, #8
 8007618:	81a3      	strh	r3, [r4, #12]
 800761a:	6923      	ldr	r3, [r4, #16]
 800761c:	b94b      	cbnz	r3, 8007632 <__swsetup_r+0x7a>
 800761e:	89a3      	ldrh	r3, [r4, #12]
 8007620:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007624:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007628:	d003      	beq.n	8007632 <__swsetup_r+0x7a>
 800762a:	4621      	mov	r1, r4
 800762c:	4628      	mov	r0, r5
 800762e:	f000 fc8f 	bl	8007f50 <__smakebuf_r>
 8007632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007636:	f013 0201 	ands.w	r2, r3, #1
 800763a:	d00a      	beq.n	8007652 <__swsetup_r+0x9a>
 800763c:	2200      	movs	r2, #0
 800763e:	60a2      	str	r2, [r4, #8]
 8007640:	6962      	ldr	r2, [r4, #20]
 8007642:	4252      	negs	r2, r2
 8007644:	61a2      	str	r2, [r4, #24]
 8007646:	6922      	ldr	r2, [r4, #16]
 8007648:	b942      	cbnz	r2, 800765c <__swsetup_r+0xa4>
 800764a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800764e:	d1c5      	bne.n	80075dc <__swsetup_r+0x24>
 8007650:	bd38      	pop	{r3, r4, r5, pc}
 8007652:	0799      	lsls	r1, r3, #30
 8007654:	bf58      	it	pl
 8007656:	6962      	ldrpl	r2, [r4, #20]
 8007658:	60a2      	str	r2, [r4, #8]
 800765a:	e7f4      	b.n	8007646 <__swsetup_r+0x8e>
 800765c:	2000      	movs	r0, #0
 800765e:	e7f7      	b.n	8007650 <__swsetup_r+0x98>
 8007660:	20000038 	.word	0x20000038

08007664 <memset>:
 8007664:	4402      	add	r2, r0
 8007666:	4603      	mov	r3, r0
 8007668:	4293      	cmp	r3, r2
 800766a:	d100      	bne.n	800766e <memset+0xa>
 800766c:	4770      	bx	lr
 800766e:	f803 1b01 	strb.w	r1, [r3], #1
 8007672:	e7f9      	b.n	8007668 <memset+0x4>

08007674 <_close_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	4d06      	ldr	r5, [pc, #24]	@ (8007690 <_close_r+0x1c>)
 8007678:	2300      	movs	r3, #0
 800767a:	4604      	mov	r4, r0
 800767c:	4608      	mov	r0, r1
 800767e:	602b      	str	r3, [r5, #0]
 8007680:	f7f9 f819 	bl	80006b6 <_close>
 8007684:	1c43      	adds	r3, r0, #1
 8007686:	d102      	bne.n	800768e <_close_r+0x1a>
 8007688:	682b      	ldr	r3, [r5, #0]
 800768a:	b103      	cbz	r3, 800768e <_close_r+0x1a>
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	bd38      	pop	{r3, r4, r5, pc}
 8007690:	20000934 	.word	0x20000934

08007694 <_lseek_r>:
 8007694:	b538      	push	{r3, r4, r5, lr}
 8007696:	4d07      	ldr	r5, [pc, #28]	@ (80076b4 <_lseek_r+0x20>)
 8007698:	4604      	mov	r4, r0
 800769a:	4608      	mov	r0, r1
 800769c:	4611      	mov	r1, r2
 800769e:	2200      	movs	r2, #0
 80076a0:	602a      	str	r2, [r5, #0]
 80076a2:	461a      	mov	r2, r3
 80076a4:	f7f9 f82e 	bl	8000704 <_lseek>
 80076a8:	1c43      	adds	r3, r0, #1
 80076aa:	d102      	bne.n	80076b2 <_lseek_r+0x1e>
 80076ac:	682b      	ldr	r3, [r5, #0]
 80076ae:	b103      	cbz	r3, 80076b2 <_lseek_r+0x1e>
 80076b0:	6023      	str	r3, [r4, #0]
 80076b2:	bd38      	pop	{r3, r4, r5, pc}
 80076b4:	20000934 	.word	0x20000934

080076b8 <_read_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	4d07      	ldr	r5, [pc, #28]	@ (80076d8 <_read_r+0x20>)
 80076bc:	4604      	mov	r4, r0
 80076be:	4608      	mov	r0, r1
 80076c0:	4611      	mov	r1, r2
 80076c2:	2200      	movs	r2, #0
 80076c4:	602a      	str	r2, [r5, #0]
 80076c6:	461a      	mov	r2, r3
 80076c8:	f7f8 ffbc 	bl	8000644 <_read>
 80076cc:	1c43      	adds	r3, r0, #1
 80076ce:	d102      	bne.n	80076d6 <_read_r+0x1e>
 80076d0:	682b      	ldr	r3, [r5, #0]
 80076d2:	b103      	cbz	r3, 80076d6 <_read_r+0x1e>
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	bd38      	pop	{r3, r4, r5, pc}
 80076d8:	20000934 	.word	0x20000934

080076dc <_sbrk_r>:
 80076dc:	b538      	push	{r3, r4, r5, lr}
 80076de:	4d06      	ldr	r5, [pc, #24]	@ (80076f8 <_sbrk_r+0x1c>)
 80076e0:	2300      	movs	r3, #0
 80076e2:	4604      	mov	r4, r0
 80076e4:	4608      	mov	r0, r1
 80076e6:	602b      	str	r3, [r5, #0]
 80076e8:	f7f9 f81a 	bl	8000720 <_sbrk>
 80076ec:	1c43      	adds	r3, r0, #1
 80076ee:	d102      	bne.n	80076f6 <_sbrk_r+0x1a>
 80076f0:	682b      	ldr	r3, [r5, #0]
 80076f2:	b103      	cbz	r3, 80076f6 <_sbrk_r+0x1a>
 80076f4:	6023      	str	r3, [r4, #0]
 80076f6:	bd38      	pop	{r3, r4, r5, pc}
 80076f8:	20000934 	.word	0x20000934

080076fc <_write_r>:
 80076fc:	b538      	push	{r3, r4, r5, lr}
 80076fe:	4d07      	ldr	r5, [pc, #28]	@ (800771c <_write_r+0x20>)
 8007700:	4604      	mov	r4, r0
 8007702:	4608      	mov	r0, r1
 8007704:	4611      	mov	r1, r2
 8007706:	2200      	movs	r2, #0
 8007708:	602a      	str	r2, [r5, #0]
 800770a:	461a      	mov	r2, r3
 800770c:	f7f8 ffb7 	bl	800067e <_write>
 8007710:	1c43      	adds	r3, r0, #1
 8007712:	d102      	bne.n	800771a <_write_r+0x1e>
 8007714:	682b      	ldr	r3, [r5, #0]
 8007716:	b103      	cbz	r3, 800771a <_write_r+0x1e>
 8007718:	6023      	str	r3, [r4, #0]
 800771a:	bd38      	pop	{r3, r4, r5, pc}
 800771c:	20000934 	.word	0x20000934

08007720 <__errno>:
 8007720:	4b01      	ldr	r3, [pc, #4]	@ (8007728 <__errno+0x8>)
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	4770      	bx	lr
 8007726:	bf00      	nop
 8007728:	20000038 	.word	0x20000038

0800772c <__libc_init_array>:
 800772c:	b570      	push	{r4, r5, r6, lr}
 800772e:	4d0d      	ldr	r5, [pc, #52]	@ (8007764 <__libc_init_array+0x38>)
 8007730:	4c0d      	ldr	r4, [pc, #52]	@ (8007768 <__libc_init_array+0x3c>)
 8007732:	1b64      	subs	r4, r4, r5
 8007734:	10a4      	asrs	r4, r4, #2
 8007736:	2600      	movs	r6, #0
 8007738:	42a6      	cmp	r6, r4
 800773a:	d109      	bne.n	8007750 <__libc_init_array+0x24>
 800773c:	4d0b      	ldr	r5, [pc, #44]	@ (800776c <__libc_init_array+0x40>)
 800773e:	4c0c      	ldr	r4, [pc, #48]	@ (8007770 <__libc_init_array+0x44>)
 8007740:	f000 fc64 	bl	800800c <_init>
 8007744:	1b64      	subs	r4, r4, r5
 8007746:	10a4      	asrs	r4, r4, #2
 8007748:	2600      	movs	r6, #0
 800774a:	42a6      	cmp	r6, r4
 800774c:	d105      	bne.n	800775a <__libc_init_array+0x2e>
 800774e:	bd70      	pop	{r4, r5, r6, pc}
 8007750:	f855 3b04 	ldr.w	r3, [r5], #4
 8007754:	4798      	blx	r3
 8007756:	3601      	adds	r6, #1
 8007758:	e7ee      	b.n	8007738 <__libc_init_array+0xc>
 800775a:	f855 3b04 	ldr.w	r3, [r5], #4
 800775e:	4798      	blx	r3
 8007760:	3601      	adds	r6, #1
 8007762:	e7f2      	b.n	800774a <__libc_init_array+0x1e>
 8007764:	080088a4 	.word	0x080088a4
 8007768:	080088a4 	.word	0x080088a4
 800776c:	080088a4 	.word	0x080088a4
 8007770:	080088a8 	.word	0x080088a8

08007774 <__retarget_lock_init_recursive>:
 8007774:	4770      	bx	lr

08007776 <__retarget_lock_acquire_recursive>:
 8007776:	4770      	bx	lr

08007778 <__retarget_lock_release_recursive>:
 8007778:	4770      	bx	lr
	...

0800777c <_free_r>:
 800777c:	b538      	push	{r3, r4, r5, lr}
 800777e:	4605      	mov	r5, r0
 8007780:	2900      	cmp	r1, #0
 8007782:	d041      	beq.n	8007808 <_free_r+0x8c>
 8007784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007788:	1f0c      	subs	r4, r1, #4
 800778a:	2b00      	cmp	r3, #0
 800778c:	bfb8      	it	lt
 800778e:	18e4      	addlt	r4, r4, r3
 8007790:	f7ff fd52 	bl	8007238 <__malloc_lock>
 8007794:	4a1d      	ldr	r2, [pc, #116]	@ (800780c <_free_r+0x90>)
 8007796:	6813      	ldr	r3, [r2, #0]
 8007798:	b933      	cbnz	r3, 80077a8 <_free_r+0x2c>
 800779a:	6063      	str	r3, [r4, #4]
 800779c:	6014      	str	r4, [r2, #0]
 800779e:	4628      	mov	r0, r5
 80077a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077a4:	f7ff bd4e 	b.w	8007244 <__malloc_unlock>
 80077a8:	42a3      	cmp	r3, r4
 80077aa:	d908      	bls.n	80077be <_free_r+0x42>
 80077ac:	6820      	ldr	r0, [r4, #0]
 80077ae:	1821      	adds	r1, r4, r0
 80077b0:	428b      	cmp	r3, r1
 80077b2:	bf01      	itttt	eq
 80077b4:	6819      	ldreq	r1, [r3, #0]
 80077b6:	685b      	ldreq	r3, [r3, #4]
 80077b8:	1809      	addeq	r1, r1, r0
 80077ba:	6021      	streq	r1, [r4, #0]
 80077bc:	e7ed      	b.n	800779a <_free_r+0x1e>
 80077be:	461a      	mov	r2, r3
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	b10b      	cbz	r3, 80077c8 <_free_r+0x4c>
 80077c4:	42a3      	cmp	r3, r4
 80077c6:	d9fa      	bls.n	80077be <_free_r+0x42>
 80077c8:	6811      	ldr	r1, [r2, #0]
 80077ca:	1850      	adds	r0, r2, r1
 80077cc:	42a0      	cmp	r0, r4
 80077ce:	d10b      	bne.n	80077e8 <_free_r+0x6c>
 80077d0:	6820      	ldr	r0, [r4, #0]
 80077d2:	4401      	add	r1, r0
 80077d4:	1850      	adds	r0, r2, r1
 80077d6:	4283      	cmp	r3, r0
 80077d8:	6011      	str	r1, [r2, #0]
 80077da:	d1e0      	bne.n	800779e <_free_r+0x22>
 80077dc:	6818      	ldr	r0, [r3, #0]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	6053      	str	r3, [r2, #4]
 80077e2:	4408      	add	r0, r1
 80077e4:	6010      	str	r0, [r2, #0]
 80077e6:	e7da      	b.n	800779e <_free_r+0x22>
 80077e8:	d902      	bls.n	80077f0 <_free_r+0x74>
 80077ea:	230c      	movs	r3, #12
 80077ec:	602b      	str	r3, [r5, #0]
 80077ee:	e7d6      	b.n	800779e <_free_r+0x22>
 80077f0:	6820      	ldr	r0, [r4, #0]
 80077f2:	1821      	adds	r1, r4, r0
 80077f4:	428b      	cmp	r3, r1
 80077f6:	bf04      	itt	eq
 80077f8:	6819      	ldreq	r1, [r3, #0]
 80077fa:	685b      	ldreq	r3, [r3, #4]
 80077fc:	6063      	str	r3, [r4, #4]
 80077fe:	bf04      	itt	eq
 8007800:	1809      	addeq	r1, r1, r0
 8007802:	6021      	streq	r1, [r4, #0]
 8007804:	6054      	str	r4, [r2, #4]
 8007806:	e7ca      	b.n	800779e <_free_r+0x22>
 8007808:	bd38      	pop	{r3, r4, r5, pc}
 800780a:	bf00      	nop
 800780c:	200007f4 	.word	0x200007f4

08007810 <__sfputc_r>:
 8007810:	6893      	ldr	r3, [r2, #8]
 8007812:	3b01      	subs	r3, #1
 8007814:	2b00      	cmp	r3, #0
 8007816:	b410      	push	{r4}
 8007818:	6093      	str	r3, [r2, #8]
 800781a:	da08      	bge.n	800782e <__sfputc_r+0x1e>
 800781c:	6994      	ldr	r4, [r2, #24]
 800781e:	42a3      	cmp	r3, r4
 8007820:	db01      	blt.n	8007826 <__sfputc_r+0x16>
 8007822:	290a      	cmp	r1, #10
 8007824:	d103      	bne.n	800782e <__sfputc_r+0x1e>
 8007826:	f85d 4b04 	ldr.w	r4, [sp], #4
 800782a:	f7ff be86 	b.w	800753a <__swbuf_r>
 800782e:	6813      	ldr	r3, [r2, #0]
 8007830:	1c58      	adds	r0, r3, #1
 8007832:	6010      	str	r0, [r2, #0]
 8007834:	7019      	strb	r1, [r3, #0]
 8007836:	4608      	mov	r0, r1
 8007838:	f85d 4b04 	ldr.w	r4, [sp], #4
 800783c:	4770      	bx	lr

0800783e <__sfputs_r>:
 800783e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007840:	4606      	mov	r6, r0
 8007842:	460f      	mov	r7, r1
 8007844:	4614      	mov	r4, r2
 8007846:	18d5      	adds	r5, r2, r3
 8007848:	42ac      	cmp	r4, r5
 800784a:	d101      	bne.n	8007850 <__sfputs_r+0x12>
 800784c:	2000      	movs	r0, #0
 800784e:	e007      	b.n	8007860 <__sfputs_r+0x22>
 8007850:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007854:	463a      	mov	r2, r7
 8007856:	4630      	mov	r0, r6
 8007858:	f7ff ffda 	bl	8007810 <__sfputc_r>
 800785c:	1c43      	adds	r3, r0, #1
 800785e:	d1f3      	bne.n	8007848 <__sfputs_r+0xa>
 8007860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007864 <_vfiprintf_r>:
 8007864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007868:	460d      	mov	r5, r1
 800786a:	b09d      	sub	sp, #116	@ 0x74
 800786c:	4614      	mov	r4, r2
 800786e:	4698      	mov	r8, r3
 8007870:	4606      	mov	r6, r0
 8007872:	b118      	cbz	r0, 800787c <_vfiprintf_r+0x18>
 8007874:	6a03      	ldr	r3, [r0, #32]
 8007876:	b90b      	cbnz	r3, 800787c <_vfiprintf_r+0x18>
 8007878:	f7ff fd76 	bl	8007368 <__sinit>
 800787c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800787e:	07d9      	lsls	r1, r3, #31
 8007880:	d405      	bmi.n	800788e <_vfiprintf_r+0x2a>
 8007882:	89ab      	ldrh	r3, [r5, #12]
 8007884:	059a      	lsls	r2, r3, #22
 8007886:	d402      	bmi.n	800788e <_vfiprintf_r+0x2a>
 8007888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800788a:	f7ff ff74 	bl	8007776 <__retarget_lock_acquire_recursive>
 800788e:	89ab      	ldrh	r3, [r5, #12]
 8007890:	071b      	lsls	r3, r3, #28
 8007892:	d501      	bpl.n	8007898 <_vfiprintf_r+0x34>
 8007894:	692b      	ldr	r3, [r5, #16]
 8007896:	b99b      	cbnz	r3, 80078c0 <_vfiprintf_r+0x5c>
 8007898:	4629      	mov	r1, r5
 800789a:	4630      	mov	r0, r6
 800789c:	f7ff fe8c 	bl	80075b8 <__swsetup_r>
 80078a0:	b170      	cbz	r0, 80078c0 <_vfiprintf_r+0x5c>
 80078a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078a4:	07dc      	lsls	r4, r3, #31
 80078a6:	d504      	bpl.n	80078b2 <_vfiprintf_r+0x4e>
 80078a8:	f04f 30ff 	mov.w	r0, #4294967295
 80078ac:	b01d      	add	sp, #116	@ 0x74
 80078ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b2:	89ab      	ldrh	r3, [r5, #12]
 80078b4:	0598      	lsls	r0, r3, #22
 80078b6:	d4f7      	bmi.n	80078a8 <_vfiprintf_r+0x44>
 80078b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078ba:	f7ff ff5d 	bl	8007778 <__retarget_lock_release_recursive>
 80078be:	e7f3      	b.n	80078a8 <_vfiprintf_r+0x44>
 80078c0:	2300      	movs	r3, #0
 80078c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80078c4:	2320      	movs	r3, #32
 80078c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80078ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80078ce:	2330      	movs	r3, #48	@ 0x30
 80078d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a80 <_vfiprintf_r+0x21c>
 80078d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80078d8:	f04f 0901 	mov.w	r9, #1
 80078dc:	4623      	mov	r3, r4
 80078de:	469a      	mov	sl, r3
 80078e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078e4:	b10a      	cbz	r2, 80078ea <_vfiprintf_r+0x86>
 80078e6:	2a25      	cmp	r2, #37	@ 0x25
 80078e8:	d1f9      	bne.n	80078de <_vfiprintf_r+0x7a>
 80078ea:	ebba 0b04 	subs.w	fp, sl, r4
 80078ee:	d00b      	beq.n	8007908 <_vfiprintf_r+0xa4>
 80078f0:	465b      	mov	r3, fp
 80078f2:	4622      	mov	r2, r4
 80078f4:	4629      	mov	r1, r5
 80078f6:	4630      	mov	r0, r6
 80078f8:	f7ff ffa1 	bl	800783e <__sfputs_r>
 80078fc:	3001      	adds	r0, #1
 80078fe:	f000 80a7 	beq.w	8007a50 <_vfiprintf_r+0x1ec>
 8007902:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007904:	445a      	add	r2, fp
 8007906:	9209      	str	r2, [sp, #36]	@ 0x24
 8007908:	f89a 3000 	ldrb.w	r3, [sl]
 800790c:	2b00      	cmp	r3, #0
 800790e:	f000 809f 	beq.w	8007a50 <_vfiprintf_r+0x1ec>
 8007912:	2300      	movs	r3, #0
 8007914:	f04f 32ff 	mov.w	r2, #4294967295
 8007918:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800791c:	f10a 0a01 	add.w	sl, sl, #1
 8007920:	9304      	str	r3, [sp, #16]
 8007922:	9307      	str	r3, [sp, #28]
 8007924:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007928:	931a      	str	r3, [sp, #104]	@ 0x68
 800792a:	4654      	mov	r4, sl
 800792c:	2205      	movs	r2, #5
 800792e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007932:	4853      	ldr	r0, [pc, #332]	@ (8007a80 <_vfiprintf_r+0x21c>)
 8007934:	f7f8 fc4c 	bl	80001d0 <memchr>
 8007938:	9a04      	ldr	r2, [sp, #16]
 800793a:	b9d8      	cbnz	r0, 8007974 <_vfiprintf_r+0x110>
 800793c:	06d1      	lsls	r1, r2, #27
 800793e:	bf44      	itt	mi
 8007940:	2320      	movmi	r3, #32
 8007942:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007946:	0713      	lsls	r3, r2, #28
 8007948:	bf44      	itt	mi
 800794a:	232b      	movmi	r3, #43	@ 0x2b
 800794c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007950:	f89a 3000 	ldrb.w	r3, [sl]
 8007954:	2b2a      	cmp	r3, #42	@ 0x2a
 8007956:	d015      	beq.n	8007984 <_vfiprintf_r+0x120>
 8007958:	9a07      	ldr	r2, [sp, #28]
 800795a:	4654      	mov	r4, sl
 800795c:	2000      	movs	r0, #0
 800795e:	f04f 0c0a 	mov.w	ip, #10
 8007962:	4621      	mov	r1, r4
 8007964:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007968:	3b30      	subs	r3, #48	@ 0x30
 800796a:	2b09      	cmp	r3, #9
 800796c:	d94b      	bls.n	8007a06 <_vfiprintf_r+0x1a2>
 800796e:	b1b0      	cbz	r0, 800799e <_vfiprintf_r+0x13a>
 8007970:	9207      	str	r2, [sp, #28]
 8007972:	e014      	b.n	800799e <_vfiprintf_r+0x13a>
 8007974:	eba0 0308 	sub.w	r3, r0, r8
 8007978:	fa09 f303 	lsl.w	r3, r9, r3
 800797c:	4313      	orrs	r3, r2
 800797e:	9304      	str	r3, [sp, #16]
 8007980:	46a2      	mov	sl, r4
 8007982:	e7d2      	b.n	800792a <_vfiprintf_r+0xc6>
 8007984:	9b03      	ldr	r3, [sp, #12]
 8007986:	1d19      	adds	r1, r3, #4
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	9103      	str	r1, [sp, #12]
 800798c:	2b00      	cmp	r3, #0
 800798e:	bfbb      	ittet	lt
 8007990:	425b      	neglt	r3, r3
 8007992:	f042 0202 	orrlt.w	r2, r2, #2
 8007996:	9307      	strge	r3, [sp, #28]
 8007998:	9307      	strlt	r3, [sp, #28]
 800799a:	bfb8      	it	lt
 800799c:	9204      	strlt	r2, [sp, #16]
 800799e:	7823      	ldrb	r3, [r4, #0]
 80079a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80079a2:	d10a      	bne.n	80079ba <_vfiprintf_r+0x156>
 80079a4:	7863      	ldrb	r3, [r4, #1]
 80079a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80079a8:	d132      	bne.n	8007a10 <_vfiprintf_r+0x1ac>
 80079aa:	9b03      	ldr	r3, [sp, #12]
 80079ac:	1d1a      	adds	r2, r3, #4
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	9203      	str	r2, [sp, #12]
 80079b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80079b6:	3402      	adds	r4, #2
 80079b8:	9305      	str	r3, [sp, #20]
 80079ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007a90 <_vfiprintf_r+0x22c>
 80079be:	7821      	ldrb	r1, [r4, #0]
 80079c0:	2203      	movs	r2, #3
 80079c2:	4650      	mov	r0, sl
 80079c4:	f7f8 fc04 	bl	80001d0 <memchr>
 80079c8:	b138      	cbz	r0, 80079da <_vfiprintf_r+0x176>
 80079ca:	9b04      	ldr	r3, [sp, #16]
 80079cc:	eba0 000a 	sub.w	r0, r0, sl
 80079d0:	2240      	movs	r2, #64	@ 0x40
 80079d2:	4082      	lsls	r2, r0
 80079d4:	4313      	orrs	r3, r2
 80079d6:	3401      	adds	r4, #1
 80079d8:	9304      	str	r3, [sp, #16]
 80079da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079de:	4829      	ldr	r0, [pc, #164]	@ (8007a84 <_vfiprintf_r+0x220>)
 80079e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80079e4:	2206      	movs	r2, #6
 80079e6:	f7f8 fbf3 	bl	80001d0 <memchr>
 80079ea:	2800      	cmp	r0, #0
 80079ec:	d03f      	beq.n	8007a6e <_vfiprintf_r+0x20a>
 80079ee:	4b26      	ldr	r3, [pc, #152]	@ (8007a88 <_vfiprintf_r+0x224>)
 80079f0:	bb1b      	cbnz	r3, 8007a3a <_vfiprintf_r+0x1d6>
 80079f2:	9b03      	ldr	r3, [sp, #12]
 80079f4:	3307      	adds	r3, #7
 80079f6:	f023 0307 	bic.w	r3, r3, #7
 80079fa:	3308      	adds	r3, #8
 80079fc:	9303      	str	r3, [sp, #12]
 80079fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a00:	443b      	add	r3, r7
 8007a02:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a04:	e76a      	b.n	80078dc <_vfiprintf_r+0x78>
 8007a06:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a0a:	460c      	mov	r4, r1
 8007a0c:	2001      	movs	r0, #1
 8007a0e:	e7a8      	b.n	8007962 <_vfiprintf_r+0xfe>
 8007a10:	2300      	movs	r3, #0
 8007a12:	3401      	adds	r4, #1
 8007a14:	9305      	str	r3, [sp, #20]
 8007a16:	4619      	mov	r1, r3
 8007a18:	f04f 0c0a 	mov.w	ip, #10
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a22:	3a30      	subs	r2, #48	@ 0x30
 8007a24:	2a09      	cmp	r2, #9
 8007a26:	d903      	bls.n	8007a30 <_vfiprintf_r+0x1cc>
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d0c6      	beq.n	80079ba <_vfiprintf_r+0x156>
 8007a2c:	9105      	str	r1, [sp, #20]
 8007a2e:	e7c4      	b.n	80079ba <_vfiprintf_r+0x156>
 8007a30:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a34:	4604      	mov	r4, r0
 8007a36:	2301      	movs	r3, #1
 8007a38:	e7f0      	b.n	8007a1c <_vfiprintf_r+0x1b8>
 8007a3a:	ab03      	add	r3, sp, #12
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	462a      	mov	r2, r5
 8007a40:	4b12      	ldr	r3, [pc, #72]	@ (8007a8c <_vfiprintf_r+0x228>)
 8007a42:	a904      	add	r1, sp, #16
 8007a44:	4630      	mov	r0, r6
 8007a46:	f3af 8000 	nop.w
 8007a4a:	4607      	mov	r7, r0
 8007a4c:	1c78      	adds	r0, r7, #1
 8007a4e:	d1d6      	bne.n	80079fe <_vfiprintf_r+0x19a>
 8007a50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a52:	07d9      	lsls	r1, r3, #31
 8007a54:	d405      	bmi.n	8007a62 <_vfiprintf_r+0x1fe>
 8007a56:	89ab      	ldrh	r3, [r5, #12]
 8007a58:	059a      	lsls	r2, r3, #22
 8007a5a:	d402      	bmi.n	8007a62 <_vfiprintf_r+0x1fe>
 8007a5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a5e:	f7ff fe8b 	bl	8007778 <__retarget_lock_release_recursive>
 8007a62:	89ab      	ldrh	r3, [r5, #12]
 8007a64:	065b      	lsls	r3, r3, #25
 8007a66:	f53f af1f 	bmi.w	80078a8 <_vfiprintf_r+0x44>
 8007a6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a6c:	e71e      	b.n	80078ac <_vfiprintf_r+0x48>
 8007a6e:	ab03      	add	r3, sp, #12
 8007a70:	9300      	str	r3, [sp, #0]
 8007a72:	462a      	mov	r2, r5
 8007a74:	4b05      	ldr	r3, [pc, #20]	@ (8007a8c <_vfiprintf_r+0x228>)
 8007a76:	a904      	add	r1, sp, #16
 8007a78:	4630      	mov	r0, r6
 8007a7a:	f000 f879 	bl	8007b70 <_printf_i>
 8007a7e:	e7e4      	b.n	8007a4a <_vfiprintf_r+0x1e6>
 8007a80:	08008868 	.word	0x08008868
 8007a84:	08008872 	.word	0x08008872
 8007a88:	00000000 	.word	0x00000000
 8007a8c:	0800783f 	.word	0x0800783f
 8007a90:	0800886e 	.word	0x0800886e

08007a94 <_printf_common>:
 8007a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a98:	4616      	mov	r6, r2
 8007a9a:	4698      	mov	r8, r3
 8007a9c:	688a      	ldr	r2, [r1, #8]
 8007a9e:	690b      	ldr	r3, [r1, #16]
 8007aa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	bfb8      	it	lt
 8007aa8:	4613      	movlt	r3, r2
 8007aaa:	6033      	str	r3, [r6, #0]
 8007aac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ab0:	4607      	mov	r7, r0
 8007ab2:	460c      	mov	r4, r1
 8007ab4:	b10a      	cbz	r2, 8007aba <_printf_common+0x26>
 8007ab6:	3301      	adds	r3, #1
 8007ab8:	6033      	str	r3, [r6, #0]
 8007aba:	6823      	ldr	r3, [r4, #0]
 8007abc:	0699      	lsls	r1, r3, #26
 8007abe:	bf42      	ittt	mi
 8007ac0:	6833      	ldrmi	r3, [r6, #0]
 8007ac2:	3302      	addmi	r3, #2
 8007ac4:	6033      	strmi	r3, [r6, #0]
 8007ac6:	6825      	ldr	r5, [r4, #0]
 8007ac8:	f015 0506 	ands.w	r5, r5, #6
 8007acc:	d106      	bne.n	8007adc <_printf_common+0x48>
 8007ace:	f104 0a19 	add.w	sl, r4, #25
 8007ad2:	68e3      	ldr	r3, [r4, #12]
 8007ad4:	6832      	ldr	r2, [r6, #0]
 8007ad6:	1a9b      	subs	r3, r3, r2
 8007ad8:	42ab      	cmp	r3, r5
 8007ada:	dc26      	bgt.n	8007b2a <_printf_common+0x96>
 8007adc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ae0:	6822      	ldr	r2, [r4, #0]
 8007ae2:	3b00      	subs	r3, #0
 8007ae4:	bf18      	it	ne
 8007ae6:	2301      	movne	r3, #1
 8007ae8:	0692      	lsls	r2, r2, #26
 8007aea:	d42b      	bmi.n	8007b44 <_printf_common+0xb0>
 8007aec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007af0:	4641      	mov	r1, r8
 8007af2:	4638      	mov	r0, r7
 8007af4:	47c8      	blx	r9
 8007af6:	3001      	adds	r0, #1
 8007af8:	d01e      	beq.n	8007b38 <_printf_common+0xa4>
 8007afa:	6823      	ldr	r3, [r4, #0]
 8007afc:	6922      	ldr	r2, [r4, #16]
 8007afe:	f003 0306 	and.w	r3, r3, #6
 8007b02:	2b04      	cmp	r3, #4
 8007b04:	bf02      	ittt	eq
 8007b06:	68e5      	ldreq	r5, [r4, #12]
 8007b08:	6833      	ldreq	r3, [r6, #0]
 8007b0a:	1aed      	subeq	r5, r5, r3
 8007b0c:	68a3      	ldr	r3, [r4, #8]
 8007b0e:	bf0c      	ite	eq
 8007b10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b14:	2500      	movne	r5, #0
 8007b16:	4293      	cmp	r3, r2
 8007b18:	bfc4      	itt	gt
 8007b1a:	1a9b      	subgt	r3, r3, r2
 8007b1c:	18ed      	addgt	r5, r5, r3
 8007b1e:	2600      	movs	r6, #0
 8007b20:	341a      	adds	r4, #26
 8007b22:	42b5      	cmp	r5, r6
 8007b24:	d11a      	bne.n	8007b5c <_printf_common+0xc8>
 8007b26:	2000      	movs	r0, #0
 8007b28:	e008      	b.n	8007b3c <_printf_common+0xa8>
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	4652      	mov	r2, sl
 8007b2e:	4641      	mov	r1, r8
 8007b30:	4638      	mov	r0, r7
 8007b32:	47c8      	blx	r9
 8007b34:	3001      	adds	r0, #1
 8007b36:	d103      	bne.n	8007b40 <_printf_common+0xac>
 8007b38:	f04f 30ff 	mov.w	r0, #4294967295
 8007b3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b40:	3501      	adds	r5, #1
 8007b42:	e7c6      	b.n	8007ad2 <_printf_common+0x3e>
 8007b44:	18e1      	adds	r1, r4, r3
 8007b46:	1c5a      	adds	r2, r3, #1
 8007b48:	2030      	movs	r0, #48	@ 0x30
 8007b4a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b4e:	4422      	add	r2, r4
 8007b50:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b54:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b58:	3302      	adds	r3, #2
 8007b5a:	e7c7      	b.n	8007aec <_printf_common+0x58>
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	4622      	mov	r2, r4
 8007b60:	4641      	mov	r1, r8
 8007b62:	4638      	mov	r0, r7
 8007b64:	47c8      	blx	r9
 8007b66:	3001      	adds	r0, #1
 8007b68:	d0e6      	beq.n	8007b38 <_printf_common+0xa4>
 8007b6a:	3601      	adds	r6, #1
 8007b6c:	e7d9      	b.n	8007b22 <_printf_common+0x8e>
	...

08007b70 <_printf_i>:
 8007b70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b74:	7e0f      	ldrb	r7, [r1, #24]
 8007b76:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b78:	2f78      	cmp	r7, #120	@ 0x78
 8007b7a:	4691      	mov	r9, r2
 8007b7c:	4680      	mov	r8, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	469a      	mov	sl, r3
 8007b82:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b86:	d807      	bhi.n	8007b98 <_printf_i+0x28>
 8007b88:	2f62      	cmp	r7, #98	@ 0x62
 8007b8a:	d80a      	bhi.n	8007ba2 <_printf_i+0x32>
 8007b8c:	2f00      	cmp	r7, #0
 8007b8e:	f000 80d1 	beq.w	8007d34 <_printf_i+0x1c4>
 8007b92:	2f58      	cmp	r7, #88	@ 0x58
 8007b94:	f000 80b8 	beq.w	8007d08 <_printf_i+0x198>
 8007b98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b9c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ba0:	e03a      	b.n	8007c18 <_printf_i+0xa8>
 8007ba2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ba6:	2b15      	cmp	r3, #21
 8007ba8:	d8f6      	bhi.n	8007b98 <_printf_i+0x28>
 8007baa:	a101      	add	r1, pc, #4	@ (adr r1, 8007bb0 <_printf_i+0x40>)
 8007bac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007bb0:	08007c09 	.word	0x08007c09
 8007bb4:	08007c1d 	.word	0x08007c1d
 8007bb8:	08007b99 	.word	0x08007b99
 8007bbc:	08007b99 	.word	0x08007b99
 8007bc0:	08007b99 	.word	0x08007b99
 8007bc4:	08007b99 	.word	0x08007b99
 8007bc8:	08007c1d 	.word	0x08007c1d
 8007bcc:	08007b99 	.word	0x08007b99
 8007bd0:	08007b99 	.word	0x08007b99
 8007bd4:	08007b99 	.word	0x08007b99
 8007bd8:	08007b99 	.word	0x08007b99
 8007bdc:	08007d1b 	.word	0x08007d1b
 8007be0:	08007c47 	.word	0x08007c47
 8007be4:	08007cd5 	.word	0x08007cd5
 8007be8:	08007b99 	.word	0x08007b99
 8007bec:	08007b99 	.word	0x08007b99
 8007bf0:	08007d3d 	.word	0x08007d3d
 8007bf4:	08007b99 	.word	0x08007b99
 8007bf8:	08007c47 	.word	0x08007c47
 8007bfc:	08007b99 	.word	0x08007b99
 8007c00:	08007b99 	.word	0x08007b99
 8007c04:	08007cdd 	.word	0x08007cdd
 8007c08:	6833      	ldr	r3, [r6, #0]
 8007c0a:	1d1a      	adds	r2, r3, #4
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	6032      	str	r2, [r6, #0]
 8007c10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c14:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c18:	2301      	movs	r3, #1
 8007c1a:	e09c      	b.n	8007d56 <_printf_i+0x1e6>
 8007c1c:	6833      	ldr	r3, [r6, #0]
 8007c1e:	6820      	ldr	r0, [r4, #0]
 8007c20:	1d19      	adds	r1, r3, #4
 8007c22:	6031      	str	r1, [r6, #0]
 8007c24:	0606      	lsls	r6, r0, #24
 8007c26:	d501      	bpl.n	8007c2c <_printf_i+0xbc>
 8007c28:	681d      	ldr	r5, [r3, #0]
 8007c2a:	e003      	b.n	8007c34 <_printf_i+0xc4>
 8007c2c:	0645      	lsls	r5, r0, #25
 8007c2e:	d5fb      	bpl.n	8007c28 <_printf_i+0xb8>
 8007c30:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c34:	2d00      	cmp	r5, #0
 8007c36:	da03      	bge.n	8007c40 <_printf_i+0xd0>
 8007c38:	232d      	movs	r3, #45	@ 0x2d
 8007c3a:	426d      	negs	r5, r5
 8007c3c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c40:	4858      	ldr	r0, [pc, #352]	@ (8007da4 <_printf_i+0x234>)
 8007c42:	230a      	movs	r3, #10
 8007c44:	e011      	b.n	8007c6a <_printf_i+0xfa>
 8007c46:	6821      	ldr	r1, [r4, #0]
 8007c48:	6833      	ldr	r3, [r6, #0]
 8007c4a:	0608      	lsls	r0, r1, #24
 8007c4c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c50:	d402      	bmi.n	8007c58 <_printf_i+0xe8>
 8007c52:	0649      	lsls	r1, r1, #25
 8007c54:	bf48      	it	mi
 8007c56:	b2ad      	uxthmi	r5, r5
 8007c58:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c5a:	4852      	ldr	r0, [pc, #328]	@ (8007da4 <_printf_i+0x234>)
 8007c5c:	6033      	str	r3, [r6, #0]
 8007c5e:	bf14      	ite	ne
 8007c60:	230a      	movne	r3, #10
 8007c62:	2308      	moveq	r3, #8
 8007c64:	2100      	movs	r1, #0
 8007c66:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c6a:	6866      	ldr	r6, [r4, #4]
 8007c6c:	60a6      	str	r6, [r4, #8]
 8007c6e:	2e00      	cmp	r6, #0
 8007c70:	db05      	blt.n	8007c7e <_printf_i+0x10e>
 8007c72:	6821      	ldr	r1, [r4, #0]
 8007c74:	432e      	orrs	r6, r5
 8007c76:	f021 0104 	bic.w	r1, r1, #4
 8007c7a:	6021      	str	r1, [r4, #0]
 8007c7c:	d04b      	beq.n	8007d16 <_printf_i+0x1a6>
 8007c7e:	4616      	mov	r6, r2
 8007c80:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c84:	fb03 5711 	mls	r7, r3, r1, r5
 8007c88:	5dc7      	ldrb	r7, [r0, r7]
 8007c8a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c8e:	462f      	mov	r7, r5
 8007c90:	42bb      	cmp	r3, r7
 8007c92:	460d      	mov	r5, r1
 8007c94:	d9f4      	bls.n	8007c80 <_printf_i+0x110>
 8007c96:	2b08      	cmp	r3, #8
 8007c98:	d10b      	bne.n	8007cb2 <_printf_i+0x142>
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	07df      	lsls	r7, r3, #31
 8007c9e:	d508      	bpl.n	8007cb2 <_printf_i+0x142>
 8007ca0:	6923      	ldr	r3, [r4, #16]
 8007ca2:	6861      	ldr	r1, [r4, #4]
 8007ca4:	4299      	cmp	r1, r3
 8007ca6:	bfde      	ittt	le
 8007ca8:	2330      	movle	r3, #48	@ 0x30
 8007caa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007cae:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007cb2:	1b92      	subs	r2, r2, r6
 8007cb4:	6122      	str	r2, [r4, #16]
 8007cb6:	f8cd a000 	str.w	sl, [sp]
 8007cba:	464b      	mov	r3, r9
 8007cbc:	aa03      	add	r2, sp, #12
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4640      	mov	r0, r8
 8007cc2:	f7ff fee7 	bl	8007a94 <_printf_common>
 8007cc6:	3001      	adds	r0, #1
 8007cc8:	d14a      	bne.n	8007d60 <_printf_i+0x1f0>
 8007cca:	f04f 30ff 	mov.w	r0, #4294967295
 8007cce:	b004      	add	sp, #16
 8007cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	f043 0320 	orr.w	r3, r3, #32
 8007cda:	6023      	str	r3, [r4, #0]
 8007cdc:	4832      	ldr	r0, [pc, #200]	@ (8007da8 <_printf_i+0x238>)
 8007cde:	2778      	movs	r7, #120	@ 0x78
 8007ce0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ce4:	6823      	ldr	r3, [r4, #0]
 8007ce6:	6831      	ldr	r1, [r6, #0]
 8007ce8:	061f      	lsls	r7, r3, #24
 8007cea:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cee:	d402      	bmi.n	8007cf6 <_printf_i+0x186>
 8007cf0:	065f      	lsls	r7, r3, #25
 8007cf2:	bf48      	it	mi
 8007cf4:	b2ad      	uxthmi	r5, r5
 8007cf6:	6031      	str	r1, [r6, #0]
 8007cf8:	07d9      	lsls	r1, r3, #31
 8007cfa:	bf44      	itt	mi
 8007cfc:	f043 0320 	orrmi.w	r3, r3, #32
 8007d00:	6023      	strmi	r3, [r4, #0]
 8007d02:	b11d      	cbz	r5, 8007d0c <_printf_i+0x19c>
 8007d04:	2310      	movs	r3, #16
 8007d06:	e7ad      	b.n	8007c64 <_printf_i+0xf4>
 8007d08:	4826      	ldr	r0, [pc, #152]	@ (8007da4 <_printf_i+0x234>)
 8007d0a:	e7e9      	b.n	8007ce0 <_printf_i+0x170>
 8007d0c:	6823      	ldr	r3, [r4, #0]
 8007d0e:	f023 0320 	bic.w	r3, r3, #32
 8007d12:	6023      	str	r3, [r4, #0]
 8007d14:	e7f6      	b.n	8007d04 <_printf_i+0x194>
 8007d16:	4616      	mov	r6, r2
 8007d18:	e7bd      	b.n	8007c96 <_printf_i+0x126>
 8007d1a:	6833      	ldr	r3, [r6, #0]
 8007d1c:	6825      	ldr	r5, [r4, #0]
 8007d1e:	6961      	ldr	r1, [r4, #20]
 8007d20:	1d18      	adds	r0, r3, #4
 8007d22:	6030      	str	r0, [r6, #0]
 8007d24:	062e      	lsls	r6, r5, #24
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	d501      	bpl.n	8007d2e <_printf_i+0x1be>
 8007d2a:	6019      	str	r1, [r3, #0]
 8007d2c:	e002      	b.n	8007d34 <_printf_i+0x1c4>
 8007d2e:	0668      	lsls	r0, r5, #25
 8007d30:	d5fb      	bpl.n	8007d2a <_printf_i+0x1ba>
 8007d32:	8019      	strh	r1, [r3, #0]
 8007d34:	2300      	movs	r3, #0
 8007d36:	6123      	str	r3, [r4, #16]
 8007d38:	4616      	mov	r6, r2
 8007d3a:	e7bc      	b.n	8007cb6 <_printf_i+0x146>
 8007d3c:	6833      	ldr	r3, [r6, #0]
 8007d3e:	1d1a      	adds	r2, r3, #4
 8007d40:	6032      	str	r2, [r6, #0]
 8007d42:	681e      	ldr	r6, [r3, #0]
 8007d44:	6862      	ldr	r2, [r4, #4]
 8007d46:	2100      	movs	r1, #0
 8007d48:	4630      	mov	r0, r6
 8007d4a:	f7f8 fa41 	bl	80001d0 <memchr>
 8007d4e:	b108      	cbz	r0, 8007d54 <_printf_i+0x1e4>
 8007d50:	1b80      	subs	r0, r0, r6
 8007d52:	6060      	str	r0, [r4, #4]
 8007d54:	6863      	ldr	r3, [r4, #4]
 8007d56:	6123      	str	r3, [r4, #16]
 8007d58:	2300      	movs	r3, #0
 8007d5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d5e:	e7aa      	b.n	8007cb6 <_printf_i+0x146>
 8007d60:	6923      	ldr	r3, [r4, #16]
 8007d62:	4632      	mov	r2, r6
 8007d64:	4649      	mov	r1, r9
 8007d66:	4640      	mov	r0, r8
 8007d68:	47d0      	blx	sl
 8007d6a:	3001      	adds	r0, #1
 8007d6c:	d0ad      	beq.n	8007cca <_printf_i+0x15a>
 8007d6e:	6823      	ldr	r3, [r4, #0]
 8007d70:	079b      	lsls	r3, r3, #30
 8007d72:	d413      	bmi.n	8007d9c <_printf_i+0x22c>
 8007d74:	68e0      	ldr	r0, [r4, #12]
 8007d76:	9b03      	ldr	r3, [sp, #12]
 8007d78:	4298      	cmp	r0, r3
 8007d7a:	bfb8      	it	lt
 8007d7c:	4618      	movlt	r0, r3
 8007d7e:	e7a6      	b.n	8007cce <_printf_i+0x15e>
 8007d80:	2301      	movs	r3, #1
 8007d82:	4632      	mov	r2, r6
 8007d84:	4649      	mov	r1, r9
 8007d86:	4640      	mov	r0, r8
 8007d88:	47d0      	blx	sl
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	d09d      	beq.n	8007cca <_printf_i+0x15a>
 8007d8e:	3501      	adds	r5, #1
 8007d90:	68e3      	ldr	r3, [r4, #12]
 8007d92:	9903      	ldr	r1, [sp, #12]
 8007d94:	1a5b      	subs	r3, r3, r1
 8007d96:	42ab      	cmp	r3, r5
 8007d98:	dcf2      	bgt.n	8007d80 <_printf_i+0x210>
 8007d9a:	e7eb      	b.n	8007d74 <_printf_i+0x204>
 8007d9c:	2500      	movs	r5, #0
 8007d9e:	f104 0619 	add.w	r6, r4, #25
 8007da2:	e7f5      	b.n	8007d90 <_printf_i+0x220>
 8007da4:	08008879 	.word	0x08008879
 8007da8:	0800888a 	.word	0x0800888a

08007dac <__sflush_r>:
 8007dac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007db4:	0716      	lsls	r6, r2, #28
 8007db6:	4605      	mov	r5, r0
 8007db8:	460c      	mov	r4, r1
 8007dba:	d454      	bmi.n	8007e66 <__sflush_r+0xba>
 8007dbc:	684b      	ldr	r3, [r1, #4]
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	dc02      	bgt.n	8007dc8 <__sflush_r+0x1c>
 8007dc2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	dd48      	ble.n	8007e5a <__sflush_r+0xae>
 8007dc8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007dca:	2e00      	cmp	r6, #0
 8007dcc:	d045      	beq.n	8007e5a <__sflush_r+0xae>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007dd4:	682f      	ldr	r7, [r5, #0]
 8007dd6:	6a21      	ldr	r1, [r4, #32]
 8007dd8:	602b      	str	r3, [r5, #0]
 8007dda:	d030      	beq.n	8007e3e <__sflush_r+0x92>
 8007ddc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007dde:	89a3      	ldrh	r3, [r4, #12]
 8007de0:	0759      	lsls	r1, r3, #29
 8007de2:	d505      	bpl.n	8007df0 <__sflush_r+0x44>
 8007de4:	6863      	ldr	r3, [r4, #4]
 8007de6:	1ad2      	subs	r2, r2, r3
 8007de8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007dea:	b10b      	cbz	r3, 8007df0 <__sflush_r+0x44>
 8007dec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007dee:	1ad2      	subs	r2, r2, r3
 8007df0:	2300      	movs	r3, #0
 8007df2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007df4:	6a21      	ldr	r1, [r4, #32]
 8007df6:	4628      	mov	r0, r5
 8007df8:	47b0      	blx	r6
 8007dfa:	1c43      	adds	r3, r0, #1
 8007dfc:	89a3      	ldrh	r3, [r4, #12]
 8007dfe:	d106      	bne.n	8007e0e <__sflush_r+0x62>
 8007e00:	6829      	ldr	r1, [r5, #0]
 8007e02:	291d      	cmp	r1, #29
 8007e04:	d82b      	bhi.n	8007e5e <__sflush_r+0xb2>
 8007e06:	4a2a      	ldr	r2, [pc, #168]	@ (8007eb0 <__sflush_r+0x104>)
 8007e08:	40ca      	lsrs	r2, r1
 8007e0a:	07d6      	lsls	r6, r2, #31
 8007e0c:	d527      	bpl.n	8007e5e <__sflush_r+0xb2>
 8007e0e:	2200      	movs	r2, #0
 8007e10:	6062      	str	r2, [r4, #4]
 8007e12:	04d9      	lsls	r1, r3, #19
 8007e14:	6922      	ldr	r2, [r4, #16]
 8007e16:	6022      	str	r2, [r4, #0]
 8007e18:	d504      	bpl.n	8007e24 <__sflush_r+0x78>
 8007e1a:	1c42      	adds	r2, r0, #1
 8007e1c:	d101      	bne.n	8007e22 <__sflush_r+0x76>
 8007e1e:	682b      	ldr	r3, [r5, #0]
 8007e20:	b903      	cbnz	r3, 8007e24 <__sflush_r+0x78>
 8007e22:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e26:	602f      	str	r7, [r5, #0]
 8007e28:	b1b9      	cbz	r1, 8007e5a <__sflush_r+0xae>
 8007e2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e2e:	4299      	cmp	r1, r3
 8007e30:	d002      	beq.n	8007e38 <__sflush_r+0x8c>
 8007e32:	4628      	mov	r0, r5
 8007e34:	f7ff fca2 	bl	800777c <_free_r>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e3c:	e00d      	b.n	8007e5a <__sflush_r+0xae>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	4628      	mov	r0, r5
 8007e42:	47b0      	blx	r6
 8007e44:	4602      	mov	r2, r0
 8007e46:	1c50      	adds	r0, r2, #1
 8007e48:	d1c9      	bne.n	8007dde <__sflush_r+0x32>
 8007e4a:	682b      	ldr	r3, [r5, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d0c6      	beq.n	8007dde <__sflush_r+0x32>
 8007e50:	2b1d      	cmp	r3, #29
 8007e52:	d001      	beq.n	8007e58 <__sflush_r+0xac>
 8007e54:	2b16      	cmp	r3, #22
 8007e56:	d11e      	bne.n	8007e96 <__sflush_r+0xea>
 8007e58:	602f      	str	r7, [r5, #0]
 8007e5a:	2000      	movs	r0, #0
 8007e5c:	e022      	b.n	8007ea4 <__sflush_r+0xf8>
 8007e5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e62:	b21b      	sxth	r3, r3
 8007e64:	e01b      	b.n	8007e9e <__sflush_r+0xf2>
 8007e66:	690f      	ldr	r7, [r1, #16]
 8007e68:	2f00      	cmp	r7, #0
 8007e6a:	d0f6      	beq.n	8007e5a <__sflush_r+0xae>
 8007e6c:	0793      	lsls	r3, r2, #30
 8007e6e:	680e      	ldr	r6, [r1, #0]
 8007e70:	bf08      	it	eq
 8007e72:	694b      	ldreq	r3, [r1, #20]
 8007e74:	600f      	str	r7, [r1, #0]
 8007e76:	bf18      	it	ne
 8007e78:	2300      	movne	r3, #0
 8007e7a:	eba6 0807 	sub.w	r8, r6, r7
 8007e7e:	608b      	str	r3, [r1, #8]
 8007e80:	f1b8 0f00 	cmp.w	r8, #0
 8007e84:	dde9      	ble.n	8007e5a <__sflush_r+0xae>
 8007e86:	6a21      	ldr	r1, [r4, #32]
 8007e88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007e8a:	4643      	mov	r3, r8
 8007e8c:	463a      	mov	r2, r7
 8007e8e:	4628      	mov	r0, r5
 8007e90:	47b0      	blx	r6
 8007e92:	2800      	cmp	r0, #0
 8007e94:	dc08      	bgt.n	8007ea8 <__sflush_r+0xfc>
 8007e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e9e:	81a3      	strh	r3, [r4, #12]
 8007ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ea8:	4407      	add	r7, r0
 8007eaa:	eba8 0800 	sub.w	r8, r8, r0
 8007eae:	e7e7      	b.n	8007e80 <__sflush_r+0xd4>
 8007eb0:	20400001 	.word	0x20400001

08007eb4 <_fflush_r>:
 8007eb4:	b538      	push	{r3, r4, r5, lr}
 8007eb6:	690b      	ldr	r3, [r1, #16]
 8007eb8:	4605      	mov	r5, r0
 8007eba:	460c      	mov	r4, r1
 8007ebc:	b913      	cbnz	r3, 8007ec4 <_fflush_r+0x10>
 8007ebe:	2500      	movs	r5, #0
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	bd38      	pop	{r3, r4, r5, pc}
 8007ec4:	b118      	cbz	r0, 8007ece <_fflush_r+0x1a>
 8007ec6:	6a03      	ldr	r3, [r0, #32]
 8007ec8:	b90b      	cbnz	r3, 8007ece <_fflush_r+0x1a>
 8007eca:	f7ff fa4d 	bl	8007368 <__sinit>
 8007ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d0f3      	beq.n	8007ebe <_fflush_r+0xa>
 8007ed6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007ed8:	07d0      	lsls	r0, r2, #31
 8007eda:	d404      	bmi.n	8007ee6 <_fflush_r+0x32>
 8007edc:	0599      	lsls	r1, r3, #22
 8007ede:	d402      	bmi.n	8007ee6 <_fflush_r+0x32>
 8007ee0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ee2:	f7ff fc48 	bl	8007776 <__retarget_lock_acquire_recursive>
 8007ee6:	4628      	mov	r0, r5
 8007ee8:	4621      	mov	r1, r4
 8007eea:	f7ff ff5f 	bl	8007dac <__sflush_r>
 8007eee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ef0:	07da      	lsls	r2, r3, #31
 8007ef2:	4605      	mov	r5, r0
 8007ef4:	d4e4      	bmi.n	8007ec0 <_fflush_r+0xc>
 8007ef6:	89a3      	ldrh	r3, [r4, #12]
 8007ef8:	059b      	lsls	r3, r3, #22
 8007efa:	d4e1      	bmi.n	8007ec0 <_fflush_r+0xc>
 8007efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007efe:	f7ff fc3b 	bl	8007778 <__retarget_lock_release_recursive>
 8007f02:	e7dd      	b.n	8007ec0 <_fflush_r+0xc>

08007f04 <__swhatbuf_r>:
 8007f04:	b570      	push	{r4, r5, r6, lr}
 8007f06:	460c      	mov	r4, r1
 8007f08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f0c:	2900      	cmp	r1, #0
 8007f0e:	b096      	sub	sp, #88	@ 0x58
 8007f10:	4615      	mov	r5, r2
 8007f12:	461e      	mov	r6, r3
 8007f14:	da0d      	bge.n	8007f32 <__swhatbuf_r+0x2e>
 8007f16:	89a3      	ldrh	r3, [r4, #12]
 8007f18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007f1c:	f04f 0100 	mov.w	r1, #0
 8007f20:	bf14      	ite	ne
 8007f22:	2340      	movne	r3, #64	@ 0x40
 8007f24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007f28:	2000      	movs	r0, #0
 8007f2a:	6031      	str	r1, [r6, #0]
 8007f2c:	602b      	str	r3, [r5, #0]
 8007f2e:	b016      	add	sp, #88	@ 0x58
 8007f30:	bd70      	pop	{r4, r5, r6, pc}
 8007f32:	466a      	mov	r2, sp
 8007f34:	f000 f848 	bl	8007fc8 <_fstat_r>
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	dbec      	blt.n	8007f16 <__swhatbuf_r+0x12>
 8007f3c:	9901      	ldr	r1, [sp, #4]
 8007f3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007f42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007f46:	4259      	negs	r1, r3
 8007f48:	4159      	adcs	r1, r3
 8007f4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f4e:	e7eb      	b.n	8007f28 <__swhatbuf_r+0x24>

08007f50 <__smakebuf_r>:
 8007f50:	898b      	ldrh	r3, [r1, #12]
 8007f52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f54:	079d      	lsls	r5, r3, #30
 8007f56:	4606      	mov	r6, r0
 8007f58:	460c      	mov	r4, r1
 8007f5a:	d507      	bpl.n	8007f6c <__smakebuf_r+0x1c>
 8007f5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	6123      	str	r3, [r4, #16]
 8007f64:	2301      	movs	r3, #1
 8007f66:	6163      	str	r3, [r4, #20]
 8007f68:	b003      	add	sp, #12
 8007f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f6c:	ab01      	add	r3, sp, #4
 8007f6e:	466a      	mov	r2, sp
 8007f70:	f7ff ffc8 	bl	8007f04 <__swhatbuf_r>
 8007f74:	9f00      	ldr	r7, [sp, #0]
 8007f76:	4605      	mov	r5, r0
 8007f78:	4639      	mov	r1, r7
 8007f7a:	4630      	mov	r0, r6
 8007f7c:	f7ff f8dc 	bl	8007138 <_malloc_r>
 8007f80:	b948      	cbnz	r0, 8007f96 <__smakebuf_r+0x46>
 8007f82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f86:	059a      	lsls	r2, r3, #22
 8007f88:	d4ee      	bmi.n	8007f68 <__smakebuf_r+0x18>
 8007f8a:	f023 0303 	bic.w	r3, r3, #3
 8007f8e:	f043 0302 	orr.w	r3, r3, #2
 8007f92:	81a3      	strh	r3, [r4, #12]
 8007f94:	e7e2      	b.n	8007f5c <__smakebuf_r+0xc>
 8007f96:	89a3      	ldrh	r3, [r4, #12]
 8007f98:	6020      	str	r0, [r4, #0]
 8007f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f9e:	81a3      	strh	r3, [r4, #12]
 8007fa0:	9b01      	ldr	r3, [sp, #4]
 8007fa2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007fa6:	b15b      	cbz	r3, 8007fc0 <__smakebuf_r+0x70>
 8007fa8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fac:	4630      	mov	r0, r6
 8007fae:	f000 f81d 	bl	8007fec <_isatty_r>
 8007fb2:	b128      	cbz	r0, 8007fc0 <__smakebuf_r+0x70>
 8007fb4:	89a3      	ldrh	r3, [r4, #12]
 8007fb6:	f023 0303 	bic.w	r3, r3, #3
 8007fba:	f043 0301 	orr.w	r3, r3, #1
 8007fbe:	81a3      	strh	r3, [r4, #12]
 8007fc0:	89a3      	ldrh	r3, [r4, #12]
 8007fc2:	431d      	orrs	r5, r3
 8007fc4:	81a5      	strh	r5, [r4, #12]
 8007fc6:	e7cf      	b.n	8007f68 <__smakebuf_r+0x18>

08007fc8 <_fstat_r>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	4d07      	ldr	r5, [pc, #28]	@ (8007fe8 <_fstat_r+0x20>)
 8007fcc:	2300      	movs	r3, #0
 8007fce:	4604      	mov	r4, r0
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	4611      	mov	r1, r2
 8007fd4:	602b      	str	r3, [r5, #0]
 8007fd6:	f7f8 fb7a 	bl	80006ce <_fstat>
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	d102      	bne.n	8007fe4 <_fstat_r+0x1c>
 8007fde:	682b      	ldr	r3, [r5, #0]
 8007fe0:	b103      	cbz	r3, 8007fe4 <_fstat_r+0x1c>
 8007fe2:	6023      	str	r3, [r4, #0]
 8007fe4:	bd38      	pop	{r3, r4, r5, pc}
 8007fe6:	bf00      	nop
 8007fe8:	20000934 	.word	0x20000934

08007fec <_isatty_r>:
 8007fec:	b538      	push	{r3, r4, r5, lr}
 8007fee:	4d06      	ldr	r5, [pc, #24]	@ (8008008 <_isatty_r+0x1c>)
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	4604      	mov	r4, r0
 8007ff4:	4608      	mov	r0, r1
 8007ff6:	602b      	str	r3, [r5, #0]
 8007ff8:	f7f8 fb79 	bl	80006ee <_isatty>
 8007ffc:	1c43      	adds	r3, r0, #1
 8007ffe:	d102      	bne.n	8008006 <_isatty_r+0x1a>
 8008000:	682b      	ldr	r3, [r5, #0]
 8008002:	b103      	cbz	r3, 8008006 <_isatty_r+0x1a>
 8008004:	6023      	str	r3, [r4, #0]
 8008006:	bd38      	pop	{r3, r4, r5, pc}
 8008008:	20000934 	.word	0x20000934

0800800c <_init>:
 800800c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800800e:	bf00      	nop
 8008010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008012:	bc08      	pop	{r3}
 8008014:	469e      	mov	lr, r3
 8008016:	4770      	bx	lr

08008018 <_fini>:
 8008018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800801a:	bf00      	nop
 800801c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800801e:	bc08      	pop	{r3}
 8008020:	469e      	mov	lr, r3
 8008022:	4770      	bx	lr
