ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NVIC_SetPriority,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  22              		.type	NVIC_SetPriority, %function
  23              	NVIC_SetPriority:
  24              	.LFB54:
  25              		.file 1 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V4.30
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     20. October 2015
   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Generated_Source\PSoC5/core_cm3.h **** 
   9:Generated_Source\PSoC5/core_cm3.h ****    All rights reserved.
  10:Generated_Source\PSoC5/core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  11:Generated_Source\PSoC5/core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  12:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions of source code must retain the above copyright
  13:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  14:Generated_Source\PSoC5/core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Generated_Source\PSoC5/core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  16:Generated_Source\PSoC5/core_cm3.h ****      documentation and/or other materials provided with the distribution.
  17:Generated_Source\PSoC5/core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Generated_Source\PSoC5/core_cm3.h ****      to endorse or promote products derived from this software without
  19:Generated_Source\PSoC5/core_cm3.h ****      specific prior written permission.
  20:Generated_Source\PSoC5/core_cm3.h ****    *
  21:Generated_Source\PSoC5/core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Generated_Source\PSoC5/core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Generated_Source\PSoC5/core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Generated_Source\PSoC5/core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Generated_Source\PSoC5/core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Generated_Source\PSoC5/core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Generated_Source\PSoC5/core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Generated_Source\PSoC5/core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Generated_Source\PSoC5/core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Generated_Source\PSoC5/core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Generated_Source\PSoC5/core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Generated_Source\PSoC5/core_cm3.h ****    ---------------------------------------------------------------------------*/
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 2


  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** 
  35:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  36:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Generated_Source\PSoC5/core_cm3.h **** #endif
  40:Generated_Source\PSoC5/core_cm3.h **** 
  41:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  42:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  45:Generated_Source\PSoC5/core_cm3.h **** 
  46:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  47:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  48:Generated_Source\PSoC5/core_cm3.h **** #endif
  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h **** /**
  51:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Generated_Source\PSoC5/core_cm3.h **** 
  57:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  59:Generated_Source\PSoC5/core_cm3.h **** 
  60:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  62:Generated_Source\PSoC5/core_cm3.h ****  */
  63:Generated_Source\PSoC5/core_cm3.h **** 
  64:Generated_Source\PSoC5/core_cm3.h **** 
  65:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  66:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  67:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  68:Generated_Source\PSoC5/core_cm3.h **** /**
  69:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  70:Generated_Source\PSoC5/core_cm3.h ****   @{
  71:Generated_Source\PSoC5/core_cm3.h ****  */
  72:Generated_Source\PSoC5/core_cm3.h **** 
  73:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  77:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Generated_Source\PSoC5/core_cm3.h **** 
  79:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (0x03U)                                      /*!< Cortex-M Core *
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** 
  82:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __CC_ARM )
  83:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  86:Generated_Source\PSoC5/core_cm3.h **** 
  87:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 3


  90:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static __inline
  91:Generated_Source\PSoC5/core_cm3.h **** 
  92:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  93:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
  96:Generated_Source\PSoC5/core_cm3.h **** 
  97:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  98:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 101:Generated_Source\PSoC5/core_cm3.h **** 
 102:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
 103:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 112:Generated_Source\PSoC5/core_cm3.h ****   #define __packed
 113:Generated_Source\PSoC5/core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Generated_Source\PSoC5/core_cm3.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Generated_Source\PSoC5/core_cm3.h ****   #define __STATIC_INLINE  static inline
 116:Generated_Source\PSoC5/core_cm3.h **** 
 117:Generated_Source\PSoC5/core_cm3.h **** #else
 118:Generated_Source\PSoC5/core_cm3.h ****   #error Unknown compiler
 119:Generated_Source\PSoC5/core_cm3.h **** #endif
 120:Generated_Source\PSoC5/core_cm3.h **** 
 121:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
 123:Generated_Source\PSoC5/core_cm3.h **** */
 124:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
 125:Generated_Source\PSoC5/core_cm3.h **** 
 126:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
 127:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
 128:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:Generated_Source\PSoC5/core_cm3.h ****   #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
 133:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:Generated_Source\PSoC5/core_cm3.h ****   #endif
 135:Generated_Source\PSoC5/core_cm3.h **** 
 136:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
 137:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:Generated_Source\PSoC5/core_cm3.h ****   #endif
 140:Generated_Source\PSoC5/core_cm3.h **** 
 141:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
 142:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
 143:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:Generated_Source\PSoC5/core_cm3.h ****   #endif
 145:Generated_Source\PSoC5/core_cm3.h **** 
 146:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TMS470__ )
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 4


 147:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 148:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:Generated_Source\PSoC5/core_cm3.h ****   #endif
 150:Generated_Source\PSoC5/core_cm3.h **** 
 151:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 152:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 153:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:Generated_Source\PSoC5/core_cm3.h ****   #endif
 155:Generated_Source\PSoC5/core_cm3.h **** 
 156:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 157:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 158:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:Generated_Source\PSoC5/core_cm3.h ****   #endif
 160:Generated_Source\PSoC5/core_cm3.h **** 
 161:Generated_Source\PSoC5/core_cm3.h **** #endif
 162:Generated_Source\PSoC5/core_cm3.h **** 
 163:Generated_Source\PSoC5/core_cm3.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:Generated_Source\PSoC5/core_cm3.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:Generated_Source\PSoC5/core_cm3.h **** 
 166:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 167:Generated_Source\PSoC5/core_cm3.h **** }
 168:Generated_Source\PSoC5/core_cm3.h **** #endif
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 171:Generated_Source\PSoC5/core_cm3.h **** 
 172:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 173:Generated_Source\PSoC5/core_cm3.h **** 
 174:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 175:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 176:Generated_Source\PSoC5/core_cm3.h **** 
 177:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 178:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 179:Generated_Source\PSoC5/core_cm3.h **** #endif
 180:Generated_Source\PSoC5/core_cm3.h **** 
 181:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 182:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 183:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 184:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 185:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 186:Generated_Source\PSoC5/core_cm3.h ****   #endif
 187:Generated_Source\PSoC5/core_cm3.h **** 
 188:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 189:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 190:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:Generated_Source\PSoC5/core_cm3.h ****   #endif
 192:Generated_Source\PSoC5/core_cm3.h **** 
 193:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 194:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          4U
 195:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 196:Generated_Source\PSoC5/core_cm3.h ****   #endif
 197:Generated_Source\PSoC5/core_cm3.h **** 
 198:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 199:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 200:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 201:Generated_Source\PSoC5/core_cm3.h ****   #endif
 202:Generated_Source\PSoC5/core_cm3.h **** #endif
 203:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 5


 204:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 205:Generated_Source\PSoC5/core_cm3.h **** /**
 206:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 207:Generated_Source\PSoC5/core_cm3.h **** 
 208:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 209:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 210:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 211:Generated_Source\PSoC5/core_cm3.h **** */
 212:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 213:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 214:Generated_Source\PSoC5/core_cm3.h **** #else
 215:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC5/core_cm3.h **** #endif
 217:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 218:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 219:Generated_Source\PSoC5/core_cm3.h **** 
 220:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 221:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 222:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 223:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 226:Generated_Source\PSoC5/core_cm3.h **** 
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** 
 229:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 230:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 231:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 232:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 233:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 234:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 235:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 236:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 237:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 238:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 239:Generated_Source\PSoC5/core_cm3.h **** /**
 240:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 241:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 242:Generated_Source\PSoC5/core_cm3.h **** */
 243:Generated_Source\PSoC5/core_cm3.h **** 
 244:Generated_Source\PSoC5/core_cm3.h **** /**
 245:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 246:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 247:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 248:Generated_Source\PSoC5/core_cm3.h ****   @{
 249:Generated_Source\PSoC5/core_cm3.h ****  */
 250:Generated_Source\PSoC5/core_cm3.h **** 
 251:Generated_Source\PSoC5/core_cm3.h **** /**
 252:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 253:Generated_Source\PSoC5/core_cm3.h ****  */
 254:Generated_Source\PSoC5/core_cm3.h **** typedef union
 255:Generated_Source\PSoC5/core_cm3.h **** {
 256:Generated_Source\PSoC5/core_cm3.h ****   struct
 257:Generated_Source\PSoC5/core_cm3.h ****   {
 258:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 259:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 6


 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 264:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 265:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 266:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 267:Generated_Source\PSoC5/core_cm3.h **** 
 268:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 269:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 270:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 271:Generated_Source\PSoC5/core_cm3.h **** 
 272:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 273:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 276:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 277:Generated_Source\PSoC5/core_cm3.h **** 
 278:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 279:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 280:Generated_Source\PSoC5/core_cm3.h **** 
 281:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 282:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 283:Generated_Source\PSoC5/core_cm3.h **** 
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** /**
 286:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:Generated_Source\PSoC5/core_cm3.h ****  */
 288:Generated_Source\PSoC5/core_cm3.h **** typedef union
 289:Generated_Source\PSoC5/core_cm3.h **** {
 290:Generated_Source\PSoC5/core_cm3.h ****   struct
 291:Generated_Source\PSoC5/core_cm3.h ****   {
 292:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 295:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 297:Generated_Source\PSoC5/core_cm3.h **** 
 298:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 299:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:Generated_Source\PSoC5/core_cm3.h **** 
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** /**
 304:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:Generated_Source\PSoC5/core_cm3.h ****  */
 306:Generated_Source\PSoC5/core_cm3.h **** typedef union
 307:Generated_Source\PSoC5/core_cm3.h **** {
 308:Generated_Source\PSoC5/core_cm3.h ****   struct
 309:Generated_Source\PSoC5/core_cm3.h ****   {
 310:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 314:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 315:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 316:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 317:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 7


 318:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 319:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 322:Generated_Source\PSoC5/core_cm3.h **** 
 323:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 324:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 325:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 328:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 329:Generated_Source\PSoC5/core_cm3.h **** 
 330:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 331:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 332:Generated_Source\PSoC5/core_cm3.h **** 
 333:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 334:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 335:Generated_Source\PSoC5/core_cm3.h **** 
 336:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 337:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 338:Generated_Source\PSoC5/core_cm3.h **** 
 339:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 340:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 341:Generated_Source\PSoC5/core_cm3.h **** 
 342:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 343:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 344:Generated_Source\PSoC5/core_cm3.h **** 
 345:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 346:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 347:Generated_Source\PSoC5/core_cm3.h **** 
 348:Generated_Source\PSoC5/core_cm3.h **** 
 349:Generated_Source\PSoC5/core_cm3.h **** /**
 350:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 351:Generated_Source\PSoC5/core_cm3.h ****  */
 352:Generated_Source\PSoC5/core_cm3.h **** typedef union
 353:Generated_Source\PSoC5/core_cm3.h **** {
 354:Generated_Source\PSoC5/core_cm3.h ****   struct
 355:Generated_Source\PSoC5/core_cm3.h ****   {
 356:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 357:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 358:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 359:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 360:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 361:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 362:Generated_Source\PSoC5/core_cm3.h **** 
 363:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 364:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 365:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 366:Generated_Source\PSoC5/core_cm3.h **** 
 367:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 368:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 369:Generated_Source\PSoC5/core_cm3.h **** 
 370:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 371:Generated_Source\PSoC5/core_cm3.h **** 
 372:Generated_Source\PSoC5/core_cm3.h **** 
 373:Generated_Source\PSoC5/core_cm3.h **** /**
 374:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 8


 375:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 376:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 377:Generated_Source\PSoC5/core_cm3.h ****   @{
 378:Generated_Source\PSoC5/core_cm3.h ****  */
 379:Generated_Source\PSoC5/core_cm3.h **** 
 380:Generated_Source\PSoC5/core_cm3.h **** /**
 381:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 382:Generated_Source\PSoC5/core_cm3.h ****  */
 383:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 384:Generated_Source\PSoC5/core_cm3.h **** {
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 386:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 388:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 389:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 390:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 391:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 392:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
 393:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 394:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 395:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 396:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 397:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 398:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 399:Generated_Source\PSoC5/core_cm3.h **** 
 400:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 401:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 402:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 405:Generated_Source\PSoC5/core_cm3.h **** 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** /**
 408:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 410:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 411:Generated_Source\PSoC5/core_cm3.h ****   @{
 412:Generated_Source\PSoC5/core_cm3.h ****  */
 413:Generated_Source\PSoC5/core_cm3.h **** 
 414:Generated_Source\PSoC5/core_cm3.h **** /**
 415:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 416:Generated_Source\PSoC5/core_cm3.h ****  */
 417:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 418:Generated_Source\PSoC5/core_cm3.h **** {
 419:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 420:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 421:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 422:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 423:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 424:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 425:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 426:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 427:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 428:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 429:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 430:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 431:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 9


 432:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 433:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 434:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 435:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 436:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 437:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 438:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 439:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 440:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 441:Generated_Source\PSoC5/core_cm3.h **** 
 442:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 443:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 444:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 445:Generated_Source\PSoC5/core_cm3.h **** 
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** 
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** 
 455:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 456:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 457:Generated_Source\PSoC5/core_cm3.h **** 
 458:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 459:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** 
 462:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** 
 465:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** 
 468:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** 
 471:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** 
 474:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** 
 477:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 478:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 479:Generated_Source\PSoC5/core_cm3.h **** 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 482:Generated_Source\PSoC5/core_cm3.h **** 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 485:Generated_Source\PSoC5/core_cm3.h **** 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 488:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 10


 489:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 490:Generated_Source\PSoC5/core_cm3.h **** #if (__CM3_REV < 0x0201U)                   /* core r2p1 */
 491:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** 
 494:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #else
 497:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #endif
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 504:Generated_Source\PSoC5/core_cm3.h **** 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 507:Generated_Source\PSoC5/core_cm3.h **** 
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 526:Generated_Source\PSoC5/core_cm3.h **** 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 529:Generated_Source\PSoC5/core_cm3.h **** 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 532:Generated_Source\PSoC5/core_cm3.h **** 
 533:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 534:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** 
 537:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** 
 540:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** 
 543:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 11


 546:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** 
 549:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 550:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 551:Generated_Source\PSoC5/core_cm3.h **** 
 552:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 553:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** 
 556:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** 
 559:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 560:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 561:Generated_Source\PSoC5/core_cm3.h **** 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 564:Generated_Source\PSoC5/core_cm3.h **** 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 567:Generated_Source\PSoC5/core_cm3.h **** 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 570:Generated_Source\PSoC5/core_cm3.h **** 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 573:Generated_Source\PSoC5/core_cm3.h **** 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 576:Generated_Source\PSoC5/core_cm3.h **** 
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 12


 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 608:Generated_Source\PSoC5/core_cm3.h **** 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 611:Generated_Source\PSoC5/core_cm3.h **** 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 614:Generated_Source\PSoC5/core_cm3.h **** 
 615:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 618:Generated_Source\PSoC5/core_cm3.h **** 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 621:Generated_Source\PSoC5/core_cm3.h **** 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC5/core_cm3.h **** 
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 632:Generated_Source\PSoC5/core_cm3.h **** 
 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** /**
 635:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 636:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 637:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 638:Generated_Source\PSoC5/core_cm3.h ****   @{
 639:Generated_Source\PSoC5/core_cm3.h ****  */
 640:Generated_Source\PSoC5/core_cm3.h **** 
 641:Generated_Source\PSoC5/core_cm3.h **** /**
 642:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 643:Generated_Source\PSoC5/core_cm3.h ****  */
 644:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 645:Generated_Source\PSoC5/core_cm3.h **** {
 646:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 647:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 648:Generated_Source\PSoC5/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200U))
 649:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 650:Generated_Source\PSoC5/core_cm3.h **** #else
 651:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 652:Generated_Source\PSoC5/core_cm3.h **** #endif
 653:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 654:Generated_Source\PSoC5/core_cm3.h **** 
 655:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 656:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 657:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 658:Generated_Source\PSoC5/core_cm3.h **** 
 659:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 13


 660:Generated_Source\PSoC5/core_cm3.h **** 
 661:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 662:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 666:Generated_Source\PSoC5/core_cm3.h **** 
 667:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 668:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 671:Generated_Source\PSoC5/core_cm3.h **** 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** /**
 674:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 675:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 676:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 677:Generated_Source\PSoC5/core_cm3.h ****   @{
 678:Generated_Source\PSoC5/core_cm3.h ****  */
 679:Generated_Source\PSoC5/core_cm3.h **** 
 680:Generated_Source\PSoC5/core_cm3.h **** /**
 681:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 682:Generated_Source\PSoC5/core_cm3.h ****  */
 683:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 684:Generated_Source\PSoC5/core_cm3.h **** {
 685:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 686:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 687:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 688:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 689:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 690:Generated_Source\PSoC5/core_cm3.h **** 
 691:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 692:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 693:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 694:Generated_Source\PSoC5/core_cm3.h **** 
 695:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 696:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 697:Generated_Source\PSoC5/core_cm3.h **** 
 698:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 699:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 700:Generated_Source\PSoC5/core_cm3.h **** 
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 707:Generated_Source\PSoC5/core_cm3.h **** 
 708:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 709:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** 
 712:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 713:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** 
 716:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 14


 717:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 718:Generated_Source\PSoC5/core_cm3.h **** 
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 721:Generated_Source\PSoC5/core_cm3.h **** 
 722:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 723:Generated_Source\PSoC5/core_cm3.h **** 
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** /**
 726:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 727:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 728:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 729:Generated_Source\PSoC5/core_cm3.h ****   @{
 730:Generated_Source\PSoC5/core_cm3.h ****  */
 731:Generated_Source\PSoC5/core_cm3.h **** 
 732:Generated_Source\PSoC5/core_cm3.h **** /**
 733:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 734:Generated_Source\PSoC5/core_cm3.h ****  */
 735:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 736:Generated_Source\PSoC5/core_cm3.h **** {
 737:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
 738:Generated_Source\PSoC5/core_cm3.h ****   {
 739:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 740:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 741:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 742:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 743:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 744:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 745:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 746:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 747:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 748:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 749:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 750:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 751:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 752:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 753:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 754:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 755:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 758:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 759:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 761:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 762:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 763:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 765:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 769:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 770:Generated_Source\PSoC5/core_cm3.h **** 
 771:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 772:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 773:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 15


 774:Generated_Source\PSoC5/core_cm3.h **** 
 775:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 776:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 777:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 778:Generated_Source\PSoC5/core_cm3.h **** 
 779:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 780:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 781:Generated_Source\PSoC5/core_cm3.h **** 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 784:Generated_Source\PSoC5/core_cm3.h **** 
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 806:Generated_Source\PSoC5/core_cm3.h **** 
 807:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 808:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** 
 811:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 812:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** 
 815:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 816:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** 
 819:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 820:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 821:Generated_Source\PSoC5/core_cm3.h **** 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 824:Generated_Source\PSoC5/core_cm3.h **** 
 825:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 826:Generated_Source\PSoC5/core_cm3.h **** 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** /**
 829:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 830:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 16


 831:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 832:Generated_Source\PSoC5/core_cm3.h ****   @{
 833:Generated_Source\PSoC5/core_cm3.h ****  */
 834:Generated_Source\PSoC5/core_cm3.h **** 
 835:Generated_Source\PSoC5/core_cm3.h **** /**
 836:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 837:Generated_Source\PSoC5/core_cm3.h ****  */
 838:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 839:Generated_Source\PSoC5/core_cm3.h **** {
 840:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 841:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 842:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 843:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 844:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 845:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 846:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 847:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 848:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 851:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 855:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 856:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 859:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 860:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 863:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 864:Generated_Source\PSoC5/core_cm3.h **** 
 865:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 866:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 867:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 868:Generated_Source\PSoC5/core_cm3.h **** 
 869:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 870:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 871:Generated_Source\PSoC5/core_cm3.h **** 
 872:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 873:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 874:Generated_Source\PSoC5/core_cm3.h **** 
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 17


 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 922:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 923:Generated_Source\PSoC5/core_cm3.h **** 
 924:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 925:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 927:Generated_Source\PSoC5/core_cm3.h **** 
 928:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 929:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 931:Generated_Source\PSoC5/core_cm3.h **** 
 932:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 933:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 935:Generated_Source\PSoC5/core_cm3.h **** 
 936:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 937:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 939:Generated_Source\PSoC5/core_cm3.h **** 
 940:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 941:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 943:Generated_Source\PSoC5/core_cm3.h **** 
 944:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 18


 945:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 947:Generated_Source\PSoC5/core_cm3.h **** 
 948:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 949:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 950:Generated_Source\PSoC5/core_cm3.h **** 
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 952:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 953:Generated_Source\PSoC5/core_cm3.h **** 
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 973:Generated_Source\PSoC5/core_cm3.h **** 
 974:Generated_Source\PSoC5/core_cm3.h **** 
 975:Generated_Source\PSoC5/core_cm3.h **** /**
 976:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 977:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 978:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 979:Generated_Source\PSoC5/core_cm3.h ****   @{
 980:Generated_Source\PSoC5/core_cm3.h ****  */
 981:Generated_Source\PSoC5/core_cm3.h **** 
 982:Generated_Source\PSoC5/core_cm3.h **** /**
 983:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 984:Generated_Source\PSoC5/core_cm3.h ****  */
 985:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 986:Generated_Source\PSoC5/core_cm3.h **** {
 987:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 988:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 989:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 990:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 991:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
 992:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 993:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
 994:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 995:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 996:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 997:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
 998:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 999:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1000:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1001:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 19


1002:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1005:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1006:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1007:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1008:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1010:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1011:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1012:Generated_Source\PSoC5/core_cm3.h **** 
1013:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1014:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1015:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1016:Generated_Source\PSoC5/core_cm3.h **** 
1017:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1018:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1019:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1020:Generated_Source\PSoC5/core_cm3.h **** 
1021:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1022:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1024:Generated_Source\PSoC5/core_cm3.h **** 
1025:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1026:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1027:Generated_Source\PSoC5/core_cm3.h **** 
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1029:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1030:Generated_Source\PSoC5/core_cm3.h **** 
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1036:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1037:Generated_Source\PSoC5/core_cm3.h **** 
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1039:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1040:Generated_Source\PSoC5/core_cm3.h **** 
1041:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1042:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1043:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1044:Generated_Source\PSoC5/core_cm3.h **** 
1045:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1046:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1048:Generated_Source\PSoC5/core_cm3.h **** 
1049:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1050:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1051:Generated_Source\PSoC5/core_cm3.h **** 
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1053:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1054:Generated_Source\PSoC5/core_cm3.h **** 
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 20


1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1069:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1070:Generated_Source\PSoC5/core_cm3.h **** 
1071:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1072:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** 
1075:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1076:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1077:Generated_Source\PSoC5/core_cm3.h **** 
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1079:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1080:Generated_Source\PSoC5/core_cm3.h **** 
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1095:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1096:Generated_Source\PSoC5/core_cm3.h **** 
1097:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1098:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1100:Generated_Source\PSoC5/core_cm3.h **** 
1101:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1102:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1104:Generated_Source\PSoC5/core_cm3.h **** 
1105:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1106:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1107:Generated_Source\PSoC5/core_cm3.h **** 
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1109:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1110:Generated_Source\PSoC5/core_cm3.h **** 
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 21


1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1123:Generated_Source\PSoC5/core_cm3.h **** 
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1126:Generated_Source\PSoC5/core_cm3.h **** 
1127:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** 
1130:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1131:Generated_Source\PSoC5/core_cm3.h **** /**
1132:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1133:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1134:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1135:Generated_Source\PSoC5/core_cm3.h ****   @{
1136:Generated_Source\PSoC5/core_cm3.h ****  */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** /**
1139:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1140:Generated_Source\PSoC5/core_cm3.h ****  */
1141:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1142:Generated_Source\PSoC5/core_cm3.h **** {
1143:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1144:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1145:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1146:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1147:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1148:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1149:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1150:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1151:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1152:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1154:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1155:Generated_Source\PSoC5/core_cm3.h **** 
1156:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1157:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1158:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1159:Generated_Source\PSoC5/core_cm3.h **** 
1160:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1161:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1162:Generated_Source\PSoC5/core_cm3.h **** 
1163:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1164:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1165:Generated_Source\PSoC5/core_cm3.h **** 
1166:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1169:Generated_Source\PSoC5/core_cm3.h **** 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1172:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 22


1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1175:Generated_Source\PSoC5/core_cm3.h **** 
1176:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1179:Generated_Source\PSoC5/core_cm3.h **** 
1180:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1181:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** 
1184:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1185:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1186:Generated_Source\PSoC5/core_cm3.h **** 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1189:Generated_Source\PSoC5/core_cm3.h **** 
1190:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1193:Generated_Source\PSoC5/core_cm3.h **** 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1196:Generated_Source\PSoC5/core_cm3.h **** 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1199:Generated_Source\PSoC5/core_cm3.h **** 
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1222:Generated_Source\PSoC5/core_cm3.h **** #endif
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** 
1225:Generated_Source\PSoC5/core_cm3.h **** /**
1226:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1227:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1228:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1229:Generated_Source\PSoC5/core_cm3.h ****   @{
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 23


1230:Generated_Source\PSoC5/core_cm3.h ****  */
1231:Generated_Source\PSoC5/core_cm3.h **** 
1232:Generated_Source\PSoC5/core_cm3.h **** /**
1233:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1234:Generated_Source\PSoC5/core_cm3.h ****  */
1235:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1236:Generated_Source\PSoC5/core_cm3.h **** {
1237:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1238:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1239:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1240:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1241:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1242:Generated_Source\PSoC5/core_cm3.h **** 
1243:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1244:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1245:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1246:Generated_Source\PSoC5/core_cm3.h **** 
1247:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1248:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1249:Generated_Source\PSoC5/core_cm3.h **** 
1250:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1251:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1252:Generated_Source\PSoC5/core_cm3.h **** 
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1283:Generated_Source\PSoC5/core_cm3.h **** 
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1286:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 24


1287:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1288:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1289:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1290:Generated_Source\PSoC5/core_cm3.h **** 
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1293:Generated_Source\PSoC5/core_cm3.h **** 
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1296:Generated_Source\PSoC5/core_cm3.h **** 
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1328:Generated_Source\PSoC5/core_cm3.h **** 
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** /**
1331:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1332:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1333:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1334:Generated_Source\PSoC5/core_cm3.h ****   @{
1335:Generated_Source\PSoC5/core_cm3.h ****  */
1336:Generated_Source\PSoC5/core_cm3.h **** 
1337:Generated_Source\PSoC5/core_cm3.h **** /**
1338:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1339:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1340:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field.
1341:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1342:Generated_Source\PSoC5/core_cm3.h **** */
1343:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 25


1344:Generated_Source\PSoC5/core_cm3.h **** 
1345:Generated_Source\PSoC5/core_cm3.h **** /**
1346:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1347:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register.
1349:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1350:Generated_Source\PSoC5/core_cm3.h **** */
1351:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1352:Generated_Source\PSoC5/core_cm3.h **** 
1353:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1354:Generated_Source\PSoC5/core_cm3.h **** 
1355:Generated_Source\PSoC5/core_cm3.h **** 
1356:Generated_Source\PSoC5/core_cm3.h **** /**
1357:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1358:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1359:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1360:Generated_Source\PSoC5/core_cm3.h ****   @{
1361:Generated_Source\PSoC5/core_cm3.h ****  */
1362:Generated_Source\PSoC5/core_cm3.h **** 
1363:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1364:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1365:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1366:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1367:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1368:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1369:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1370:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1371:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1372:Generated_Source\PSoC5/core_cm3.h **** 
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1374:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1375:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1376:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1377:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1378:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1379:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1380:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #if (__MPU_PRESENT == 1U)
1383:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1384:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1385:Generated_Source\PSoC5/core_cm3.h **** #endif
1386:Generated_Source\PSoC5/core_cm3.h **** 
1387:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1388:Generated_Source\PSoC5/core_cm3.h **** 
1389:Generated_Source\PSoC5/core_cm3.h **** 
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1392:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1393:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1394:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1395:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1396:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1397:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1398:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1399:Generated_Source\PSoC5/core_cm3.h **** /**
1400:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 26


1401:Generated_Source\PSoC5/core_cm3.h **** */
1402:Generated_Source\PSoC5/core_cm3.h **** 
1403:Generated_Source\PSoC5/core_cm3.h **** 
1404:Generated_Source\PSoC5/core_cm3.h **** 
1405:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1406:Generated_Source\PSoC5/core_cm3.h **** /**
1407:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1408:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1409:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1410:Generated_Source\PSoC5/core_cm3.h ****   @{
1411:Generated_Source\PSoC5/core_cm3.h ****  */
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** /**
1414:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1415:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1416:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1417:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
1418:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1419:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1420:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1421:Generated_Source\PSoC5/core_cm3.h ****  */
1422:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1423:Generated_Source\PSoC5/core_cm3.h **** {
1424:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1425:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1426:Generated_Source\PSoC5/core_cm3.h **** 
1427:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1428:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1429:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1430:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1431:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1432:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1433:Generated_Source\PSoC5/core_cm3.h **** }
1434:Generated_Source\PSoC5/core_cm3.h **** 
1435:Generated_Source\PSoC5/core_cm3.h **** 
1436:Generated_Source\PSoC5/core_cm3.h **** /**
1437:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1438:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1439:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1440:Generated_Source\PSoC5/core_cm3.h ****  */
1441:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1442:Generated_Source\PSoC5/core_cm3.h **** {
1443:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1444:Generated_Source\PSoC5/core_cm3.h **** }
1445:Generated_Source\PSoC5/core_cm3.h **** 
1446:Generated_Source\PSoC5/core_cm3.h **** 
1447:Generated_Source\PSoC5/core_cm3.h **** /**
1448:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable External Interrupt
1449:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1450:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1451:Generated_Source\PSoC5/core_cm3.h ****  */
1452:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1453:Generated_Source\PSoC5/core_cm3.h **** {
1454:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1455:Generated_Source\PSoC5/core_cm3.h **** }
1456:Generated_Source\PSoC5/core_cm3.h **** 
1457:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 27


1458:Generated_Source\PSoC5/core_cm3.h **** /**
1459:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable External Interrupt
1460:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1461:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1462:Generated_Source\PSoC5/core_cm3.h ****  */
1463:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1464:Generated_Source\PSoC5/core_cm3.h **** {
1465:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1466:Generated_Source\PSoC5/core_cm3.h **** }
1467:Generated_Source\PSoC5/core_cm3.h **** 
1468:Generated_Source\PSoC5/core_cm3.h **** 
1469:Generated_Source\PSoC5/core_cm3.h **** /**
1470:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1471:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1472:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1473:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1474:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1475:Generated_Source\PSoC5/core_cm3.h ****  */
1476:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1477:Generated_Source\PSoC5/core_cm3.h **** {
1478:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1479:Generated_Source\PSoC5/core_cm3.h **** }
1480:Generated_Source\PSoC5/core_cm3.h **** 
1481:Generated_Source\PSoC5/core_cm3.h **** 
1482:Generated_Source\PSoC5/core_cm3.h **** /**
1483:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1484:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of an external interrupt.
1485:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1486:Generated_Source\PSoC5/core_cm3.h ****  */
1487:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1488:Generated_Source\PSoC5/core_cm3.h **** {
1489:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1490:Generated_Source\PSoC5/core_cm3.h **** }
1491:Generated_Source\PSoC5/core_cm3.h **** 
1492:Generated_Source\PSoC5/core_cm3.h **** 
1493:Generated_Source\PSoC5/core_cm3.h **** /**
1494:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1495:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of an external interrupt.
1496:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1497:Generated_Source\PSoC5/core_cm3.h ****  */
1498:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1499:Generated_Source\PSoC5/core_cm3.h **** {
1500:Generated_Source\PSoC5/core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1501:Generated_Source\PSoC5/core_cm3.h **** }
1502:Generated_Source\PSoC5/core_cm3.h **** 
1503:Generated_Source\PSoC5/core_cm3.h **** 
1504:Generated_Source\PSoC5/core_cm3.h **** /**
1505:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1506:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in NVIC and returns the active bit.
1507:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1508:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1509:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1510:Generated_Source\PSoC5/core_cm3.h ****  */
1511:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1512:Generated_Source\PSoC5/core_cm3.h **** {
1513:Generated_Source\PSoC5/core_cm3.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1514:Generated_Source\PSoC5/core_cm3.h **** }
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 28


1515:Generated_Source\PSoC5/core_cm3.h **** 
1516:Generated_Source\PSoC5/core_cm3.h **** 
1517:Generated_Source\PSoC5/core_cm3.h **** /**
1518:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1519:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of an interrupt.
1520:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every core interrupt.
1521:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1522:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1523:Generated_Source\PSoC5/core_cm3.h ****  */
1524:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1525:Generated_Source\PSoC5/core_cm3.h **** {
  26              		.loc 1 1525 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 3960     		str	r1, [r7]
  40 000a FB71     		strb	r3, [r7, #7]
1526:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
  41              		.loc 1 1526 0
  42 000c 97F90730 		ldrsb	r3, [r7, #7]
  43 0010 002B     		cmp	r3, #0
  44 0012 0BDA     		bge	.L2
1527:Generated_Source\PSoC5/core_cm3.h ****   {
1528:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  45              		.loc 1 1528 0
  46 0014 0D49     		ldr	r1, .L4
  47 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  48 0018 03F00F03 		and	r3, r3, #15
  49 001c 043B     		subs	r3, r3, #4
  50 001e 3A68     		ldr	r2, [r7]
  51 0020 D2B2     		uxtb	r2, r2
  52 0022 5201     		lsls	r2, r2, #5
  53 0024 D2B2     		uxtb	r2, r2
  54 0026 0B44     		add	r3, r3, r1
  55 0028 1A76     		strb	r2, [r3, #24]
  56 002a 09E0     		b	.L1
  57              	.L2:
1529:Generated_Source\PSoC5/core_cm3.h ****   }
1530:Generated_Source\PSoC5/core_cm3.h ****   else
1531:Generated_Source\PSoC5/core_cm3.h ****   {
1532:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  58              		.loc 1 1532 0
  59 002c 0849     		ldr	r1, .L4+4
  60 002e 97F90730 		ldrsb	r3, [r7, #7]
  61 0032 3A68     		ldr	r2, [r7]
  62 0034 D2B2     		uxtb	r2, r2
  63 0036 5201     		lsls	r2, r2, #5
  64 0038 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 29


  65 003a 0B44     		add	r3, r3, r1
  66 003c 83F80023 		strb	r2, [r3, #768]
  67              	.L1:
1533:Generated_Source\PSoC5/core_cm3.h ****   }
1534:Generated_Source\PSoC5/core_cm3.h **** }
  68              		.loc 1 1534 0
  69 0040 0C37     		adds	r7, r7, #12
  70              		.cfi_def_cfa_offset 4
  71 0042 BD46     		mov	sp, r7
  72              		.cfi_def_cfa_register 13
  73              		@ sp needed
  74 0044 5DF8047B 		ldr	r7, [sp], #4
  75              		.cfi_restore 7
  76              		.cfi_def_cfa_offset 0
  77 0048 7047     		bx	lr
  78              	.L5:
  79 004a 00BF     		.align	2
  80              	.L4:
  81 004c 00ED00E0 		.word	-536810240
  82 0050 00E100E0 		.word	-536813312
  83              		.cfi_endproc
  84              	.LFE54:
  85              		.size	NVIC_SetPriority, .-NVIC_SetPriority
  86              		.section	.text.SysTick_Config,"ax",%progbits
  87              		.align	2
  88              		.thumb
  89              		.thumb_func
  90              		.type	SysTick_Config, %function
  91              	SysTick_Config:
  92              	.LFB59:
1535:Generated_Source\PSoC5/core_cm3.h **** 
1536:Generated_Source\PSoC5/core_cm3.h **** 
1537:Generated_Source\PSoC5/core_cm3.h **** /**
1538:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1539:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of an interrupt.
1540:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1541:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify an internal (core) interrupt.
1542:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1543:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1544:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1545:Generated_Source\PSoC5/core_cm3.h ****  */
1546:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1547:Generated_Source\PSoC5/core_cm3.h **** {
1548:Generated_Source\PSoC5/core_cm3.h **** 
1549:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) < 0)
1550:Generated_Source\PSoC5/core_cm3.h ****   {
1551:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1552:Generated_Source\PSoC5/core_cm3.h ****   }
1553:Generated_Source\PSoC5/core_cm3.h ****   else
1554:Generated_Source\PSoC5/core_cm3.h ****   {
1555:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1556:Generated_Source\PSoC5/core_cm3.h ****   }
1557:Generated_Source\PSoC5/core_cm3.h **** }
1558:Generated_Source\PSoC5/core_cm3.h **** 
1559:Generated_Source\PSoC5/core_cm3.h **** 
1560:Generated_Source\PSoC5/core_cm3.h **** /**
1561:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 30


1562:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1563:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1564:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1565:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1566:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1567:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1568:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1569:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1570:Generated_Source\PSoC5/core_cm3.h ****  */
1571:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1572:Generated_Source\PSoC5/core_cm3.h **** {
1573:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1574:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1575:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1576:Generated_Source\PSoC5/core_cm3.h **** 
1577:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1578:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1579:Generated_Source\PSoC5/core_cm3.h **** 
1580:Generated_Source\PSoC5/core_cm3.h ****   return (
1581:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1582:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1583:Generated_Source\PSoC5/core_cm3.h ****          );
1584:Generated_Source\PSoC5/core_cm3.h **** }
1585:Generated_Source\PSoC5/core_cm3.h **** 
1586:Generated_Source\PSoC5/core_cm3.h **** 
1587:Generated_Source\PSoC5/core_cm3.h **** /**
1588:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1589:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1590:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
1591:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1592:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1593:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1594:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1595:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1596:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1597:Generated_Source\PSoC5/core_cm3.h ****  */
1598:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1599:Generated_Source\PSoC5/core_cm3.h **** {
1600:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1601:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1602:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1605:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1606:Generated_Source\PSoC5/core_cm3.h **** 
1607:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1608:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1609:Generated_Source\PSoC5/core_cm3.h **** }
1610:Generated_Source\PSoC5/core_cm3.h **** 
1611:Generated_Source\PSoC5/core_cm3.h **** 
1612:Generated_Source\PSoC5/core_cm3.h **** /**
1613:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Reset
1614:Generated_Source\PSoC5/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1615:Generated_Source\PSoC5/core_cm3.h ****  */
1616:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1617:Generated_Source\PSoC5/core_cm3.h **** {
1618:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 31


1619:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1620:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1621:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1622:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1623:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1624:Generated_Source\PSoC5/core_cm3.h **** 
1625:Generated_Source\PSoC5/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1626:Generated_Source\PSoC5/core_cm3.h ****   {
1627:Generated_Source\PSoC5/core_cm3.h ****     __NOP();
1628:Generated_Source\PSoC5/core_cm3.h ****   }
1629:Generated_Source\PSoC5/core_cm3.h **** }
1630:Generated_Source\PSoC5/core_cm3.h **** 
1631:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1632:Generated_Source\PSoC5/core_cm3.h **** 
1633:Generated_Source\PSoC5/core_cm3.h **** 
1634:Generated_Source\PSoC5/core_cm3.h **** 
1635:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1636:Generated_Source\PSoC5/core_cm3.h **** /**
1637:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1638:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1639:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that configure the System.
1640:Generated_Source\PSoC5/core_cm3.h ****   @{
1641:Generated_Source\PSoC5/core_cm3.h ****  */
1642:Generated_Source\PSoC5/core_cm3.h **** 
1643:Generated_Source\PSoC5/core_cm3.h **** #if (__Vendor_SysTickConfig == 0U)
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h **** /**
1646:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Tick Configuration
1647:Generated_Source\PSoC5/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1648:Generated_Source\PSoC5/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1649:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1650:Generated_Source\PSoC5/core_cm3.h ****   \return          0  Function succeeded.
1651:Generated_Source\PSoC5/core_cm3.h ****   \return          1  Function failed.
1652:Generated_Source\PSoC5/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1653:Generated_Source\PSoC5/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1654:Generated_Source\PSoC5/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1655:Generated_Source\PSoC5/core_cm3.h ****  */
1656:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1657:Generated_Source\PSoC5/core_cm3.h **** {
  93              		.loc 1 1657 0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 8
  96              		@ frame_needed = 1, uses_anonymous_args = 0
  97 0000 80B5     		push	{r7, lr}
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 7, -8
 100              		.cfi_offset 14, -4
 101 0002 82B0     		sub	sp, sp, #8
 102              		.cfi_def_cfa_offset 16
 103 0004 00AF     		add	r7, sp, #0
 104              		.cfi_def_cfa_register 7
 105 0006 7860     		str	r0, [r7, #4]
1658:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 106              		.loc 1 1658 0
 107 0008 7B68     		ldr	r3, [r7, #4]
 108 000a 013B     		subs	r3, r3, #1
 109 000c B3F1807F 		cmp	r3, #16777216
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 32


 110 0010 01D3     		bcc	.L7
1659:Generated_Source\PSoC5/core_cm3.h ****   {
1660:Generated_Source\PSoC5/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
 111              		.loc 1 1660 0
 112 0012 0123     		movs	r3, #1
 113 0014 0FE0     		b	.L8
 114              	.L7:
1661:Generated_Source\PSoC5/core_cm3.h ****   }
1662:Generated_Source\PSoC5/core_cm3.h **** 
1663:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 115              		.loc 1 1663 0
 116 0016 0A4A     		ldr	r2, .L9
 117 0018 7B68     		ldr	r3, [r7, #4]
 118 001a 013B     		subs	r3, r3, #1
 119 001c 5360     		str	r3, [r2, #4]
1664:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 120              		.loc 1 1664 0
 121 001e 4FF0FF30 		mov	r0, #-1
 122 0022 0721     		movs	r1, #7
 123 0024 FFF7FEFF 		bl	NVIC_SetPriority
1665:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 124              		.loc 1 1665 0
 125 0028 054B     		ldr	r3, .L9
 126 002a 0022     		movs	r2, #0
 127 002c 9A60     		str	r2, [r3, #8]
1666:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 128              		.loc 1 1666 0
 129 002e 044B     		ldr	r3, .L9
 130 0030 0722     		movs	r2, #7
 131 0032 1A60     		str	r2, [r3]
1667:Generated_Source\PSoC5/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1668:Generated_Source\PSoC5/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1669:Generated_Source\PSoC5/core_cm3.h ****   return (0UL);                                                     /* Function successful */
 132              		.loc 1 1669 0
 133 0034 0023     		movs	r3, #0
 134              	.L8:
1670:Generated_Source\PSoC5/core_cm3.h **** }
 135              		.loc 1 1670 0
 136 0036 1846     		mov	r0, r3
 137 0038 0837     		adds	r7, r7, #8
 138              		.cfi_def_cfa_offset 8
 139 003a BD46     		mov	sp, r7
 140              		.cfi_def_cfa_register 13
 141              		@ sp needed
 142 003c 80BD     		pop	{r7, pc}
 143              	.L10:
 144 003e 00BF     		.align	2
 145              	.L9:
 146 0040 10E000E0 		.word	-536813552
 147              		.cfi_endproc
 148              	.LFE59:
 149              		.size	SysTick_Config, .-SysTick_Config
 150              		.comm	bIndex,1,1
 151              		.section	.text.CAN_1_SendMsg,"ax",%progbits
 152              		.align	2
 153              		.global	CAN_1_SendMsg
 154              		.thumb
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 33


 155              		.thumb_func
 156              		.type	CAN_1_SendMsg, %function
 157              	CAN_1_SendMsg:
 158              	.LFB63:
 159              		.file 2 "Generated_Source\\PSoC5/CAN_1_TX_RX_func.c"
   1:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * File Name: CAN_1_TX_RX_func.c
   3:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Version 3.0
   4:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
   5:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Description:
   6:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  There are functions process "Full" Receive and Transmit mailboxes:
   7:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *     - CAN_1_SendMsg0-7();
   8:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *     - CAN_1_ReceiveMsg0-15();
   9:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  Transmission of message, and receive routine for "Basic" mailboxes:
  10:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *     - CAN_1_SendMsg();
  11:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *     - CAN_1_TxCancel();
  12:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *     - CAN_1_ReceiveMsg();
  13:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
  14:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  Note:
  15:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *   None
  16:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
  17:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** ********************************************************************************
  18:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation.  All rights reserved.
  19:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * You may use this file only in accordance with the license, terms, conditions,
  20:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * disclaimers, and limitations in the end user license agreement accompanying
  21:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * the software package with which this file was provided.
  22:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *******************************************************************************/
  23:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  24:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #include "CAN_1.h"
  25:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  26:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  27:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** /* `#START TX_RX_FUNCTION` */
  28:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  29:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #define DATALENGTH1 0x08
  30:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** extern uint8 TxMessage1[8];
  31:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** extern uint8 RxMessage1[8];
  32:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** extern uint8 RXDLC1;
  33:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** extern uint8 RxFlag1;
  34:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** uint8 bIndex;
  35:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  36:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** /* `#END` */
  37:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  38:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  39:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** /*******************************************************************************
  40:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * FUNCTION NAME:   CAN_1_SendMsg
  41:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** ********************************************************************************
  42:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
  43:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Summary:
  44:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  This function is Send Message from one of Basic mailboxes. The function loops
  45:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  through the transmit message buffer designed as Basic CAN mailboxes for the
  46:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  first free available and sends from it. The number of retries is limited.
  47:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
  48:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Parameters:
  49:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  message: The pointer to a structure that contains all required data to send
  50:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *           messages.
  51:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
  52:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Return:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 34


  53:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  Indication if message has been sent.
  54:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *   Define                             Description
  55:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *    CYRET_SUCCESS                      The function passed successfully
  56:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *    CAN_1_FAIL              The function failed
  57:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
  58:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *******************************************************************************/
  59:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** uint8 CAN_1_SendMsg(const CAN_1_TX_MSG *message) 
  60:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** {
 160              		.loc 2 60 0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 24
 163              		@ frame_needed = 1, uses_anonymous_args = 0
 164              		@ link register save eliminated.
 165 0000 80B4     		push	{r7}
 166              		.cfi_def_cfa_offset 4
 167              		.cfi_offset 7, -4
 168 0002 87B0     		sub	sp, sp, #28
 169              		.cfi_def_cfa_offset 32
 170 0004 00AF     		add	r7, sp, #0
 171              		.cfi_def_cfa_register 7
 172 0006 7860     		str	r0, [r7, #4]
  61:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 i, j, shift;
  62:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 retry = 0u;
 173              		.loc 2 62 0
 174 0008 0023     		movs	r3, #0
 175 000a 3B75     		strb	r3, [r7, #20]
  63:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 result = CAN_1_FAIL;
 176              		.loc 2 63 0
 177 000c 0123     		movs	r3, #1
 178 000e FB74     		strb	r3, [r7, #19]
  64:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint32 regTemp;
  65:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  66:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     while (retry < CAN_1_RETRY_NUMBER)
 179              		.loc 2 66 0
 180 0010 A2E0     		b	.L12
 181              	.L31:
  67:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
  68:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         shift = 1u;    /* Start from first mailbox */
 182              		.loc 2 68 0
 183 0012 0123     		movs	r3, #1
 184 0014 7B75     		strb	r3, [r7, #21]
  69:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         for (i = 0u; i < CAN_1_NUMBER_OF_TX_MAILBOXES; i++)
 185              		.loc 2 69 0
 186 0016 0023     		movs	r3, #0
 187 0018 FB75     		strb	r3, [r7, #23]
 188 001a 92E0     		b	.L13
 189              	.L28:
  70:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         {
  71:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             /* Find Basic TX mailboxes */
  72:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_MAILBOX_TYPE & shift) == 0u)
 190              		.loc 2 72 0
 191 001c 7B7D     		ldrb	r3, [r7, #21]
 192 001e 03F00103 		and	r3, r3, #1
 193 0022 DBB2     		uxtb	r3, r3
 194 0024 002B     		cmp	r3, #0
 195 0026 40F08280 		bne	.L14
  73:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 35


  74:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* Find free mailbox */
  75:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #if (CY_PSOC3 || CY_PSOC5)
  76:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     if ((CAN_1_BUF_SR_REG.byte[2] & shift) == 0u)
 196              		.loc 2 76 0
 197 002a 514B     		ldr	r3, .L33
 198 002c 9B78     		ldrb	r3, [r3, #2]
 199 002e DAB2     		uxtb	r2, r3
 200 0030 7B7D     		ldrb	r3, [r7, #21]
 201 0032 1340     		ands	r3, r3, r2
 202 0034 DBB2     		uxtb	r3, r3
 203 0036 002B     		cmp	r3, #0
 204 0038 79D1     		bne	.L14
  77:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #else  /* CY_PSOC4 */
  78:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     if ((CAN_1_BUF_SR_REG &
  79:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         (uint32) ((uint32) shift << CAN_1_TWO_BYTE_OFFSET)) == 0u)
  80:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CY_PSOC3 || CY_PSOC5 */
  81:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     {
  82:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         regTemp = 0u;
 205              		.loc 2 82 0
 206 003a 0023     		movs	r3, #0
 207 003c FB60     		str	r3, [r7, #12]
  83:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  84:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         /* Set message parameters */
  85:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         if (message->rtr != CAN_1_STANDARD_MESSAGE)
 208              		.loc 2 85 0
 209 003e 7B68     		ldr	r3, [r7, #4]
 210 0040 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 211 0042 002B     		cmp	r3, #0
 212 0044 02D0     		beq	.L15
  86:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
  87:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             regTemp = CAN_1_TX_RTR_MASK;    /* RTR message Enable */
 213              		.loc 2 87 0
 214 0046 4FF40013 		mov	r3, #2097152
 215 004a FB60     		str	r3, [r7, #12]
 216              	.L15:
  88:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         }
  89:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
  90:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         if (message->ide == CAN_1_STANDARD_MESSAGE)
 217              		.loc 2 90 0
 218 004c 7B68     		ldr	r3, [r7, #4]
 219 004e 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 220 0050 002B     		cmp	r3, #0
 221 0052 09D1     		bne	.L16
  91:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
  92:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             CAN_1_SET_TX_ID_STANDARD_MSG(i, message->id);
 222              		.loc 2 92 0
 223 0054 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 224 0056 1A01     		lsls	r2, r3, #4
 225 0058 464B     		ldr	r3, .L33+4
 226 005a 1344     		add	r3, r3, r2
 227 005c 0433     		adds	r3, r3, #4
 228 005e 7A68     		ldr	r2, [r7, #4]
 229 0060 1268     		ldr	r2, [r2]
 230 0062 5205     		lsls	r2, r2, #21
 231 0064 1A60     		str	r2, [r3]
 232 0066 0CE0     		b	.L17
 233              	.L16:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 36


  93:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         }
  94:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         else
  95:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
  96:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             regTemp |= CAN_1_TX_IDE_MASK;
 234              		.loc 2 96 0
 235 0068 FB68     		ldr	r3, [r7, #12]
 236 006a 43F48013 		orr	r3, r3, #1048576
 237 006e FB60     		str	r3, [r7, #12]
  97:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             CAN_1_SET_TX_ID_EXTENDED_MSG(i, message->id);
 238              		.loc 2 97 0
 239 0070 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 240 0072 1A01     		lsls	r2, r3, #4
 241 0074 3F4B     		ldr	r3, .L33+4
 242 0076 1344     		add	r3, r3, r2
 243 0078 0433     		adds	r3, r3, #4
 244 007a 7A68     		ldr	r2, [r7, #4]
 245 007c 1268     		ldr	r2, [r2]
 246 007e D200     		lsls	r2, r2, #3
 247 0080 1A60     		str	r2, [r3]
 248              	.L17:
  98:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         }
  99:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 100:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         if (message->dlc < CAN_1_TX_DLC_MAX_VALUE)
 249              		.loc 2 100 0
 250 0082 7B68     		ldr	r3, [r7, #4]
 251 0084 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 252 0086 072B     		cmp	r3, #7
 253 0088 06D8     		bhi	.L18
 101:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
 102:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             regTemp |= ((uint32) message->dlc) << CAN_1_TWO_BYTE_OFFSET;
 254              		.loc 2 102 0
 255 008a 7B68     		ldr	r3, [r7, #4]
 256 008c 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 257 008e 1B04     		lsls	r3, r3, #16
 258 0090 FA68     		ldr	r2, [r7, #12]
 259 0092 1343     		orrs	r3, r3, r2
 260 0094 FB60     		str	r3, [r7, #12]
 261 0096 03E0     		b	.L19
 262              	.L18:
 103:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         }
 104:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         else
 105:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
 106:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             regTemp |= CAN_1_TX_DLC_UPPER_VALUE;
 263              		.loc 2 106 0
 264 0098 FB68     		ldr	r3, [r7, #12]
 265 009a 43F40023 		orr	r3, r3, #524288
 266 009e FB60     		str	r3, [r7, #12]
 267              	.L19:
 107:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         }
 108:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 109:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         if (message->irq != CAN_1_TRANSMIT_INT_DISABLE)
 268              		.loc 2 109 0
 269 00a0 7B68     		ldr	r3, [r7, #4]
 270 00a2 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 271 00a4 002B     		cmp	r3, #0
 272 00a6 03D0     		beq	.L20
 110:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 37


 111:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             regTemp |= CAN_1_TX_INT_ENABLE_MASK;    /* Transmit Interrupt Enable */
 273              		.loc 2 111 0
 274 00a8 FB68     		ldr	r3, [r7, #12]
 275 00aa 43F00403 		orr	r3, r3, #4
 276 00ae FB60     		str	r3, [r7, #12]
 277              	.L20:
 112:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         }
 113:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 114:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         for (j = 0u; (j < message->dlc) && (j < CAN_1_TX_DLC_MAX_VALUE); j++)
 278              		.loc 2 114 0
 279 00b0 0023     		movs	r3, #0
 280 00b2 BB75     		strb	r3, [r7, #22]
 281 00b4 17E0     		b	.L21
 282              	.L25:
 115:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
 116:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             #if (CY_PSOC3 || CY_PSOC5)
 117:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                                 CAN_1_TX_DATA_BYTE(i, j) = message->msg->byte[j];
 283              		.loc 2 117 0
 284 00b6 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 285 00b8 1A01     		lsls	r2, r3, #4
 286 00ba 2E4B     		ldr	r3, .L33+4
 287 00bc 1344     		add	r3, r3, r2
 288 00be BA7D     		ldrb	r2, [r7, #22]	@ zero_extendqisi2
 289 00c0 032A     		cmp	r2, #3
 290 00c2 03D9     		bls	.L22
 291              		.loc 2 117 0 is_stmt 0 discriminator 1
 292 00c4 BA7D     		ldrb	r2, [r7, #22]	@ zero_extendqisi2
 293 00c6 C2F10B02 		rsb	r2, r2, #11
 294 00ca 02E0     		b	.L23
 295              	.L22:
 296              		.loc 2 117 0 discriminator 2
 297 00cc BA7D     		ldrb	r2, [r7, #22]	@ zero_extendqisi2
 298 00ce C2F10302 		rsb	r2, r2, #3
 299              	.L23:
 300              		.loc 2 117 0 discriminator 4
 301 00d2 7968     		ldr	r1, [r7, #4]
 302 00d4 8868     		ldr	r0, [r1, #8]
 303 00d6 B97D     		ldrb	r1, [r7, #22]	@ zero_extendqisi2
 304 00d8 415C     		ldrb	r1, [r0, r1]	@ zero_extendqisi2
 305 00da 1344     		add	r3, r3, r2
 306 00dc 0A46     		mov	r2, r1
 307 00de 1A72     		strb	r2, [r3, #8]
 114:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
 308              		.loc 2 114 0 is_stmt 1 discriminator 4
 309 00e0 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 310 00e2 0133     		adds	r3, r3, #1
 311 00e4 BB75     		strb	r3, [r7, #22]
 312              	.L21:
 114:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
 313              		.loc 2 114 0 is_stmt 0 discriminator 2
 314 00e6 7B68     		ldr	r3, [r7, #4]
 315 00e8 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 316 00ea BA7D     		ldrb	r2, [r7, #22]	@ zero_extendqisi2
 317 00ec 9A42     		cmp	r2, r3
 318 00ee 02D2     		bcs	.L24
 114:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         {
 319              		.loc 2 114 0 discriminator 3
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 38


 320 00f0 BB7D     		ldrb	r3, [r7, #22]	@ zero_extendqisi2
 321 00f2 072B     		cmp	r3, #7
 322 00f4 DFD9     		bls	.L25
 323              	.L24:
 118:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             #else /* CY_PSOC4 */
 119:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                                 CAN_1_TX_DATA_BYTE(i, j, message->msg->byte[j]);
 120:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             #endif /* CY_PSOC3 || CY_PSOC5 */
 121:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         }
 122:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 123:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         /* Disable isr */
 124:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     CyIntDisable(CAN_1_ISR_NUMBER);
 324              		.loc 2 124 0 is_stmt 1
 325 00f6 204B     		ldr	r3, .L33+8
 326 00f8 4FF48032 		mov	r2, #65536
 327 00fc 1A60     		str	r2, [r3]
 125:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 126:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         /* WPN[23] and WPN[3] set to 1 for write to CAN Control reg */
 127:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         CY_SET_REG32(CAN_1_TX_CMD_PTR(i), (regTemp | CAN_1_TX_WPN_SET));
 328              		.loc 2 127 0
 329 00fe FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 330 0100 1A01     		lsls	r2, r3, #4
 331 0102 1C4B     		ldr	r3, .L33+4
 332 0104 1344     		add	r3, r3, r2
 333 0106 1A46     		mov	r2, r3
 334 0108 FB68     		ldr	r3, [r7, #12]
 335 010a 43F40003 		orr	r3, r3, #8388608
 336 010e 43F00803 		orr	r3, r3, #8
 337 0112 1360     		str	r3, [r2]
 128:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 129:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         #if (CY_PSOC3 || CY_PSOC5)
 130:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             CY_SET_REG32(CAN_1_TX_CMD_PTR(i), CAN_1_SEND_MESSAGE);
 338              		.loc 2 130 0
 339 0114 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 340 0116 1A01     		lsls	r2, r3, #4
 341 0118 164B     		ldr	r3, .L33+4
 342 011a 1344     		add	r3, r3, r2
 343 011c 1A46     		mov	r2, r3
 344 011e 0123     		movs	r3, #1
 345 0120 1360     		str	r3, [r2]
 131:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         #else /* CY_PSOC4 */
 132:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             if (message->sst != CAN_1_STANDARD_MESSAGE)
 133:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             {
 134:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                                 /* Single Shot Transmission */
 135:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                                 CAN_1_TX_CMD_REG(i) |= CAN_1_SEND_MESSAGE |
 136:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                                 CAN_1_TX_ABORT_MASK;
 137:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             }
 138:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             else
 139:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             {
 140:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                                 CAN_1_TX_CMD_REG(i) |= CAN_1_SEND_MESSAGE;
 141:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                             }
 142:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         #endif /* CY_PSOC3 || CY_PSOC5 */
 143:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 144:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         /* Enable isr */
 145:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     CyIntEnable(CAN_1_ISR_NUMBER);
 346              		.loc 2 145 0
 347 0122 164B     		ldr	r3, .L33+12
 348 0124 4FF48032 		mov	r2, #65536
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 39


 349 0128 1A60     		str	r2, [r3]
 146:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 147:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                         result = CYRET_SUCCESS;
 350              		.loc 2 147 0
 351 012a 0023     		movs	r3, #0
 352 012c FB74     		strb	r3, [r7, #19]
 353              	.L14:
 148:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     }
 149:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 150:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             shift <<= 1u;
 354              		.loc 2 150 0
 355 012e 7B7D     		ldrb	r3, [r7, #21]
 356 0130 5B00     		lsls	r3, r3, #1
 357 0132 7B75     		strb	r3, [r7, #21]
 151:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if (result == CYRET_SUCCESS)
 358              		.loc 2 151 0
 359 0134 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 360 0136 002B     		cmp	r3, #0
 361 0138 00D1     		bne	.L26
 152:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 153:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 break;
 362              		.loc 2 153 0
 363 013a 06E0     		b	.L27
 364              	.L26:
  69:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         {
 365              		.loc 2 69 0 discriminator 2
 366 013c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 367 013e 0133     		adds	r3, r3, #1
 368 0140 FB75     		strb	r3, [r7, #23]
 369              	.L13:
  69:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         {
 370              		.loc 2 69 0 is_stmt 0 discriminator 1
 371 0142 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 372 0144 072B     		cmp	r3, #7
 373 0146 7FF669AF 		bls	.L28
 374              	.L27:
 154:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 155:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         }
 156:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         if (result == CYRET_SUCCESS)
 375              		.loc 2 156 0 is_stmt 1
 376 014a FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 377 014c 002B     		cmp	r3, #0
 378 014e 00D1     		bne	.L29
 157:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         {
 158:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             break;
 379              		.loc 2 158 0
 380 0150 06E0     		b	.L30
 381              	.L29:
 159:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         }
 160:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         else
 161:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         {
 162:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             retry++;
 382              		.loc 2 162 0
 383 0152 3B7D     		ldrb	r3, [r7, #20]	@ zero_extendqisi2
 384 0154 0133     		adds	r3, r3, #1
 385 0156 3B75     		strb	r3, [r7, #20]
 386              	.L12:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 40


  66:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 387              		.loc 2 66 0
 388 0158 3B7D     		ldrb	r3, [r7, #20]	@ zero_extendqisi2
 389 015a 022B     		cmp	r3, #2
 390 015c 7FF659AF 		bls	.L31
 391              	.L30:
 163:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         }
 164:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 165:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 166:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     return (result);
 392              		.loc 2 166 0
 393 0160 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
 167:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** }
 394              		.loc 2 167 0
 395 0162 1846     		mov	r0, r3
 396 0164 1C37     		adds	r7, r7, #28
 397              		.cfi_def_cfa_offset 4
 398 0166 BD46     		mov	sp, r7
 399              		.cfi_def_cfa_register 13
 400              		@ sp needed
 401 0168 5DF8047B 		ldr	r7, [sp], #4
 402              		.cfi_restore 7
 403              		.cfi_def_cfa_offset 0
 404 016c 7047     		bx	lr
 405              	.L34:
 406 016e 00BF     		.align	2
 407              	.L33:
 408 0170 08A00040 		.word	1073782792
 409 0174 20A00040 		.word	1073782816
 410 0178 80E100E0 		.word	-536813184
 411 017c 00E100E0 		.word	-536813312
 412              		.cfi_endproc
 413              	.LFE63:
 414              		.size	CAN_1_SendMsg, .-CAN_1_SendMsg
 415              		.section	.text.CAN_1_TxCancel,"ax",%progbits
 416              		.align	2
 417              		.global	CAN_1_TxCancel
 418              		.thumb
 419              		.thumb_func
 420              		.type	CAN_1_TxCancel, %function
 421              	CAN_1_TxCancel:
 422              	.LFB64:
 168:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 169:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 170:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * FUNCTION NAME:   CAN_1_TxCancel
 172:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** ********************************************************************************
 173:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 174:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Summary:
 175:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  This function cancels transmission of a message that has been queued to be
 176:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  transmitted. Values between 0 and 7 are valid.
 177:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 178:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Parameters:
 179:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  bufferId: The mailbox number.
 180:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 181:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Return:
 182:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  None.
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 41


 183:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 184:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *******************************************************************************/
 185:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** void CAN_1_TxCancel(uint8 bufferId) 
 186:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** {
 423              		.loc 2 186 0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 8
 426              		@ frame_needed = 1, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 428 0000 80B4     		push	{r7}
 429              		.cfi_def_cfa_offset 4
 430              		.cfi_offset 7, -4
 431 0002 83B0     		sub	sp, sp, #12
 432              		.cfi_def_cfa_offset 16
 433 0004 00AF     		add	r7, sp, #0
 434              		.cfi_def_cfa_register 7
 435 0006 0346     		mov	r3, r0
 436 0008 FB71     		strb	r3, [r7, #7]
 187:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     if (bufferId < CAN_1_NUMBER_OF_TX_MAILBOXES)
 437              		.loc 2 187 0
 438 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 439 000c 072B     		cmp	r3, #7
 440 000e 12D8     		bhi	.L35
 188:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 189:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         CAN_1_TX_ABORT_MESSAGE(bufferId);
 441              		.loc 2 189 0
 442 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 443 0012 1A01     		lsls	r2, r3, #4
 444 0014 0A4B     		ldr	r3, .L37
 445 0016 1344     		add	r3, r3, r2
 446 0018 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 447 001a 1101     		lsls	r1, r2, #4
 448 001c 084A     		ldr	r2, .L37
 449 001e 0A44     		add	r2, r2, r1
 450 0020 1278     		ldrb	r2, [r2]
 451 0022 D2B2     		uxtb	r2, r2
 452 0024 D2B2     		uxtb	r2, r2
 453 0026 22F00302 		bic	r2, r2, #3
 454 002a D2B2     		uxtb	r2, r2
 455 002c 42F00202 		orr	r2, r2, #2
 456 0030 D2B2     		uxtb	r2, r2
 457 0032 D2B2     		uxtb	r2, r2
 458 0034 1A70     		strb	r2, [r3]
 459              	.L35:
 190:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 191:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** }
 460              		.loc 2 191 0
 461 0036 0C37     		adds	r7, r7, #12
 462              		.cfi_def_cfa_offset 4
 463 0038 BD46     		mov	sp, r7
 464              		.cfi_def_cfa_register 13
 465              		@ sp needed
 466 003a 5DF8047B 		ldr	r7, [sp], #4
 467              		.cfi_restore 7
 468              		.cfi_def_cfa_offset 0
 469 003e 7047     		bx	lr
 470              	.L38:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 42


 471              		.align	2
 472              	.L37:
 473 0040 20A00040 		.word	1073782816
 474              		.cfi_endproc
 475              	.LFE64:
 476              		.size	CAN_1_TxCancel, .-CAN_1_TxCancel
 477              		.section	.text.CAN_1_SendMsg0,"ax",%progbits
 478              		.align	2
 479              		.global	CAN_1_SendMsg0
 480              		.thumb
 481              		.thumb_func
 482              		.type	CAN_1_SendMsg0, %function
 483              	CAN_1_SendMsg0:
 484              	.LFB65:
 192:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 193:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 194:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX0_FUNC_ENABLE)
 195:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 196:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg0
 197:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 198:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 199:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 200:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 0. The function checks
 201:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 0 doesn't already have un-transmitted messages waiting for
 202:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 203:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
 204:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 205:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 206:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 207:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 208:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
 209:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 210:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 211:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 212:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 213:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 214:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 215:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg0(void) 
 216:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 485              		.loc 2 216 0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 8
 488              		@ frame_needed = 1, uses_anonymous_args = 0
 489              		@ link register save eliminated.
 490 0000 80B4     		push	{r7}
 491              		.cfi_def_cfa_offset 4
 492              		.cfi_offset 7, -4
 493 0002 83B0     		sub	sp, sp, #12
 494              		.cfi_def_cfa_offset 16
 495 0004 00AF     		add	r7, sp, #0
 496              		.cfi_def_cfa_register 7
 217:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 497              		.loc 2 217 0
 498 0006 0023     		movs	r3, #0
 499 0008 FB71     		strb	r3, [r7, #7]
 218:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 219:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 43


 220:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[0u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 500              		.loc 2 220 0
 501 000a 1D4B     		ldr	r3, .L47
 502 000c 1B78     		ldrb	r3, [r3]
 503 000e DBB2     		uxtb	r3, r3
 504 0010 03F00103 		and	r3, r3, #1
 505 0014 002B     		cmp	r3, #0
 506 0016 02D0     		beq	.L40
 221:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 222:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(0u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 223:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 224:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 225:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 507              		.loc 2 225 0
 508 0018 0123     		movs	r3, #1
 509 001a FB71     		strb	r3, [r7, #7]
 510 001c 29E0     		b	.L41
 511              	.L40:
 226:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 227:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 228:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 229:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_0_TRASMITTED` */
 230:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 for(bIndex=0;bIndex<DATALENGTH1;bIndex++){
 512              		.loc 2 230 0
 513 001e 194B     		ldr	r3, .L47+4
 514 0020 0022     		movs	r2, #0
 515 0022 1A70     		strb	r2, [r3]
 516 0024 1BE0     		b	.L42
 517              	.L45:
 231:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_TX_DATA_BYTE(0,bIndex) = TxMessage1[bIndex];
 518              		.loc 2 231 0
 519 0026 164A     		ldr	r2, .L47
 520 0028 164B     		ldr	r3, .L47+4
 521 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 522 002c 032B     		cmp	r3, #3
 523 002e 04D9     		bls	.L43
 524              		.loc 2 231 0 is_stmt 0 discriminator 1
 525 0030 144B     		ldr	r3, .L47+4
 526 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 527 0034 C3F10B03 		rsb	r3, r3, #11
 528 0038 03E0     		b	.L44
 529              	.L43:
 530              		.loc 2 231 0 discriminator 2
 531 003a 124B     		ldr	r3, .L47+4
 532 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 533 003e C3F10303 		rsb	r3, r3, #3
 534              	.L44:
 535              		.loc 2 231 0 discriminator 4
 536 0042 1049     		ldr	r1, .L47+4
 537 0044 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 538 0046 0846     		mov	r0, r1
 539 0048 0F49     		ldr	r1, .L47+8
 540 004a 095C     		ldrb	r1, [r1, r0]	@ zero_extendqisi2
 541 004c 1344     		add	r3, r3, r2
 542 004e 0A46     		mov	r2, r1
 543 0050 1A72     		strb	r2, [r3, #8]
 230:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_TX_DATA_BYTE(0,bIndex) = TxMessage1[bIndex];
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 44


 544              		.loc 2 230 0 is_stmt 1 discriminator 4
 545 0052 0C4B     		ldr	r3, .L47+4
 546 0054 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 547 0056 0133     		adds	r3, r3, #1
 548 0058 DAB2     		uxtb	r2, r3
 549 005a 0A4B     		ldr	r3, .L47+4
 550 005c 1A70     		strb	r2, [r3]
 551              	.L42:
 230:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_TX_DATA_BYTE(0,bIndex) = TxMessage1[bIndex];
 552              		.loc 2 230 0 is_stmt 0 discriminator 2
 553 005e 094B     		ldr	r3, .L47+4
 554 0060 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 555 0062 072B     		cmp	r3, #7
 556 0064 DFD9     		bls	.L45
 232:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 }
 233:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 234:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 235:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_0_CALLBACK
 236:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_0_Callback();
 237:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_0_CALLBACK */
 238:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 239:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(0u),
 557              		.loc 2 239 0 is_stmt 1
 558 0066 064A     		ldr	r2, .L47
 559 0068 054B     		ldr	r3, .L47
 560 006a 1B68     		ldr	r3, [r3]
 561 006c 43F00103 		orr	r3, r3, #1
 562 0070 1360     		str	r3, [r2]
 563              	.L41:
 240:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(0u)) | CAN_1_SEND_MESSAGE);
 241:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 242:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 243:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 564              		.loc 2 243 0
 565 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 244:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 566              		.loc 2 244 0
 567 0074 1846     		mov	r0, r3
 568 0076 0C37     		adds	r7, r7, #12
 569              		.cfi_def_cfa_offset 4
 570 0078 BD46     		mov	sp, r7
 571              		.cfi_def_cfa_register 13
 572              		@ sp needed
 573 007a 5DF8047B 		ldr	r7, [sp], #4
 574              		.cfi_restore 7
 575              		.cfi_def_cfa_offset 0
 576 007e 7047     		bx	lr
 577              	.L48:
 578              		.align	2
 579              	.L47:
 580 0080 20A00040 		.word	1073782816
 581 0084 00000000 		.word	bIndex
 582 0088 00000000 		.word	TxMessage1
 583              		.cfi_endproc
 584              	.LFE65:
 585              		.size	CAN_1_SendMsg0, .-CAN_1_SendMsg0
 586              		.section	.text.CAN_1_ReceiveMsg,"ax",%progbits
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 45


 587              		.align	2
 588              		.global	CAN_1_ReceiveMsg
 589              		.thumb
 590              		.thumb_func
 591              		.type	CAN_1_ReceiveMsg, %function
 592              	CAN_1_ReceiveMsg:
 593              	.LFB66:
 245:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX0_FUNC_ENABLE */
 246:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 247:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 248:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX1_FUNC_ENABLE)
 249:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 250:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg1
 251:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 252:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 253:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 254:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 1. The function checks
 255:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 1 doesn't already have un-transmitted messages waiting for
 256:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 257:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
 258:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 259:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 260:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 261:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 262:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
 263:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 264:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 265:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 266:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 267:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 268:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 269:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg1(void) 
 270:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 271:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 272:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 273:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
 274:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[1u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 275:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 276:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(1u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 277:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 278:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 279:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 280:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 281:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 282:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 283:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_1_TRASMITTED` */
 284:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 285:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 286:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 287:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_1_CALLBACK
 288:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_1_Callback();
 289:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_1_CALLBACK */
 290:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 291:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(1u),
 292:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(1u)) | CAN_1_SEND_MESSAGE);
 293:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 294:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 46


 295:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 296:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 297:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX1_FUNC_ENABLE */
 298:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 299:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 300:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX2_FUNC_ENABLE)
 301:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 302:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg2
 303:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 304:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 305:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 306:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 2. The function checks
 307:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 2 doesn't already have un-transmitted messages waiting for
 308:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 309:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
 310:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 311:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 312:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 313:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 314:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
 315:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 316:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 317:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 318:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 319:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 320:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 321:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg2(void) 
 322:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 323:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 324:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 325:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
 326:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[2u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 327:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 328:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(2u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 329:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 330:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 331:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 332:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 333:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 334:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 335:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_2_TRASMITTED` */
 336:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 337:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 338:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 339:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_2_CALLBACK
 340:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_2_Callback();
 341:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_2_CALLBACK */
 342:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 343:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(2u),
 344:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(2u)) | CAN_1_SEND_MESSAGE);
 345:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 346:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 347:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 348:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 349:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX2_FUNC_ENABLE */
 350:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 351:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 47


 352:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX3_FUNC_ENABLE)
 353:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 354:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg3
 355:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 356:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 357:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 358:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 3. The function checks
 359:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 3 doesn't already have un-transmitted messages waiting for
 360:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 361:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
 362:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 363:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 364:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 365:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 366:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
 367:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 368:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 369:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 370:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 371:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 372:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 373:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg3(void) 
 374:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 375:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 376:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 377:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
 378:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[3u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 379:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 380:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(3u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 381:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 382:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 383:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 384:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 385:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 386:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 387:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_3_TRASMITTED` */
 388:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 389:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 390:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 391:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_3_CALLBACK
 392:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_3_Callback();
 393:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_3_CALLBACK */
 394:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 395:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(3u),
 396:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(3u)) | CAN_1_SEND_MESSAGE);
 397:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 398:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 399:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 400:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 401:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX3_FUNC_ENABLE */
 402:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 403:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 404:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX4_FUNC_ENABLE)
 405:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 406:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg4
 407:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 408:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 48


 409:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 410:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 4. The function checks
 411:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 4 doesn't already have un-transmitted messages waiting for
 412:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 413:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
 414:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 415:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 416:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 417:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 418:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
 419:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 420:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 421:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 422:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 423:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 424:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 425:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg4(void) 
 426:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 427:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 428:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 429:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
 430:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[4u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 431:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 432:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(4u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 433:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 434:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 435:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 436:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 437:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 438:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 439:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_4_TRASMITTED` */
 440:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 441:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 442:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 443:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_4_CALLBACK
 444:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_4_Callback();
 445:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_4_CALLBACK */
 446:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 447:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(4u),
 448:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(4u)) | CAN_1_SEND_MESSAGE);
 449:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 450:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 451:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 452:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 453:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX4_FUNC_ENABLE */
 454:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 455:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 456:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX5_FUNC_ENABLE)
 457:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 458:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg5
 459:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 460:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 461:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 462:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 5. The function checks
 463:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 5 doesn't already have un-transmitted messages waiting for
 464:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 465:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 49


 466:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 467:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 468:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 469:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 470:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
 471:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 472:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 473:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 474:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 475:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 476:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 477:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg5(void) 
 478:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 479:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 480:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 481:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
 482:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[5u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 483:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 484:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(5u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 485:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 486:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 487:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 488:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 489:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 490:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 491:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_5_TRASMITTED` */
 492:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 493:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 494:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 495:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_5_CALLBACK
 496:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_5_Callback();
 497:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_5_CALLBACK */
 498:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 499:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(5u),
 500:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(5u)) | CAN_1_SEND_MESSAGE);
 501:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 502:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 503:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 504:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 505:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX5_FUNC_ENABLE */
 506:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 507:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 508:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX6_FUNC_ENABLE)
 509:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 510:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg6
 511:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 512:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 513:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 514:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 6. The function checks
 515:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 6 doesn't already have un-transmitted messages waiting for
 516:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 517:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
 518:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 519:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 520:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 521:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 522:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 50


 523:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 524:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 525:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 526:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 527:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 528:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 529:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg6(void) 
 530:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 531:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 532:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 533:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
 534:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[6u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 535:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 536:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(6u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 537:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 538:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 539:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 540:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 541:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 542:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 543:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_6_TRASMITTED` */
 544:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 545:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 546:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 547:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_6_CALLBACK
 548:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_6_Callback();
 549:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_6_CALLBACK */
 550:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 551:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(6u),
 552:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(6u)) | CAN_1_SEND_MESSAGE);
 553:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 554:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 555:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 556:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 557:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX6_FUNC_ENABLE */
 558:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 559:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 560:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #if (CAN_1_TX7_FUNC_ENABLE)
 561:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     /*******************************************************************************
 562:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * FUNCTION NAME:   CAN_1_SendMsg7)
 563:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     ********************************************************************************
 564:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 565:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Summary:
 566:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  This function is the entry point to Transmit Message 7. The function checks
 567:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  if mailbox 7 doesn't already have un-transmitted messages waiting for
 568:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  arbitration. If not initiate transmission of the message.
 569:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Generated only for the Transmit mailbox designed as Full.
 570:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 571:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Parameters:
 572:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  None.
 573:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
 574:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     * Return:
 575:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *  Indication if Message has been sent.
 576:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *   Define                             Description
 577:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CYRET_SUCCESS                      The function passed successfully
 578:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *    CAN_1_FAIL              The function failed
 579:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 51


 580:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     *******************************************************************************/
 581:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     uint8 CAN_1_SendMsg7(void) 
 582:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     {
 583:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         uint8 result = CYRET_SUCCESS;
 584:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 585:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #if (CY_PSOC3 || CY_PSOC5)
 586:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX[7u].txcmd.byte[0u] & CAN_1_TX_REQUEST_PENDING) != 0u)
 587:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #else  /* CY_PSOC4 */
 588:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             if ((CAN_1_TX_CMD_REG(7u) & CAN_1_TX_REQUEST_PENDING) != 0u)
 589:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         #endif /* CY_PSOC3 || CY_PSOC5 */
 590:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 591:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 result = CAN_1_FAIL;
 592:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 593:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             else
 594:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             {
 595:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#START MESSAGE_7_TRASMITTED` */
 596:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 597:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 /* `#END` */
 598:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 599:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #ifdef CAN_1_SEND_MSG_7_CALLBACK
 600:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                     CAN_1_SendMsg_7_Callback();
 601:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 #endif /* CAN_1_SEND_MSG_7_CALLBACK */
 602:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 603:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_SET_REG32(CAN_1_TX_CMD_PTR(7u),
 604:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CY_GET_REG32(CAN_1_TX_CMD_PTR(7u)) | CAN_1_SEND_MESSAGE);
 605:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             }
 606:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 607:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         return (result);
 608:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     }
 609:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** #endif /* CAN_1_TX7_FUNC_ENABLE */
 610:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 611:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 612:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** /*******************************************************************************
 613:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * FUNCTION NAME:   CAN_1_ReceiveMsg
 614:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** ********************************************************************************
 615:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 616:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Summary:
 617:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  This function is the entry point to Receive Message Interrupt for Basic
 618:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  mailboxes. Clears the Receive particular Message interrupt flag. Generated
 619:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  only if one of the Receive mailboxes is designed as Basic.
 620:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 621:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Parameters:
 622:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  rxMailbox: The mailbox number that trig Receive Message Interrupt.
 623:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 624:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Return:
 625:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  None.
 626:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 627:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** * Reentrant:
 628:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *  Depends on the Customer code.
 629:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *
 630:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** *******************************************************************************/
 631:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** void CAN_1_ReceiveMsg(uint8 rxMailbox) 
 632:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** {
 594              		.loc 2 632 0
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 8
 597              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 52


 598              		@ link register save eliminated.
 599 0000 80B4     		push	{r7}
 600              		.cfi_def_cfa_offset 4
 601              		.cfi_offset 7, -4
 602 0002 83B0     		sub	sp, sp, #12
 603              		.cfi_def_cfa_offset 16
 604 0004 00AF     		add	r7, sp, #0
 605              		.cfi_def_cfa_register 7
 606 0006 0346     		mov	r3, r0
 607 0008 FB71     		strb	r3, [r7, #7]
 633:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     #if (CY_PSOC3 || CY_PSOC5)
 634:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         if ((CAN_1_RX[rxMailbox].rxcmd.byte[0u] & CAN_1_RX_ACK_MSG) != 0u)
 608              		.loc 2 634 0
 609 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 610 000c 5A01     		lsls	r2, r3, #5
 611 000e 0D4B     		ldr	r3, .L51
 612 0010 1344     		add	r3, r3, r2
 613 0012 1B78     		ldrb	r3, [r3]
 614 0014 DBB2     		uxtb	r3, r3
 615 0016 03F00103 		and	r3, r3, #1
 616 001a 002B     		cmp	r3, #0
 617 001c 0DD0     		beq	.L49
 635:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     #else  /* CY_PSOC4 */
 636:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         if ((CAN_1_RX_CMD_REG(rxMailbox) & CAN_1_RX_ACK_MSG) != 0u)
 637:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****     #endif /* CY_PSOC3 || CY_PSOC5 */
 638:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         {
 639:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             /* `#START MESSAGE_BASIC_RECEIVED` */
 640:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             
 641:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             /* `#END` */
 642:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 643:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             #ifdef CAN_1_RECEIVE_MSG_CALLBACK
 644:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CAN_1_ReceiveMsg_Callback();
 645:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             #endif /* CAN_1_RECEIVE_MSG_CALLBACK */
 646:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** 
 647:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             #if (CY_PSOC3 || CY_PSOC5)
 648:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CAN_1_RX[rxMailbox].rxcmd.byte[0u] |= CAN_1_RX_ACK_MSG;
 618              		.loc 2 648 0
 619 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 620 0020 5A01     		lsls	r2, r3, #5
 621 0022 084B     		ldr	r3, .L51
 622 0024 1344     		add	r3, r3, r2
 623 0026 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 624 0028 5101     		lsls	r1, r2, #5
 625 002a 064A     		ldr	r2, .L51
 626 002c 0A44     		add	r2, r2, r1
 627 002e 1278     		ldrb	r2, [r2]
 628 0030 D2B2     		uxtb	r2, r2
 629 0032 42F00102 		orr	r2, r2, #1
 630 0036 D2B2     		uxtb	r2, r2
 631 0038 1A70     		strb	r2, [r3]
 632              	.L49:
 649:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             #else  /* CY_PSOC4 */
 650:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****                 CAN_1_RX_CMD_REG(rxMailbox) |= CAN_1_RX_ACK_MSG;
 651:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****             #endif /* CY_PSOC3 || CY_PSOC5 */
 652:Generated_Source\PSoC5/CAN_1_TX_RX_func.c ****         }
 653:Generated_Source\PSoC5/CAN_1_TX_RX_func.c **** }
 633              		.loc 2 653 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 53


 634 003a 0C37     		adds	r7, r7, #12
 635              		.cfi_def_cfa_offset 4
 636 003c BD46     		mov	sp, r7
 637              		.cfi_def_cfa_register 13
 638              		@ sp needed
 639 003e 5DF8047B 		ldr	r7, [sp], #4
 640              		.cfi_restore 7
 641              		.cfi_def_cfa_offset 0
 642 0042 7047     		bx	lr
 643              	.L52:
 644              		.align	2
 645              	.L51:
 646 0044 A0A00040 		.word	1073782944
 647              		.cfi_endproc
 648              	.LFE66:
 649              		.size	CAN_1_ReceiveMsg, .-CAN_1_ReceiveMsg
 650              		.comm	zero,164,4
 651              		.comm	one,164,4
 652              		.comm	two,164,4
 653              		.comm	three,164,4
 654              		.comm	four,164,4
 655              		.comm	five,164,4
 656              		.comm	left,168,4
 657              		.comm	right,168,4
 658              		.bss
 659              		.align	2
 660              	temp_enable:
 661 0000 00000000 		.space	8
 661      00000000 
 662              		.comm	TxMessage1,8,4
 663              		.comm	RxMessage1,8,4
 664              		.comm	RXDLC1,1,1
 665              		.comm	RxFlag1,1,1
 666              		.global	timer
 667              		.align	2
 668              		.type	timer, %object
 669              		.size	timer, 4
 670              	timer:
 671 0008 00000000 		.space	4
 672              		.section	.rodata
 673              		.align	2
 674              		.type	window_config, %object
 675              		.size	window_config, 8
 676              	window_config:
 677 0000 00000000 		.space	8
 677      00000000 
 678              		.align	2
 679              		.type	enable_config, %object
 680              		.size	enable_config, 8
 681              	enable_config:
 682 0008 00000000 		.space	8
 682      00000000 
 683              		.align	2
 684              		.type	rate_config, %object
 685              		.size	rate_config, 16
 686              	rate_config:
 687 0010 00000000 		.space	16
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 54


 687      00000000 
 687      00000000 
 687      00000000 
 688              		.section	.text.SysTick_ISR,"ax",%progbits
 689              		.align	2
 690              		.global	SysTick_ISR
 691              		.thumb
 692              		.thumb_func
 693              		.type	SysTick_ISR, %function
 694              	SysTick_ISR:
 695              	.LFB67:
 696              		.file 3 ".\\main.c"
   1:.\main.c      **** /******************************************************************************
   2:.\main.c      **** * C-CAN
   3:.\main.c      **** * UNCA MOTORSPORTS
   4:.\main.c      **** *******************************************************************************/
   5:.\main.c      **** 
   6:.\main.c      **** #include <device.h>
   7:.\main.c      **** #include "stdio.h"
   8:.\main.c      **** #include "stdlib.h"
   9:.\main.c      **** #include "string.h"
  10:.\main.c      **** #include "CAN_1_TX_RX_func.c"
  11:.\main.c      **** #include "C-CAN.h"
  12:.\main.c      **** 
  13:.\main.c      **** /*Debug Defines*/
  14:.\main.c      **** //#define DEBUG_MULTIRATE
  15:.\main.c      **** 
  16:.\main.c      **** #define LOOP
  17:.\main.c      **** 
  18:.\main.c      **** /* Project Defines */
  19:.\main.c      **** 
  20:.\main.c      **** #define FALSE  0
  21:.\main.c      **** #define TRUE   1
  22:.\main.c      **** #define BUFF 64
  23:.\main.c      ****     
  24:.\main.c      **** #define TIMER_RATE 500000
  25:.\main.c      ****      
  26:.\main.c      **** uint32 timer = 0;
  27:.\main.c      **** 
  28:.\main.c      **** static const uint8 CYCODE window_config[8] = {0,0,0,0,0,0,0,0};
  29:.\main.c      **** static const bool  CYCODE enable_config[8] = {0,0,0,0,0,0,0,0};
  30:.\main.c      **** static const uint8 CYCODE rate_config[16]  = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};
  31:.\main.c      **** 
  32:.\main.c      **** #ifdef LOOP
  33:.\main.c      **** CY_ISR(SysTick_ISR)
  34:.\main.c      **** {
 697              		.loc 3 34 0
 698              		.cfi_startproc
 699              		@ args = 0, pretend = 0, frame = 0
 700              		@ frame_needed = 1, uses_anonymous_args = 0
 701 0000 98B5     		push	{r3, r4, r7, lr}
 702              		.cfi_def_cfa_offset 16
 703              		.cfi_offset 3, -16
 704              		.cfi_offset 4, -12
 705              		.cfi_offset 7, -8
 706              		.cfi_offset 14, -4
 707 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 55


 708              		.cfi_def_cfa_register 7
  35:.\main.c      ****     timer++;
 709              		.loc 3 35 0
 710 0004 4A4B     		ldr	r3, .L63
 711 0006 1B68     		ldr	r3, [r3]
 712 0008 0133     		adds	r3, r3, #1
 713 000a 494A     		ldr	r2, .L63
 714 000c 1360     		str	r3, [r2]
  36:.\main.c      ****     if (timer   % GetRate(&zero.sensor)  == 0) { SetFlag(&zero.sensor,  TRUE); }
 715              		.loc 3 36 0
 716 000e 484B     		ldr	r3, .L63
 717 0010 1C68     		ldr	r4, [r3]
 718 0012 4848     		ldr	r0, .L63+4
 719 0014 FFF7FEFF 		bl	GetRate
 720 0018 0346     		mov	r3, r0
 721 001a B4FBF3F2 		udiv	r2, r4, r3
 722 001e 03FB02F3 		mul	r3, r3, r2
 723 0022 E31A     		subs	r3, r4, r3
 724 0024 002B     		cmp	r3, #0
 725 0026 03D1     		bne	.L54
 726              		.loc 3 36 0 is_stmt 0 discriminator 1
 727 0028 4248     		ldr	r0, .L63+4
 728 002a 0121     		movs	r1, #1
 729 002c FFF7FEFF 		bl	SetFlag
 730              	.L54:
  37:.\main.c      ****     if ((timer) % GetRate(&one.sensor)   == 0) { SetFlag(&one.sensor,   TRUE); }
 731              		.loc 3 37 0 is_stmt 1
 732 0030 3F4B     		ldr	r3, .L63
 733 0032 1C68     		ldr	r4, [r3]
 734 0034 4048     		ldr	r0, .L63+8
 735 0036 FFF7FEFF 		bl	GetRate
 736 003a 0346     		mov	r3, r0
 737 003c B4FBF3F2 		udiv	r2, r4, r3
 738 0040 03FB02F3 		mul	r3, r3, r2
 739 0044 E31A     		subs	r3, r4, r3
 740 0046 002B     		cmp	r3, #0
 741 0048 03D1     		bne	.L55
 742              		.loc 3 37 0 is_stmt 0 discriminator 1
 743 004a 3B48     		ldr	r0, .L63+8
 744 004c 0121     		movs	r1, #1
 745 004e FFF7FEFF 		bl	SetFlag
 746              	.L55:
  38:.\main.c      ****     if ((timer) % GetRate(&two.sensor)   == 0) { SetFlag(&two.sensor,   TRUE); }
 747              		.loc 3 38 0 is_stmt 1
 748 0052 374B     		ldr	r3, .L63
 749 0054 1C68     		ldr	r4, [r3]
 750 0056 3948     		ldr	r0, .L63+12
 751 0058 FFF7FEFF 		bl	GetRate
 752 005c 0346     		mov	r3, r0
 753 005e B4FBF3F2 		udiv	r2, r4, r3
 754 0062 03FB02F3 		mul	r3, r3, r2
 755 0066 E31A     		subs	r3, r4, r3
 756 0068 002B     		cmp	r3, #0
 757 006a 03D1     		bne	.L56
 758              		.loc 3 38 0 is_stmt 0 discriminator 1
 759 006c 3348     		ldr	r0, .L63+12
 760 006e 0121     		movs	r1, #1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 56


 761 0070 FFF7FEFF 		bl	SetFlag
 762              	.L56:
  39:.\main.c      ****     if ((timer) % GetRate(&three.sensor) == 0) { SetFlag(&three.sensor, TRUE); }
 763              		.loc 3 39 0 is_stmt 1
 764 0074 2E4B     		ldr	r3, .L63
 765 0076 1C68     		ldr	r4, [r3]
 766 0078 3148     		ldr	r0, .L63+16
 767 007a FFF7FEFF 		bl	GetRate
 768 007e 0346     		mov	r3, r0
 769 0080 B4FBF3F2 		udiv	r2, r4, r3
 770 0084 03FB02F3 		mul	r3, r3, r2
 771 0088 E31A     		subs	r3, r4, r3
 772 008a 002B     		cmp	r3, #0
 773 008c 03D1     		bne	.L57
 774              		.loc 3 39 0 is_stmt 0 discriminator 1
 775 008e 2C48     		ldr	r0, .L63+16
 776 0090 0121     		movs	r1, #1
 777 0092 FFF7FEFF 		bl	SetFlag
 778              	.L57:
  40:.\main.c      ****     if ((timer) % GetRate(&four.sensor)  == 0) { SetFlag(&four.sensor,  TRUE); }
 779              		.loc 3 40 0 is_stmt 1
 780 0096 264B     		ldr	r3, .L63
 781 0098 1C68     		ldr	r4, [r3]
 782 009a 2A48     		ldr	r0, .L63+20
 783 009c FFF7FEFF 		bl	GetRate
 784 00a0 0346     		mov	r3, r0
 785 00a2 B4FBF3F2 		udiv	r2, r4, r3
 786 00a6 03FB02F3 		mul	r3, r3, r2
 787 00aa E31A     		subs	r3, r4, r3
 788 00ac 002B     		cmp	r3, #0
 789 00ae 03D1     		bne	.L58
 790              		.loc 3 40 0 is_stmt 0 discriminator 1
 791 00b0 2448     		ldr	r0, .L63+20
 792 00b2 0121     		movs	r1, #1
 793 00b4 FFF7FEFF 		bl	SetFlag
 794              	.L58:
  41:.\main.c      ****     if ((timer) % GetRate(&five.sensor)  == 0) { SetFlag(&five.sensor,  TRUE); }
 795              		.loc 3 41 0 is_stmt 1
 796 00b8 1D4B     		ldr	r3, .L63
 797 00ba 1C68     		ldr	r4, [r3]
 798 00bc 2248     		ldr	r0, .L63+24
 799 00be FFF7FEFF 		bl	GetRate
 800 00c2 0346     		mov	r3, r0
 801 00c4 B4FBF3F2 		udiv	r2, r4, r3
 802 00c8 03FB02F3 		mul	r3, r3, r2
 803 00cc E31A     		subs	r3, r4, r3
 804 00ce 002B     		cmp	r3, #0
 805 00d0 03D1     		bne	.L59
 806              		.loc 3 41 0 is_stmt 0 discriminator 1
 807 00d2 1D48     		ldr	r0, .L63+24
 808 00d4 0121     		movs	r1, #1
 809 00d6 FFF7FEFF 		bl	SetFlag
 810              	.L59:
  42:.\main.c      ****     if ((timer) % GetRate(&left.sensor)  == 0) { SetFlag(&left.sensor,  TRUE); }
 811              		.loc 3 42 0 is_stmt 1
 812 00da 154B     		ldr	r3, .L63
 813 00dc 1C68     		ldr	r4, [r3]
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 57


 814 00de 1B48     		ldr	r0, .L63+28
 815 00e0 FFF7FEFF 		bl	GetRate
 816 00e4 0346     		mov	r3, r0
 817 00e6 B4FBF3F2 		udiv	r2, r4, r3
 818 00ea 03FB02F3 		mul	r3, r3, r2
 819 00ee E31A     		subs	r3, r4, r3
 820 00f0 002B     		cmp	r3, #0
 821 00f2 03D1     		bne	.L60
 822              		.loc 3 42 0 is_stmt 0 discriminator 1
 823 00f4 1548     		ldr	r0, .L63+28
 824 00f6 0121     		movs	r1, #1
 825 00f8 FFF7FEFF 		bl	SetFlag
 826              	.L60:
  43:.\main.c      ****     if ((timer) % GetRate(&right.sensor) == 0) { SetFlag(&right.sensor, TRUE); }
 827              		.loc 3 43 0 is_stmt 1
 828 00fc 0C4B     		ldr	r3, .L63
 829 00fe 1C68     		ldr	r4, [r3]
 830 0100 1348     		ldr	r0, .L63+32
 831 0102 FFF7FEFF 		bl	GetRate
 832 0106 0346     		mov	r3, r0
 833 0108 B4FBF3F2 		udiv	r2, r4, r3
 834 010c 03FB02F3 		mul	r3, r3, r2
 835 0110 E31A     		subs	r3, r4, r3
 836 0112 002B     		cmp	r3, #0
 837 0114 03D1     		bne	.L61
 838              		.loc 3 43 0 is_stmt 0 discriminator 1
 839 0116 0E48     		ldr	r0, .L63+32
 840 0118 0121     		movs	r1, #1
 841 011a FFF7FEFF 		bl	SetFlag
 842              	.L61:
  44:.\main.c      ****     //if ((timer) % 500 == 0) { Config();}
  45:.\main.c      ****     if (timer >= TIMER_RATE)        { timer = 0; }
 843              		.loc 3 45 0 is_stmt 1
 844 011e 044B     		ldr	r3, .L63
 845 0120 1B68     		ldr	r3, [r3]
 846 0122 0C4A     		ldr	r2, .L63+36
 847 0124 9342     		cmp	r3, r2
 848 0126 02D9     		bls	.L53
 849              		.loc 3 45 0 is_stmt 0 discriminator 1
 850 0128 014B     		ldr	r3, .L63
 851 012a 0022     		movs	r2, #0
 852 012c 1A60     		str	r2, [r3]
 853              	.L53:
  46:.\main.c      **** }
 854              		.loc 3 46 0 is_stmt 1
 855 012e 98BD     		pop	{r3, r4, r7, pc}
 856              	.L64:
 857              		.align	2
 858              	.L63:
 859 0130 00000000 		.word	timer
 860 0134 00000000 		.word	zero
 861 0138 00000000 		.word	one
 862 013c 00000000 		.word	two
 863 0140 00000000 		.word	three
 864 0144 00000000 		.word	four
 865 0148 00000000 		.word	five
 866 014c 00000000 		.word	left
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 58


 867 0150 00000000 		.word	right
 868 0154 1FA10700 		.word	499999
 869              		.cfi_endproc
 870              	.LFE67:
 871              		.size	SysTick_ISR, .-SysTick_ISR
 872              		.section	.rodata
 873              		.align	2
 874              	.LC0:
 875 0020 0A0D434F 		.ascii	"\012\015COM Port Open\012\015\000"
 875      4D20506F 
 875      7274204F 
 875      70656E0A 
 875      0D00
 876 0032 0000     		.section	.text.main,"ax",%progbits
 877              		.align	2
 878              		.global	main
 879              		.thumb
 880              		.thumb_func
 881              		.type	main, %function
 882              	main:
 883              	.LFB68:
  47:.\main.c      **** #endif
  48:.\main.c      **** 
  49:.\main.c      **** int main()
  50:.\main.c      **** {
 884              		.loc 3 50 0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 80
 887              		@ frame_needed = 1, uses_anonymous_args = 0
 888 0000 80B5     		push	{r7, lr}
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 7, -8
 891              		.cfi_offset 14, -4
 892 0002 94B0     		sub	sp, sp, #80
 893              		.cfi_def_cfa_offset 88
 894 0004 00AF     		add	r7, sp, #0
 895              		.cfi_def_cfa_register 7
  51:.\main.c      ****     char TransmitBuffer[TRANSMIT_BUFFER_SIZE];
  52:.\main.c      **** 
  53:.\main.c      ****     /* Start the components */
  54:.\main.c      ****     ADC_SAR_1_Start();
 896              		.loc 3 54 0
 897 0006 FFF7FEFF 		bl	ADC_SAR_1_Start
  55:.\main.c      ****     UART_1_Start();
 898              		.loc 3 55 0
 899 000a FFF7FEFF 		bl	UART_1_Start
  56:.\main.c      ****     AMux_1_Start();
 900              		.loc 3 56 0
 901 000e FFF7FEFF 		bl	AMux_1_Start
  57:.\main.c      ****     Encoder_Left_Start();
 902              		.loc 3 57 0
 903 0012 FFF7FEFF 		bl	Encoder_Left_Start
  58:.\main.c      ****     Encoder_Right_Start();
 904              		.loc 3 58 0
 905 0016 FFF7FEFF 		bl	Encoder_Right_Start
  59:.\main.c      ****     leftEncTimer_Start();
 906              		.loc 3 59 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 59


 907 001a FFF7FEFF 		bl	leftEncTimer_Start
  60:.\main.c      ****     rightEncTimer_Start();
 908              		.loc 3 60 0
 909 001e FFF7FEFF 		bl	rightEncTimer_Start
  61:.\main.c      ****     AMux_1_FastSelect(0);
 910              		.loc 3 61 0
 911 0022 0020     		movs	r0, #0
 912 0024 FFF7FEFF 		bl	AMux_1_FastSelect
  62:.\main.c      ****     CAN_1_Start();
 913              		.loc 3 62 0
 914 0028 FFF7FEFF 		bl	CAN_1_Start
  63:.\main.c      ****     
  64:.\main.c      ****     #ifdef LOOP
  65:.\main.c      ****     /*Point the Systick vector to the ISR in this file */
  66:.\main.c      ****     CyIntSetSysVector(SYSTICK_INTERRUPT_VECTOR_NUMBER, SysTick_ISR);
 915              		.loc 3 66 0
 916 002c 0F20     		movs	r0, #15
 917 002e 7249     		ldr	r1, .L75
 918 0030 FFF7FEFF 		bl	CyIntSetSysVector
  67:.\main.c      ****     
  68:.\main.c      ****     /* Set the number of ticks between interrupts.
  69:.\main.c      ****     Ignore the function success/fail return value.
  70:.\main.c      ****     Defined in auto-generated core_cm3.h */
  71:.\main.c      ****     (void)SysTick_Config(CLOCK_FREQ / INTERRUPT_FREQ); 
 919              		.loc 3 71 0
 920 0034 4FF4B460 		mov	r0, #1440
 921 0038 FFF7FEFF 		bl	SysTick_Config
  72:.\main.c      ****     #endif
  73:.\main.c      ****     
  74:.\main.c      ****     CYGlobalIntEnable;
 922              		.loc 3 74 0
 923              	@ 74 ".\main.c" 1
 924 003c 62B6     		CPSIE   i
 925              	@ 0 "" 2
  75:.\main.c      **** 
  76:.\main.c      ****     
  77:.\main.c      ****     /* Initialize Variables */
  78:.\main.c      ****     
  79:.\main.c      ****     PotInit(&zero);
 926              		.loc 3 79 0
 927              		.thumb
 928 003e 6F48     		ldr	r0, .L75+4
 929 0040 FFF7FEFF 		bl	PotInit
  80:.\main.c      ****     PotInit(&one);
 930              		.loc 3 80 0
 931 0044 6E48     		ldr	r0, .L75+8
 932 0046 FFF7FEFF 		bl	PotInit
  81:.\main.c      ****     PotInit(&two);
 933              		.loc 3 81 0
 934 004a 6E48     		ldr	r0, .L75+12
 935 004c FFF7FEFF 		bl	PotInit
  82:.\main.c      ****     PotInit(&three);
 936              		.loc 3 82 0
 937 0050 6D48     		ldr	r0, .L75+16
 938 0052 FFF7FEFF 		bl	PotInit
  83:.\main.c      ****     PotInit(&four);
 939              		.loc 3 83 0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 60


 940 0056 6D48     		ldr	r0, .L75+20
 941 0058 FFF7FEFF 		bl	PotInit
  84:.\main.c      ****     PotInit(&five);
 942              		.loc 3 84 0
 943 005c 6C48     		ldr	r0, .L75+24
 944 005e FFF7FEFF 		bl	PotInit
  85:.\main.c      ****     EncoderInit(&left);
 945              		.loc 3 85 0
 946 0062 6C48     		ldr	r0, .L75+28
 947 0064 FFF7FEFF 		bl	EncoderInit
  86:.\main.c      ****     EncoderInit(&right);
 948              		.loc 3 86 0
 949 0068 6B48     		ldr	r0, .L75+32
 950 006a FFF7FEFF 		bl	EncoderInit
  87:.\main.c      ****     
  88:.\main.c      ****     SensorEnable(&zero.sensor, TRUE);
 951              		.loc 3 88 0
 952 006e 6348     		ldr	r0, .L75+4
 953 0070 0121     		movs	r1, #1
 954 0072 FFF7FEFF 		bl	SensorEnable
  89:.\main.c      ****     SensorEnable(&one.sensor, TRUE);
 955              		.loc 3 89 0
 956 0076 6248     		ldr	r0, .L75+8
 957 0078 0121     		movs	r1, #1
 958 007a FFF7FEFF 		bl	SensorEnable
  90:.\main.c      ****     SensorEnable(&two.sensor, FALSE);
 959              		.loc 3 90 0
 960 007e 6148     		ldr	r0, .L75+12
 961 0080 0021     		movs	r1, #0
 962 0082 FFF7FEFF 		bl	SensorEnable
  91:.\main.c      ****     SensorEnable(&three.sensor, FALSE);
 963              		.loc 3 91 0
 964 0086 6048     		ldr	r0, .L75+16
 965 0088 0021     		movs	r1, #0
 966 008a FFF7FEFF 		bl	SensorEnable
  92:.\main.c      ****     SensorEnable(&four.sensor, FALSE);
 967              		.loc 3 92 0
 968 008e 5F48     		ldr	r0, .L75+20
 969 0090 0021     		movs	r1, #0
 970 0092 FFF7FEFF 		bl	SensorEnable
  93:.\main.c      ****     SensorEnable(&five.sensor, FALSE);
 971              		.loc 3 93 0
 972 0096 5E48     		ldr	r0, .L75+24
 973 0098 0021     		movs	r1, #0
 974 009a FFF7FEFF 		bl	SensorEnable
  94:.\main.c      ****     SensorEnable(&left.sensor, TRUE);
 975              		.loc 3 94 0
 976 009e 5D48     		ldr	r0, .L75+28
 977 00a0 0121     		movs	r1, #1
 978 00a2 FFF7FEFF 		bl	SensorEnable
  95:.\main.c      ****     SensorEnable(&right.sensor, TRUE);
 979              		.loc 3 95 0
 980 00a6 5C48     		ldr	r0, .L75+32
 981 00a8 0121     		movs	r1, #1
 982 00aa FFF7FEFF 		bl	SensorEnable
  96:.\main.c      ****     
  97:.\main.c      ****     SensorSet(&zero.sensor,  0, 50, 1); //sensor, number, window, rate.
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 61


 983              		.loc 3 97 0
 984 00ae 5348     		ldr	r0, .L75+4
 985 00b0 0021     		movs	r1, #0
 986 00b2 3222     		movs	r2, #50
 987 00b4 0123     		movs	r3, #1
 988 00b6 FFF7FEFF 		bl	SensorSet
  98:.\main.c      ****     SensorSet(&one.sensor,   1, 50, 1);
 989              		.loc 3 98 0
 990 00ba 5148     		ldr	r0, .L75+8
 991 00bc 0121     		movs	r1, #1
 992 00be 3222     		movs	r2, #50
 993 00c0 0123     		movs	r3, #1
 994 00c2 FFF7FEFF 		bl	SensorSet
  99:.\main.c      ****     SensorSet(&two.sensor,   2, 1, 1);
 995              		.loc 3 99 0
 996 00c6 4F48     		ldr	r0, .L75+12
 997 00c8 0221     		movs	r1, #2
 998 00ca 0122     		movs	r2, #1
 999 00cc 0123     		movs	r3, #1
 1000 00ce FFF7FEFF 		bl	SensorSet
 100:.\main.c      ****     SensorSet(&three.sensor, 3, 1, 1);
 1001              		.loc 3 100 0
 1002 00d2 4D48     		ldr	r0, .L75+16
 1003 00d4 0321     		movs	r1, #3
 1004 00d6 0122     		movs	r2, #1
 1005 00d8 0123     		movs	r3, #1
 1006 00da FFF7FEFF 		bl	SensorSet
 101:.\main.c      ****     SensorSet(&four.sensor,  4, 1, 1);
 1007              		.loc 3 101 0
 1008 00de 4B48     		ldr	r0, .L75+20
 1009 00e0 0421     		movs	r1, #4
 1010 00e2 0122     		movs	r2, #1
 1011 00e4 0123     		movs	r3, #1
 1012 00e6 FFF7FEFF 		bl	SensorSet
 102:.\main.c      ****     SensorSet(&five.sensor,  5, 1, 1);
 1013              		.loc 3 102 0
 1014 00ea 4948     		ldr	r0, .L75+24
 1015 00ec 0521     		movs	r1, #5
 1016 00ee 0122     		movs	r2, #1
 1017 00f0 0123     		movs	r3, #1
 1018 00f2 FFF7FEFF 		bl	SensorSet
 103:.\main.c      ****     SensorSet(&left.sensor,  6, 10, 1);
 1019              		.loc 3 103 0
 1020 00f6 4748     		ldr	r0, .L75+28
 1021 00f8 0621     		movs	r1, #6
 1022 00fa 0A22     		movs	r2, #10
 1023 00fc 0123     		movs	r3, #1
 1024 00fe FFF7FEFF 		bl	SensorSet
 104:.\main.c      ****     SensorSet(&right.sensor, 7, 10, 1);
 1025              		.loc 3 104 0
 1026 0102 4548     		ldr	r0, .L75+32
 1027 0104 0721     		movs	r1, #7
 1028 0106 0A22     		movs	r2, #10
 1029 0108 0123     		movs	r3, #1
 1030 010a FFF7FEFF 		bl	SensorSet
 105:.\main.c      ****             
 106:.\main.c      ****     
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 62


 107:.\main.c      ****     
 108:.\main.c      ****     /* Send message to verify COM port is connected properly */
 109:.\main.c      ****     UART_1_PutString("\n\rCOM Port Open\n\r");
 1031              		.loc 3 109 0
 1032 010e 4348     		ldr	r0, .L75+36
 1033 0110 FFF7FEFF 		bl	UART_1_PutString
 1034              	.L74:
 110:.\main.c      ****     
 111:.\main.c      ****     for(;;){
 112:.\main.c      ****         
 113:.\main.c      ****         Config();
 1035              		.loc 3 113 0
 1036 0114 FFF7FEFF 		bl	Config
 114:.\main.c      ****         #ifdef LOOP
 115:.\main.c      ****         if((zero.sensor.flag==TRUE)&&(zero.sensor.enable==TRUE)){
 1037              		.loc 3 115 0
 1038 0118 384B     		ldr	r3, .L75+4
 1039 011a 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1040 011e 012B     		cmp	r3, #1
 1041 0120 08D1     		bne	.L66
 1042              		.loc 3 115 0 is_stmt 0 discriminator 1
 1043 0122 364B     		ldr	r3, .L75+4
 1044 0124 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1045 0128 012B     		cmp	r3, #1
 1046 012a 03D1     		bne	.L66
 116:.\main.c      ****             GetSample(&zero);
 1047              		.loc 3 116 0 is_stmt 1
 1048 012c 3348     		ldr	r0, .L75+4
 1049 012e FFF7FEFF 		bl	GetSample
 1050 0132 60E0     		b	.L67
 1051              	.L66:
 117:.\main.c      ****         }
 118:.\main.c      ****         else if((one.sensor.flag==TRUE)&&(one.sensor.enable==TRUE)){
 1052              		.loc 3 118 0
 1053 0134 324B     		ldr	r3, .L75+8
 1054 0136 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1055 013a 012B     		cmp	r3, #1
 1056 013c 08D1     		bne	.L68
 1057              		.loc 3 118 0 is_stmt 0 discriminator 1
 1058 013e 304B     		ldr	r3, .L75+8
 1059 0140 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1060 0144 012B     		cmp	r3, #1
 1061 0146 03D1     		bne	.L68
 119:.\main.c      ****             GetSample(&one);
 1062              		.loc 3 119 0 is_stmt 1
 1063 0148 2D48     		ldr	r0, .L75+8
 1064 014a FFF7FEFF 		bl	GetSample
 1065 014e 52E0     		b	.L67
 1066              	.L68:
 120:.\main.c      ****         }
 121:.\main.c      ****         else if((two.sensor.flag==TRUE)&&(two.sensor.enable==TRUE)){
 1067              		.loc 3 121 0
 1068 0150 2C4B     		ldr	r3, .L75+12
 1069 0152 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1070 0156 012B     		cmp	r3, #1
 1071 0158 08D1     		bne	.L69
 1072              		.loc 3 121 0 is_stmt 0 discriminator 1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 63


 1073 015a 2A4B     		ldr	r3, .L75+12
 1074 015c 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1075 0160 012B     		cmp	r3, #1
 1076 0162 03D1     		bne	.L69
 122:.\main.c      ****             GetSample(&two);
 1077              		.loc 3 122 0 is_stmt 1
 1078 0164 2748     		ldr	r0, .L75+12
 1079 0166 FFF7FEFF 		bl	GetSample
 1080 016a 44E0     		b	.L67
 1081              	.L69:
 123:.\main.c      ****         }
 124:.\main.c      ****         else if((three.sensor.flag==TRUE)&&(three.sensor.enable==TRUE)){
 1082              		.loc 3 124 0
 1083 016c 264B     		ldr	r3, .L75+16
 1084 016e 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1085 0172 012B     		cmp	r3, #1
 1086 0174 08D1     		bne	.L70
 1087              		.loc 3 124 0 is_stmt 0 discriminator 1
 1088 0176 244B     		ldr	r3, .L75+16
 1089 0178 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1090 017c 012B     		cmp	r3, #1
 1091 017e 03D1     		bne	.L70
 125:.\main.c      ****             GetSample(&three);
 1092              		.loc 3 125 0 is_stmt 1
 1093 0180 2148     		ldr	r0, .L75+16
 1094 0182 FFF7FEFF 		bl	GetSample
 1095 0186 36E0     		b	.L67
 1096              	.L70:
 126:.\main.c      ****         }
 127:.\main.c      ****         else if((four.sensor.flag==TRUE)&&(four.sensor.enable==TRUE)){
 1097              		.loc 3 127 0
 1098 0188 204B     		ldr	r3, .L75+20
 1099 018a 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1100 018e 012B     		cmp	r3, #1
 1101 0190 08D1     		bne	.L71
 1102              		.loc 3 127 0 is_stmt 0 discriminator 1
 1103 0192 1E4B     		ldr	r3, .L75+20
 1104 0194 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1105 0198 012B     		cmp	r3, #1
 1106 019a 03D1     		bne	.L71
 128:.\main.c      ****             GetSample(&four);
 1107              		.loc 3 128 0 is_stmt 1
 1108 019c 1B48     		ldr	r0, .L75+20
 1109 019e FFF7FEFF 		bl	GetSample
 1110 01a2 28E0     		b	.L67
 1111              	.L71:
 129:.\main.c      ****         }
 130:.\main.c      ****         else if((five.sensor.flag==TRUE)&&(five.sensor.enable==TRUE)){
 1112              		.loc 3 130 0
 1113 01a4 1A4B     		ldr	r3, .L75+24
 1114 01a6 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1115 01aa 012B     		cmp	r3, #1
 1116 01ac 08D1     		bne	.L72
 1117              		.loc 3 130 0 is_stmt 0 discriminator 1
 1118 01ae 184B     		ldr	r3, .L75+24
 1119 01b0 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1120 01b4 012B     		cmp	r3, #1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 64


 1121 01b6 03D1     		bne	.L72
 131:.\main.c      ****             GetSample(&five);
 1122              		.loc 3 131 0 is_stmt 1
 1123 01b8 1548     		ldr	r0, .L75+24
 1124 01ba FFF7FEFF 		bl	GetSample
 1125 01be 1AE0     		b	.L67
 1126              	.L72:
 132:.\main.c      ****         }
 133:.\main.c      ****         else if((left.sensor.flag==TRUE)&&(left.sensor.enable==TRUE)){
 1127              		.loc 3 133 0
 1128 01c0 144B     		ldr	r3, .L75+28
 1129 01c2 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1130 01c6 012B     		cmp	r3, #1
 1131 01c8 08D1     		bne	.L73
 1132              		.loc 3 133 0 is_stmt 0 discriminator 1
 1133 01ca 124B     		ldr	r3, .L75+28
 1134 01cc 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1135 01d0 012B     		cmp	r3, #1
 1136 01d2 03D1     		bne	.L73
 134:.\main.c      ****             GetRPM(&left);
 1137              		.loc 3 134 0 is_stmt 1
 1138 01d4 0F48     		ldr	r0, .L75+28
 1139 01d6 FFF7FEFF 		bl	GetRPM
 1140 01da 0CE0     		b	.L67
 1141              	.L73:
 135:.\main.c      ****         }
 136:.\main.c      ****         else if((right.sensor.flag==TRUE)&&(right.sensor.enable==TRUE)){
 1142              		.loc 3 136 0
 1143 01dc 0E4B     		ldr	r3, .L75+32
 1144 01de 93F89B30 		ldrb	r3, [r3, #155]	@ zero_extendqisi2
 1145 01e2 012B     		cmp	r3, #1
 1146 01e4 07D1     		bne	.L67
 1147              		.loc 3 136 0 is_stmt 0 discriminator 1
 1148 01e6 0C4B     		ldr	r3, .L75+32
 1149 01e8 93F89C30 		ldrb	r3, [r3, #156]	@ zero_extendqisi2
 1150 01ec 012B     		cmp	r3, #1
 1151 01ee 02D1     		bne	.L67
 137:.\main.c      ****             GetRPM(&right);
 1152              		.loc 3 137 0 is_stmt 1
 1153 01f0 0948     		ldr	r0, .L75+32
 1154 01f2 FFF7FEFF 		bl	GetRPM
 1155              	.L67:
 138:.\main.c      ****             
 139:.\main.c      ****         }
 140:.\main.c      ****         #endif
 141:.\main.c      ****     }
 1156              		.loc 3 141 0
 1157 01f6 8DE7     		b	.L74
 1158              	.L76:
 1159              		.align	2
 1160              	.L75:
 1161 01f8 00000000 		.word	SysTick_ISR
 1162 01fc 00000000 		.word	zero
 1163 0200 00000000 		.word	one
 1164 0204 00000000 		.word	two
 1165 0208 00000000 		.word	three
 1166 020c 00000000 		.word	four
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 65


 1167 0210 00000000 		.word	five
 1168 0214 00000000 		.word	left
 1169 0218 00000000 		.word	right
 1170 021c 20000000 		.word	.LC0
 1171              		.cfi_endproc
 1172              	.LFE68:
 1173              		.size	main, .-main
 1174              		.text
 1175              	.Letext0:
 1176              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 1177              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\3.3\\psoc creator\\import\\gnu\\arm\\4.9.
 1178              		.file 6 "Generated_Source\\PSoC5/cytypes.h"
 1179              		.file 7 "Generated_Source\\PSoC5/CAN_1.h"
 1180              		.file 8 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 1181              		.file 9 ".\\C-CAN.h"
 1182              		.section	.debug_info,"",%progbits
 1183              	.Ldebug_info0:
 1184 0000 400A0000 		.4byte	0xa40
 1185 0004 0400     		.2byte	0x4
 1186 0006 00000000 		.4byte	.Ldebug_abbrev0
 1187 000a 04       		.byte	0x4
 1188 000b 01       		.uleb128 0x1
 1189 000c 98020000 		.4byte	.LASF133
 1190 0010 01       		.byte	0x1
 1191 0011 A9050000 		.4byte	.LASF134
 1192 0015 9F000000 		.4byte	.LASF135
 1193 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1194 001d 00000000 		.4byte	0
 1195 0021 00000000 		.4byte	.Ldebug_line0
 1196 0025 02       		.uleb128 0x2
 1197 0026 01       		.byte	0x1
 1198 0027 06       		.byte	0x6
 1199 0028 41050000 		.4byte	.LASF0
 1200 002c 03       		.uleb128 0x3
 1201 002d 37040000 		.4byte	.LASF4
 1202 0031 04       		.byte	0x4
 1203 0032 1D       		.byte	0x1d
 1204 0033 37000000 		.4byte	0x37
 1205 0037 02       		.uleb128 0x2
 1206 0038 01       		.byte	0x1
 1207 0039 08       		.byte	0x8
 1208 003a EE040000 		.4byte	.LASF1
 1209 003e 02       		.uleb128 0x2
 1210 003f 02       		.byte	0x2
 1211 0040 05       		.byte	0x5
 1212 0041 AC030000 		.4byte	.LASF2
 1213 0045 02       		.uleb128 0x2
 1214 0046 02       		.byte	0x2
 1215 0047 07       		.byte	0x7
 1216 0048 56050000 		.4byte	.LASF3
 1217 004c 03       		.uleb128 0x3
 1218 004d 5D000000 		.4byte	.LASF5
 1219 0051 04       		.byte	0x4
 1220 0052 3F       		.byte	0x3f
 1221 0053 57000000 		.4byte	0x57
 1222 0057 02       		.uleb128 0x2
 1223 0058 04       		.byte	0x4
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 66


 1224 0059 05       		.byte	0x5
 1225 005a B6030000 		.4byte	.LASF6
 1226 005e 03       		.uleb128 0x3
 1227 005f FC040000 		.4byte	.LASF7
 1228 0063 04       		.byte	0x4
 1229 0064 41       		.byte	0x41
 1230 0065 69000000 		.4byte	0x69
 1231 0069 02       		.uleb128 0x2
 1232 006a 04       		.byte	0x4
 1233 006b 07       		.byte	0x7
 1234 006c 8C040000 		.4byte	.LASF8
 1235 0070 02       		.uleb128 0x2
 1236 0071 08       		.byte	0x8
 1237 0072 05       		.byte	0x5
 1238 0073 64020000 		.4byte	.LASF9
 1239 0077 02       		.uleb128 0x2
 1240 0078 08       		.byte	0x8
 1241 0079 07       		.byte	0x7
 1242 007a 81010000 		.4byte	.LASF10
 1243 007e 04       		.uleb128 0x4
 1244 007f 04       		.byte	0x4
 1245 0080 05       		.byte	0x5
 1246 0081 696E7400 		.ascii	"int\000"
 1247 0085 02       		.uleb128 0x2
 1248 0086 04       		.byte	0x4
 1249 0087 07       		.byte	0x7
 1250 0088 3B000000 		.4byte	.LASF11
 1251 008c 03       		.uleb128 0x3
 1252 008d 25020000 		.4byte	.LASF12
 1253 0091 05       		.byte	0x5
 1254 0092 15       		.byte	0x15
 1255 0093 2C000000 		.4byte	0x2c
 1256 0097 03       		.uleb128 0x3
 1257 0098 AD040000 		.4byte	.LASF13
 1258 009c 05       		.byte	0x5
 1259 009d 2C       		.byte	0x2c
 1260 009e 4C000000 		.4byte	0x4c
 1261 00a2 03       		.uleb128 0x3
 1262 00a3 2F010000 		.4byte	.LASF14
 1263 00a7 05       		.byte	0x5
 1264 00a8 2D       		.byte	0x2d
 1265 00a9 5E000000 		.4byte	0x5e
 1266 00ad 05       		.uleb128 0x5
 1267 00ae 82050000 		.4byte	.LASF15
 1268 00b2 06       		.byte	0x6
 1269 00b3 9201     		.2byte	0x192
 1270 00b5 37000000 		.4byte	0x37
 1271 00b9 05       		.uleb128 0x5
 1272 00ba 19020000 		.4byte	.LASF16
 1273 00be 06       		.byte	0x6
 1274 00bf 9301     		.2byte	0x193
 1275 00c1 45000000 		.4byte	0x45
 1276 00c5 05       		.uleb128 0x5
 1277 00c6 32030000 		.4byte	.LASF17
 1278 00ca 06       		.byte	0x6
 1279 00cb 9401     		.2byte	0x194
 1280 00cd 69000000 		.4byte	0x69
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 67


 1281 00d1 05       		.uleb128 0x5
 1282 00d2 74000000 		.4byte	.LASF18
 1283 00d6 06       		.byte	0x6
 1284 00d7 9601     		.2byte	0x196
 1285 00d9 3E000000 		.4byte	0x3e
 1286 00dd 02       		.uleb128 0x2
 1287 00de 04       		.byte	0x4
 1288 00df 04       		.byte	0x4
 1289 00e0 49010000 		.4byte	.LASF19
 1290 00e4 02       		.uleb128 0x2
 1291 00e5 08       		.byte	0x8
 1292 00e6 04       		.byte	0x4
 1293 00e7 88050000 		.4byte	.LASF20
 1294 00eb 02       		.uleb128 0x2
 1295 00ec 01       		.byte	0x1
 1296 00ed 08       		.byte	0x8
 1297 00ee F1010000 		.4byte	.LASF21
 1298 00f2 05       		.uleb128 0x5
 1299 00f3 7A000000 		.4byte	.LASF22
 1300 00f7 06       		.byte	0x6
 1301 00f8 3C02     		.2byte	0x23c
 1302 00fa FE000000 		.4byte	0xfe
 1303 00fe 06       		.uleb128 0x6
 1304 00ff AD000000 		.4byte	0xad
 1305 0103 05       		.uleb128 0x5
 1306 0104 6E030000 		.4byte	.LASF23
 1307 0108 06       		.byte	0x6
 1308 0109 3E02     		.2byte	0x23e
 1309 010b 0F010000 		.4byte	0x10f
 1310 010f 06       		.uleb128 0x6
 1311 0110 C5000000 		.4byte	0xc5
 1312 0114 02       		.uleb128 0x2
 1313 0115 04       		.byte	0x4
 1314 0116 07       		.byte	0x7
 1315 0117 7E040000 		.4byte	.LASF24
 1316 011b 07       		.uleb128 0x7
 1317 011c 08       		.byte	0x8
 1318 011d 07       		.byte	0x7
 1319 011e 6F       		.byte	0x6f
 1320 011f 30010000 		.4byte	0x130
 1321 0123 08       		.uleb128 0x8
 1322 0124 C2040000 		.4byte	.LASF26
 1323 0128 07       		.byte	0x7
 1324 0129 71       		.byte	0x71
 1325 012a 30010000 		.4byte	0x130
 1326 012e 00       		.byte	0
 1327 012f 00       		.byte	0
 1328 0130 09       		.uleb128 0x9
 1329 0131 AD000000 		.4byte	0xad
 1330 0135 40010000 		.4byte	0x140
 1331 0139 0A       		.uleb128 0xa
 1332 013a 14010000 		.4byte	0x114
 1333 013e 07       		.byte	0x7
 1334 013f 00       		.byte	0
 1335 0140 03       		.uleb128 0x3
 1336 0141 D0010000 		.4byte	.LASF25
 1337 0145 07       		.byte	0x7
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 68


 1338 0146 72       		.byte	0x72
 1339 0147 1B010000 		.4byte	0x11b
 1340 014b 07       		.uleb128 0x7
 1341 014c 08       		.byte	0x8
 1342 014d 07       		.byte	0x7
 1343 014e 75       		.byte	0x75
 1344 014f 60010000 		.4byte	0x160
 1345 0153 08       		.uleb128 0x8
 1346 0154 C2040000 		.4byte	.LASF26
 1347 0158 07       		.byte	0x7
 1348 0159 77       		.byte	0x77
 1349 015a 70010000 		.4byte	0x170
 1350 015e 00       		.byte	0
 1351 015f 00       		.byte	0
 1352 0160 09       		.uleb128 0x9
 1353 0161 F2000000 		.4byte	0xf2
 1354 0165 70010000 		.4byte	0x170
 1355 0169 0A       		.uleb128 0xa
 1356 016a 14010000 		.4byte	0x114
 1357 016e 07       		.byte	0x7
 1358 016f 00       		.byte	0
 1359 0170 06       		.uleb128 0x6
 1360 0171 60010000 		.4byte	0x160
 1361 0175 03       		.uleb128 0x3
 1362 0176 4D020000 		.4byte	.LASF27
 1363 017a 07       		.byte	0x7
 1364 017b 78       		.byte	0x78
 1365 017c 4B010000 		.4byte	0x14b
 1366 0180 07       		.uleb128 0x7
 1367 0181 04       		.byte	0x4
 1368 0182 07       		.byte	0x7
 1369 0183 7B       		.byte	0x7b
 1370 0184 95010000 		.4byte	0x195
 1371 0188 08       		.uleb128 0x8
 1372 0189 C2040000 		.4byte	.LASF26
 1373 018d 07       		.byte	0x7
 1374 018e 7D       		.byte	0x7d
 1375 018f A5010000 		.4byte	0x1a5
 1376 0193 00       		.byte	0
 1377 0194 00       		.byte	0
 1378 0195 09       		.uleb128 0x9
 1379 0196 F2000000 		.4byte	0xf2
 1380 019a A5010000 		.4byte	0x1a5
 1381 019e 0A       		.uleb128 0xa
 1382 019f 14010000 		.4byte	0x114
 1383 01a3 03       		.byte	0x3
 1384 01a4 00       		.byte	0
 1385 01a5 06       		.uleb128 0x6
 1386 01a6 95010000 		.4byte	0x195
 1387 01aa 03       		.uleb128 0x3
 1388 01ab 02040000 		.4byte	.LASF28
 1389 01af 07       		.byte	0x7
 1390 01b0 7E       		.byte	0x7e
 1391 01b1 80010000 		.4byte	0x180
 1392 01b5 07       		.uleb128 0x7
 1393 01b6 0C       		.byte	0xc
 1394 01b7 07       		.byte	0x7
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 69


 1395 01b8 81       		.byte	0x81
 1396 01b9 05020000 		.4byte	0x205
 1397 01bd 0B       		.uleb128 0xb
 1398 01be 696400   		.ascii	"id\000"
 1399 01c1 07       		.byte	0x7
 1400 01c2 83       		.byte	0x83
 1401 01c3 C5000000 		.4byte	0xc5
 1402 01c7 00       		.byte	0
 1403 01c8 0B       		.uleb128 0xb
 1404 01c9 72747200 		.ascii	"rtr\000"
 1405 01cd 07       		.byte	0x7
 1406 01ce 84       		.byte	0x84
 1407 01cf AD000000 		.4byte	0xad
 1408 01d3 04       		.byte	0x4
 1409 01d4 0B       		.uleb128 0xb
 1410 01d5 69646500 		.ascii	"ide\000"
 1411 01d9 07       		.byte	0x7
 1412 01da 85       		.byte	0x85
 1413 01db AD000000 		.4byte	0xad
 1414 01df 05       		.byte	0x5
 1415 01e0 0B       		.uleb128 0xb
 1416 01e1 646C6300 		.ascii	"dlc\000"
 1417 01e5 07       		.byte	0x7
 1418 01e6 86       		.byte	0x86
 1419 01e7 AD000000 		.4byte	0xad
 1420 01eb 06       		.byte	0x6
 1421 01ec 0B       		.uleb128 0xb
 1422 01ed 69727100 		.ascii	"irq\000"
 1423 01f1 07       		.byte	0x7
 1424 01f2 87       		.byte	0x87
 1425 01f3 AD000000 		.4byte	0xad
 1426 01f7 07       		.byte	0x7
 1427 01f8 0B       		.uleb128 0xb
 1428 01f9 6D736700 		.ascii	"msg\000"
 1429 01fd 07       		.byte	0x7
 1430 01fe 8B       		.byte	0x8b
 1431 01ff 05020000 		.4byte	0x205
 1432 0203 08       		.byte	0x8
 1433 0204 00       		.byte	0
 1434 0205 0C       		.uleb128 0xc
 1435 0206 04       		.byte	0x4
 1436 0207 40010000 		.4byte	0x140
 1437 020b 03       		.uleb128 0x3
 1438 020c 67000000 		.4byte	.LASF29
 1439 0210 07       		.byte	0x7
 1440 0211 8C       		.byte	0x8c
 1441 0212 B5010000 		.4byte	0x1b5
 1442 0216 07       		.uleb128 0x7
 1443 0217 20       		.byte	0x20
 1444 0218 07       		.byte	0x7
 1445 0219 A0       		.byte	0xa0
 1446 021a 73020000 		.4byte	0x273
 1447 021e 08       		.uleb128 0x8
 1448 021f 13050000 		.4byte	.LASF30
 1449 0223 07       		.byte	0x7
 1450 0224 A2       		.byte	0xa2
 1451 0225 AA010000 		.4byte	0x1aa
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 70


 1452 0229 00       		.byte	0
 1453 022a 08       		.uleb128 0x8
 1454 022b C7040000 		.4byte	.LASF31
 1455 022f 07       		.byte	0x7
 1456 0230 A3       		.byte	0xa3
 1457 0231 AA010000 		.4byte	0x1aa
 1458 0235 04       		.byte	0x4
 1459 0236 08       		.uleb128 0x8
 1460 0237 91020000 		.4byte	.LASF32
 1461 023b 07       		.byte	0x7
 1462 023c A4       		.byte	0xa4
 1463 023d 75010000 		.4byte	0x175
 1464 0241 08       		.byte	0x8
 1465 0242 08       		.uleb128 0x8
 1466 0243 4D000000 		.4byte	.LASF33
 1467 0247 07       		.byte	0x7
 1468 0248 A5       		.byte	0xa5
 1469 0249 AA010000 		.4byte	0x1aa
 1470 024d 10       		.byte	0x10
 1471 024e 08       		.uleb128 0x8
 1472 024f 01020000 		.4byte	.LASF34
 1473 0253 07       		.byte	0x7
 1474 0254 A6       		.byte	0xa6
 1475 0255 AA010000 		.4byte	0x1aa
 1476 0259 14       		.byte	0x14
 1477 025a 08       		.uleb128 0x8
 1478 025b 07020000 		.4byte	.LASF35
 1479 025f 07       		.byte	0x7
 1480 0260 A7       		.byte	0xa7
 1481 0261 AA010000 		.4byte	0x1aa
 1482 0265 18       		.byte	0x18
 1483 0266 08       		.uleb128 0x8
 1484 0267 39020000 		.4byte	.LASF36
 1485 026b 07       		.byte	0x7
 1486 026c A8       		.byte	0xa8
 1487 026d AA010000 		.4byte	0x1aa
 1488 0271 1C       		.byte	0x1c
 1489 0272 00       		.byte	0
 1490 0273 03       		.uleb128 0x3
 1491 0274 4C030000 		.4byte	.LASF37
 1492 0278 07       		.byte	0x7
 1493 0279 A9       		.byte	0xa9
 1494 027a 16020000 		.4byte	0x216
 1495 027e 07       		.uleb128 0x7
 1496 027f 10       		.byte	0x10
 1497 0280 07       		.byte	0x7
 1498 0281 AC       		.byte	0xac
 1499 0282 AB020000 		.4byte	0x2ab
 1500 0286 08       		.uleb128 0x8
 1501 0287 EE000000 		.4byte	.LASF38
 1502 028b 07       		.byte	0x7
 1503 028c AE       		.byte	0xae
 1504 028d AA010000 		.4byte	0x1aa
 1505 0291 00       		.byte	0
 1506 0292 08       		.uleb128 0x8
 1507 0293 A4050000 		.4byte	.LASF39
 1508 0297 07       		.byte	0x7
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 71


 1509 0298 AF       		.byte	0xaf
 1510 0299 AA010000 		.4byte	0x1aa
 1511 029d 04       		.byte	0x4
 1512 029e 08       		.uleb128 0x8
 1513 029f BB040000 		.4byte	.LASF40
 1514 02a3 07       		.byte	0x7
 1515 02a4 B0       		.byte	0xb0
 1516 02a5 75010000 		.4byte	0x175
 1517 02a9 08       		.byte	0x8
 1518 02aa 00       		.byte	0
 1519 02ab 03       		.uleb128 0x3
 1520 02ac 13010000 		.4byte	.LASF41
 1521 02b0 07       		.byte	0x7
 1522 02b1 B1       		.byte	0xb1
 1523 02b2 7E020000 		.4byte	0x27e
 1524 02b6 0D       		.uleb128 0xd
 1525 02b7 69030000 		.4byte	.LASF100
 1526 02bb 01       		.byte	0x1
 1527 02bc 08       		.byte	0x8
 1528 02bd 17       		.byte	0x17
 1529 02be F9020000 		.4byte	0x2f9
 1530 02c2 0E       		.uleb128 0xe
 1531 02c3 CC030000 		.4byte	.LASF42
 1532 02c7 72       		.sleb128 -14
 1533 02c8 0E       		.uleb128 0xe
 1534 02c9 6E050000 		.4byte	.LASF43
 1535 02cd 73       		.sleb128 -13
 1536 02ce 0E       		.uleb128 0xe
 1537 02cf FD000000 		.4byte	.LASF44
 1538 02d3 74       		.sleb128 -12
 1539 02d4 0E       		.uleb128 0xe
 1540 02d5 39030000 		.4byte	.LASF45
 1541 02d9 75       		.sleb128 -11
 1542 02da 0E       		.uleb128 0xe
 1543 02db DE040000 		.4byte	.LASF46
 1544 02df 76       		.sleb128 -10
 1545 02e0 0E       		.uleb128 0xe
 1546 02e1 07050000 		.4byte	.LASF47
 1547 02e5 7B       		.sleb128 -5
 1548 02e6 0E       		.uleb128 0xe
 1549 02e7 CC040000 		.4byte	.LASF48
 1550 02eb 7C       		.sleb128 -4
 1551 02ec 0E       		.uleb128 0xe
 1552 02ed 26030000 		.4byte	.LASF49
 1553 02f1 7E       		.sleb128 -2
 1554 02f2 0E       		.uleb128 0xe
 1555 02f3 71040000 		.4byte	.LASF50
 1556 02f7 7F       		.sleb128 -1
 1557 02f8 00       		.byte	0
 1558 02f9 03       		.uleb128 0x3
 1559 02fa AC010000 		.4byte	.LASF51
 1560 02fe 08       		.byte	0x8
 1561 02ff 25       		.byte	0x25
 1562 0300 B6020000 		.4byte	0x2b6
 1563 0304 0F       		.uleb128 0xf
 1564 0305 040E     		.2byte	0xe04
 1565 0307 01       		.byte	0x1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 72


 1566 0308 7F01     		.2byte	0x17f
 1567 030a C0030000 		.4byte	0x3c0
 1568 030e 10       		.uleb128 0x10
 1569 030f 44010000 		.4byte	.LASF52
 1570 0313 01       		.byte	0x1
 1571 0314 8101     		.2byte	0x181
 1572 0316 D0030000 		.4byte	0x3d0
 1573 031a 00       		.byte	0
 1574 031b 10       		.uleb128 0x10
 1575 031c 7A030000 		.4byte	.LASF53
 1576 0320 01       		.byte	0x1
 1577 0321 8201     		.2byte	0x182
 1578 0323 D5030000 		.4byte	0x3d5
 1579 0327 20       		.byte	0x20
 1580 0328 10       		.uleb128 0x10
 1581 0329 19050000 		.4byte	.LASF54
 1582 032d 01       		.byte	0x1
 1583 032e 8301     		.2byte	0x183
 1584 0330 E5030000 		.4byte	0x3e5
 1585 0334 80       		.byte	0x80
 1586 0335 10       		.uleb128 0x10
 1587 0336 5B010000 		.4byte	.LASF55
 1588 033a 01       		.byte	0x1
 1589 033b 8401     		.2byte	0x184
 1590 033d D5030000 		.4byte	0x3d5
 1591 0341 A0       		.byte	0xa0
 1592 0342 11       		.uleb128 0x11
 1593 0343 7D050000 		.4byte	.LASF56
 1594 0347 01       		.byte	0x1
 1595 0348 8501     		.2byte	0x185
 1596 034a EA030000 		.4byte	0x3ea
 1597 034e 0001     		.2byte	0x100
 1598 0350 11       		.uleb128 0x11
 1599 0351 84030000 		.4byte	.LASF57
 1600 0355 01       		.byte	0x1
 1601 0356 8601     		.2byte	0x186
 1602 0358 D5030000 		.4byte	0x3d5
 1603 035c 2001     		.2byte	0x120
 1604 035e 11       		.uleb128 0x11
 1605 035f 47030000 		.4byte	.LASF58
 1606 0363 01       		.byte	0x1
 1607 0364 8701     		.2byte	0x187
 1608 0366 EF030000 		.4byte	0x3ef
 1609 036a 8001     		.2byte	0x180
 1610 036c 11       		.uleb128 0x11
 1611 036d 8E030000 		.4byte	.LASF59
 1612 0371 01       		.byte	0x1
 1613 0372 8801     		.2byte	0x188
 1614 0374 D5030000 		.4byte	0x3d5
 1615 0378 A001     		.2byte	0x1a0
 1616 037a 11       		.uleb128 0x11
 1617 037b 1E050000 		.4byte	.LASF60
 1618 037f 01       		.byte	0x1
 1619 0380 8901     		.2byte	0x189
 1620 0382 F4030000 		.4byte	0x3f4
 1621 0386 0002     		.2byte	0x200
 1622 0388 11       		.uleb128 0x11
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 73


 1623 0389 98030000 		.4byte	.LASF61
 1624 038d 01       		.byte	0x1
 1625 038e 8A01     		.2byte	0x18a
 1626 0390 F9030000 		.4byte	0x3f9
 1627 0394 2002     		.2byte	0x220
 1628 0396 12       		.uleb128 0x12
 1629 0397 495000   		.ascii	"IP\000"
 1630 039a 01       		.byte	0x1
 1631 039b 8B01     		.2byte	0x18b
 1632 039d 19040000 		.4byte	0x419
 1633 03a1 0003     		.2byte	0x300
 1634 03a3 11       		.uleb128 0x11
 1635 03a4 A2030000 		.4byte	.LASF62
 1636 03a8 01       		.byte	0x1
 1637 03a9 8C01     		.2byte	0x18c
 1638 03ab 1E040000 		.4byte	0x41e
 1639 03af F003     		.2byte	0x3f0
 1640 03b1 11       		.uleb128 0x11
 1641 03b2 25000000 		.4byte	.LASF63
 1642 03b6 01       		.byte	0x1
 1643 03b7 8D01     		.2byte	0x18d
 1644 03b9 2F040000 		.4byte	0x42f
 1645 03bd 000E     		.2byte	0xe00
 1646 03bf 00       		.byte	0
 1647 03c0 09       		.uleb128 0x9
 1648 03c1 A2000000 		.4byte	0xa2
 1649 03c5 D0030000 		.4byte	0x3d0
 1650 03c9 0A       		.uleb128 0xa
 1651 03ca 14010000 		.4byte	0x114
 1652 03ce 07       		.byte	0x7
 1653 03cf 00       		.byte	0
 1654 03d0 06       		.uleb128 0x6
 1655 03d1 C0030000 		.4byte	0x3c0
 1656 03d5 09       		.uleb128 0x9
 1657 03d6 A2000000 		.4byte	0xa2
 1658 03da E5030000 		.4byte	0x3e5
 1659 03de 0A       		.uleb128 0xa
 1660 03df 14010000 		.4byte	0x114
 1661 03e3 17       		.byte	0x17
 1662 03e4 00       		.byte	0
 1663 03e5 06       		.uleb128 0x6
 1664 03e6 C0030000 		.4byte	0x3c0
 1665 03ea 06       		.uleb128 0x6
 1666 03eb C0030000 		.4byte	0x3c0
 1667 03ef 06       		.uleb128 0x6
 1668 03f0 C0030000 		.4byte	0x3c0
 1669 03f4 06       		.uleb128 0x6
 1670 03f5 C0030000 		.4byte	0x3c0
 1671 03f9 09       		.uleb128 0x9
 1672 03fa A2000000 		.4byte	0xa2
 1673 03fe 09040000 		.4byte	0x409
 1674 0402 0A       		.uleb128 0xa
 1675 0403 14010000 		.4byte	0x114
 1676 0407 37       		.byte	0x37
 1677 0408 00       		.byte	0
 1678 0409 09       		.uleb128 0x9
 1679 040a 8C000000 		.4byte	0x8c
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 74


 1680 040e 19040000 		.4byte	0x419
 1681 0412 0A       		.uleb128 0xa
 1682 0413 14010000 		.4byte	0x114
 1683 0417 EF       		.byte	0xef
 1684 0418 00       		.byte	0
 1685 0419 06       		.uleb128 0x6
 1686 041a 09040000 		.4byte	0x409
 1687 041e 09       		.uleb128 0x9
 1688 041f A2000000 		.4byte	0xa2
 1689 0423 2F040000 		.4byte	0x42f
 1690 0427 13       		.uleb128 0x13
 1691 0428 14010000 		.4byte	0x114
 1692 042c 8302     		.2byte	0x283
 1693 042e 00       		.byte	0
 1694 042f 06       		.uleb128 0x6
 1695 0430 A2000000 		.4byte	0xa2
 1696 0434 05       		.uleb128 0x5
 1697 0435 41040000 		.4byte	.LASF64
 1698 0439 01       		.byte	0x1
 1699 043a 8E01     		.2byte	0x18e
 1700 043c 04030000 		.4byte	0x304
 1701 0440 14       		.uleb128 0x14
 1702 0441 8C       		.byte	0x8c
 1703 0442 01       		.byte	0x1
 1704 0443 A101     		.2byte	0x1a1
 1705 0445 5B050000 		.4byte	0x55b
 1706 0449 10       		.uleb128 0x10
 1707 044a B6010000 		.4byte	.LASF65
 1708 044e 01       		.byte	0x1
 1709 044f A301     		.2byte	0x1a3
 1710 0451 5B050000 		.4byte	0x55b
 1711 0455 00       		.byte	0
 1712 0456 10       		.uleb128 0x10
 1713 0457 87040000 		.4byte	.LASF66
 1714 045b 01       		.byte	0x1
 1715 045c A401     		.2byte	0x1a4
 1716 045e 2F040000 		.4byte	0x42f
 1717 0462 04       		.byte	0x4
 1718 0463 10       		.uleb128 0x10
 1719 0464 5E040000 		.4byte	.LASF67
 1720 0468 01       		.byte	0x1
 1721 0469 A501     		.2byte	0x1a5
 1722 046b 2F040000 		.4byte	0x42f
 1723 046f 08       		.byte	0x8
 1724 0470 10       		.uleb128 0x10
 1725 0471 FB010000 		.4byte	.LASF68
 1726 0475 01       		.byte	0x1
 1727 0476 A601     		.2byte	0x1a6
 1728 0478 2F040000 		.4byte	0x42f
 1729 047c 0C       		.byte	0xc
 1730 047d 15       		.uleb128 0x15
 1731 047e 53435200 		.ascii	"SCR\000"
 1732 0482 01       		.byte	0x1
 1733 0483 A701     		.2byte	0x1a7
 1734 0485 2F040000 		.4byte	0x42f
 1735 0489 10       		.byte	0x10
 1736 048a 15       		.uleb128 0x15
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 75


 1737 048b 43435200 		.ascii	"CCR\000"
 1738 048f 01       		.byte	0x1
 1739 0490 A801     		.2byte	0x1a8
 1740 0492 2F040000 		.4byte	0x42f
 1741 0496 14       		.byte	0x14
 1742 0497 15       		.uleb128 0x15
 1743 0498 53485000 		.ascii	"SHP\000"
 1744 049c 01       		.byte	0x1
 1745 049d A901     		.2byte	0x1a9
 1746 049f 70050000 		.4byte	0x570
 1747 04a3 18       		.byte	0x18
 1748 04a4 10       		.uleb128 0x10
 1749 04a5 72020000 		.4byte	.LASF69
 1750 04a9 01       		.byte	0x1
 1751 04aa AA01     		.2byte	0x1aa
 1752 04ac 2F040000 		.4byte	0x42f
 1753 04b0 24       		.byte	0x24
 1754 04b1 10       		.uleb128 0x10
 1755 04b2 7F020000 		.4byte	.LASF70
 1756 04b6 01       		.byte	0x1
 1757 04b7 AB01     		.2byte	0x1ab
 1758 04b9 2F040000 		.4byte	0x42f
 1759 04bd 28       		.byte	0x28
 1760 04be 10       		.uleb128 0x10
 1761 04bf EC010000 		.4byte	.LASF71
 1762 04c3 01       		.byte	0x1
 1763 04c4 AC01     		.2byte	0x1ac
 1764 04c6 2F040000 		.4byte	0x42f
 1765 04ca 2C       		.byte	0x2c
 1766 04cb 10       		.uleb128 0x10
 1767 04cc 53000000 		.4byte	.LASF72
 1768 04d0 01       		.byte	0x1
 1769 04d1 AD01     		.2byte	0x1ad
 1770 04d3 2F040000 		.4byte	0x42f
 1771 04d7 30       		.byte	0x30
 1772 04d8 10       		.uleb128 0x10
 1773 04d9 74030000 		.4byte	.LASF73
 1774 04dd 01       		.byte	0x1
 1775 04de AE01     		.2byte	0x1ae
 1776 04e0 2F040000 		.4byte	0x42f
 1777 04e4 34       		.byte	0x34
 1778 04e5 10       		.uleb128 0x10
 1779 04e6 59040000 		.4byte	.LASF74
 1780 04ea 01       		.byte	0x1
 1781 04eb AF01     		.2byte	0x1af
 1782 04ed 2F040000 		.4byte	0x42f
 1783 04f1 38       		.byte	0x38
 1784 04f2 10       		.uleb128 0x10
 1785 04f3 CB010000 		.4byte	.LASF75
 1786 04f7 01       		.byte	0x1
 1787 04f8 B001     		.2byte	0x1b0
 1788 04fa 2F040000 		.4byte	0x42f
 1789 04fe 3C       		.byte	0x3c
 1790 04ff 15       		.uleb128 0x15
 1791 0500 50465200 		.ascii	"PFR\000"
 1792 0504 01       		.byte	0x1
 1793 0505 B101     		.2byte	0x1b1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 76


 1794 0507 85050000 		.4byte	0x585
 1795 050b 40       		.byte	0x40
 1796 050c 15       		.uleb128 0x15
 1797 050d 44465200 		.ascii	"DFR\000"
 1798 0511 01       		.byte	0x1
 1799 0512 B201     		.2byte	0x1b2
 1800 0514 5B050000 		.4byte	0x55b
 1801 0518 48       		.byte	0x48
 1802 0519 15       		.uleb128 0x15
 1803 051a 41445200 		.ascii	"ADR\000"
 1804 051e 01       		.byte	0x1
 1805 051f B301     		.2byte	0x1b3
 1806 0521 5B050000 		.4byte	0x55b
 1807 0525 4C       		.byte	0x4c
 1808 0526 10       		.uleb128 0x10
 1809 0527 3F010000 		.4byte	.LASF76
 1810 052b 01       		.byte	0x1
 1811 052c B401     		.2byte	0x1b4
 1812 052e 9F050000 		.4byte	0x59f
 1813 0532 50       		.byte	0x50
 1814 0533 10       		.uleb128 0x10
 1815 0534 8F050000 		.4byte	.LASF77
 1816 0538 01       		.byte	0x1
 1817 0539 B501     		.2byte	0x1b5
 1818 053b B9050000 		.4byte	0x5b9
 1819 053f 60       		.byte	0x60
 1820 0540 10       		.uleb128 0x10
 1821 0541 7A030000 		.4byte	.LASF53
 1822 0545 01       		.byte	0x1
 1823 0546 B601     		.2byte	0x1b6
 1824 0548 A9050000 		.4byte	0x5a9
 1825 054c 74       		.byte	0x74
 1826 054d 10       		.uleb128 0x10
 1827 054e 07000000 		.4byte	.LASF78
 1828 0552 01       		.byte	0x1
 1829 0553 B701     		.2byte	0x1b7
 1830 0555 2F040000 		.4byte	0x42f
 1831 0559 88       		.byte	0x88
 1832 055a 00       		.byte	0
 1833 055b 16       		.uleb128 0x16
 1834 055c 2F040000 		.4byte	0x42f
 1835 0560 09       		.uleb128 0x9
 1836 0561 8C000000 		.4byte	0x8c
 1837 0565 70050000 		.4byte	0x570
 1838 0569 0A       		.uleb128 0xa
 1839 056a 14010000 		.4byte	0x114
 1840 056e 0B       		.byte	0xb
 1841 056f 00       		.byte	0
 1842 0570 06       		.uleb128 0x6
 1843 0571 60050000 		.4byte	0x560
 1844 0575 09       		.uleb128 0x9
 1845 0576 A2000000 		.4byte	0xa2
 1846 057a 85050000 		.4byte	0x585
 1847 057e 0A       		.uleb128 0xa
 1848 057f 14010000 		.4byte	0x114
 1849 0583 01       		.byte	0x1
 1850 0584 00       		.byte	0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 77


 1851 0585 16       		.uleb128 0x16
 1852 0586 8A050000 		.4byte	0x58a
 1853 058a 06       		.uleb128 0x6
 1854 058b 75050000 		.4byte	0x575
 1855 058f 09       		.uleb128 0x9
 1856 0590 A2000000 		.4byte	0xa2
 1857 0594 9F050000 		.4byte	0x59f
 1858 0598 0A       		.uleb128 0xa
 1859 0599 14010000 		.4byte	0x114
 1860 059d 03       		.byte	0x3
 1861 059e 00       		.byte	0
 1862 059f 16       		.uleb128 0x16
 1863 05a0 A4050000 		.4byte	0x5a4
 1864 05a4 06       		.uleb128 0x6
 1865 05a5 8F050000 		.4byte	0x58f
 1866 05a9 09       		.uleb128 0x9
 1867 05aa A2000000 		.4byte	0xa2
 1868 05ae B9050000 		.4byte	0x5b9
 1869 05b2 0A       		.uleb128 0xa
 1870 05b3 14010000 		.4byte	0x114
 1871 05b7 04       		.byte	0x4
 1872 05b8 00       		.byte	0
 1873 05b9 16       		.uleb128 0x16
 1874 05ba BE050000 		.4byte	0x5be
 1875 05be 06       		.uleb128 0x6
 1876 05bf A9050000 		.4byte	0x5a9
 1877 05c3 05       		.uleb128 0x5
 1878 05c4 4B040000 		.4byte	.LASF79
 1879 05c8 01       		.byte	0x1
 1880 05c9 B801     		.2byte	0x1b8
 1881 05cb 40040000 		.4byte	0x440
 1882 05cf 14       		.uleb128 0x14
 1883 05d0 10       		.byte	0x10
 1884 05d1 01       		.byte	0x1
 1885 05d2 AB02     		.2byte	0x2ab
 1886 05d4 0D060000 		.4byte	0x60d
 1887 05d8 10       		.uleb128 0x10
 1888 05d9 B2050000 		.4byte	.LASF80
 1889 05dd 01       		.byte	0x1
 1890 05de AD02     		.2byte	0x2ad
 1891 05e0 2F040000 		.4byte	0x42f
 1892 05e4 00       		.byte	0
 1893 05e5 10       		.uleb128 0x10
 1894 05e6 48000000 		.4byte	.LASF81
 1895 05ea 01       		.byte	0x1
 1896 05eb AE02     		.2byte	0x2ae
 1897 05ed 2F040000 		.4byte	0x42f
 1898 05f1 04       		.byte	0x4
 1899 05f2 15       		.uleb128 0x15
 1900 05f3 56414C00 		.ascii	"VAL\000"
 1901 05f7 01       		.byte	0x1
 1902 05f8 AF02     		.2byte	0x2af
 1903 05fa 2F040000 		.4byte	0x42f
 1904 05fe 08       		.byte	0x8
 1905 05ff 10       		.uleb128 0x10
 1906 0600 7F000000 		.4byte	.LASF82
 1907 0604 01       		.byte	0x1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 78


 1908 0605 B002     		.2byte	0x2b0
 1909 0607 5B050000 		.4byte	0x55b
 1910 060b 0C       		.byte	0xc
 1911 060c 00       		.byte	0
 1912 060d 05       		.uleb128 0x5
 1913 060e 5C030000 		.4byte	.LASF83
 1914 0612 01       		.byte	0x1
 1915 0613 B102     		.2byte	0x2b1
 1916 0615 CF050000 		.4byte	0x5cf
 1917 0619 03       		.uleb128 0x3
 1918 061a 8C020000 		.4byte	.LASF84
 1919 061e 09       		.byte	0x9
 1920 061f 1B       		.byte	0x1b
 1921 0620 37000000 		.4byte	0x37
 1922 0624 17       		.uleb128 0x17
 1923 0625 84020000 		.4byte	.LASF95
 1924 0629 A0       		.byte	0xa0
 1925 062a 09       		.byte	0x9
 1926 062b 1E       		.byte	0x1e
 1927 062c 9D060000 		.4byte	0x69d
 1928 0630 08       		.uleb128 0x8
 1929 0631 54040000 		.4byte	.LASF85
 1930 0635 09       		.byte	0x9
 1931 0636 1F       		.byte	0x1f
 1932 0637 9D060000 		.4byte	0x69d
 1933 063b 00       		.byte	0
 1934 063c 08       		.uleb128 0x8
 1935 063d 20020000 		.4byte	.LASF86
 1936 0641 09       		.byte	0x9
 1937 0642 20       		.byte	0x20
 1938 0643 AD060000 		.4byte	0x6ad
 1939 0647 12       		.byte	0x12
 1940 0648 08       		.uleb128 0x8
 1941 0649 2B040000 		.4byte	.LASF87
 1942 064d 09       		.byte	0x9
 1943 064e 21       		.byte	0x21
 1944 064f C5000000 		.4byte	0xc5
 1945 0653 94       		.byte	0x94
 1946 0654 08       		.uleb128 0x8
 1947 0655 38010000 		.4byte	.LASF88
 1948 0659 09       		.byte	0x9
 1949 065a 22       		.byte	0x22
 1950 065b AD000000 		.4byte	0xad
 1951 065f 98       		.byte	0x98
 1952 0660 08       		.uleb128 0x8
 1953 0661 55010000 		.4byte	.LASF89
 1954 0665 09       		.byte	0x9
 1955 0666 23       		.byte	0x23
 1956 0667 AD000000 		.4byte	0xad
 1957 066b 99       		.byte	0x99
 1958 066c 08       		.uleb128 0x8
 1959 066d 78020000 		.4byte	.LASF90
 1960 0671 09       		.byte	0x9
 1961 0672 24       		.byte	0x24
 1962 0673 AD000000 		.4byte	0xad
 1963 0677 9A       		.byte	0x9a
 1964 0678 08       		.uleb128 0x8
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 79


 1965 0679 FD030000 		.4byte	.LASF91
 1966 067d 09       		.byte	0x9
 1967 067e 25       		.byte	0x25
 1968 067f 19060000 		.4byte	0x619
 1969 0683 9B       		.byte	0x9b
 1970 0684 08       		.uleb128 0x8
 1971 0685 A5010000 		.4byte	.LASF92
 1972 0689 09       		.byte	0x9
 1973 068a 26       		.byte	0x26
 1974 068b 19060000 		.4byte	0x619
 1975 068f 9C       		.byte	0x9c
 1976 0690 08       		.uleb128 0x8
 1977 0691 F6010000 		.4byte	.LASF93
 1978 0695 09       		.byte	0x9
 1979 0696 27       		.byte	0x27
 1980 0697 B9000000 		.4byte	0xb9
 1981 069b 9E       		.byte	0x9e
 1982 069c 00       		.byte	0
 1983 069d 09       		.uleb128 0x9
 1984 069e EB000000 		.4byte	0xeb
 1985 06a2 AD060000 		.4byte	0x6ad
 1986 06a6 0A       		.uleb128 0xa
 1987 06a7 14010000 		.4byte	0x114
 1988 06ab 10       		.byte	0x10
 1989 06ac 00       		.byte	0
 1990 06ad 09       		.uleb128 0x9
 1991 06ae B9000000 		.4byte	0xb9
 1992 06b2 BD060000 		.4byte	0x6bd
 1993 06b6 0A       		.uleb128 0xa
 1994 06b7 14010000 		.4byte	0x114
 1995 06bb 3F       		.byte	0x3f
 1996 06bc 00       		.byte	0
 1997 06bd 03       		.uleb128 0x3
 1998 06be 00000000 		.4byte	.LASF94
 1999 06c2 09       		.byte	0x9
 2000 06c3 28       		.byte	0x28
 2001 06c4 24060000 		.4byte	0x624
 2002 06c8 17       		.uleb128 0x17
 2003 06c9 48020000 		.4byte	.LASF96
 2004 06cd A4       		.byte	0xa4
 2005 06ce 09       		.byte	0x9
 2006 06cf 2A       		.byte	0x2a
 2007 06d0 EC060000 		.4byte	0x6ec
 2008 06d4 08       		.uleb128 0x8
 2009 06d5 E5010000 		.4byte	.LASF97
 2010 06d9 09       		.byte	0x9
 2011 06da 2B       		.byte	0x2b
 2012 06db BD060000 		.4byte	0x6bd
 2013 06df 00       		.byte	0
 2014 06e0 0B       		.uleb128 0xb
 2015 06e1 6D5600   		.ascii	"mV\000"
 2016 06e4 09       		.byte	0x9
 2017 06e5 2C       		.byte	0x2c
 2018 06e6 D1000000 		.4byte	0xd1
 2019 06ea A0       		.byte	0xa0
 2020 06eb 00       		.byte	0
 2021 06ec 18       		.uleb128 0x18
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 80


 2022 06ed 506F7400 		.ascii	"Pot\000"
 2023 06f1 09       		.byte	0x9
 2024 06f2 2D       		.byte	0x2d
 2025 06f3 C8060000 		.4byte	0x6c8
 2026 06f7 17       		.uleb128 0x17
 2027 06f8 F4000000 		.4byte	.LASF98
 2028 06fc A8       		.byte	0xa8
 2029 06fd 09       		.byte	0x9
 2030 06fe 2F       		.byte	0x2f
 2031 06ff 28070000 		.4byte	0x728
 2032 0703 08       		.uleb128 0x8
 2033 0704 E5010000 		.4byte	.LASF97
 2034 0708 09       		.byte	0x9
 2035 0709 30       		.byte	0x30
 2036 070a BD060000 		.4byte	0x6bd
 2037 070e 00       		.byte	0
 2038 070f 08       		.uleb128 0x8
 2039 0710 2B040000 		.4byte	.LASF87
 2040 0714 09       		.byte	0x9
 2041 0715 31       		.byte	0x31
 2042 0716 DD000000 		.4byte	0xdd
 2043 071a A0       		.byte	0xa0
 2044 071b 0B       		.uleb128 0xb
 2045 071c 72706D00 		.ascii	"rpm\000"
 2046 0720 09       		.byte	0x9
 2047 0721 32       		.byte	0x32
 2048 0722 DD000000 		.4byte	0xdd
 2049 0726 A4       		.byte	0xa4
 2050 0727 00       		.byte	0
 2051 0728 03       		.uleb128 0x3
 2052 0729 40020000 		.4byte	.LASF99
 2053 072d 09       		.byte	0x9
 2054 072e 33       		.byte	0x33
 2055 072f F7060000 		.4byte	0x6f7
 2056 0733 19       		.uleb128 0x19
 2057 0734 2A000000 		.4byte	.LASF136
 2058 0738 01       		.byte	0x1
 2059 0739 F405     		.2byte	0x5f4
 2060 073b 00000000 		.4byte	.LFB54
 2061 073f 54000000 		.4byte	.LFE54-.LFB54
 2062 0743 01       		.uleb128 0x1
 2063 0744 9C       		.byte	0x9c
 2064 0745 68070000 		.4byte	0x768
 2065 0749 1A       		.uleb128 0x1a
 2066 074a 69030000 		.4byte	.LASF100
 2067 074e 01       		.byte	0x1
 2068 074f F405     		.2byte	0x5f4
 2069 0751 F9020000 		.4byte	0x2f9
 2070 0755 02       		.uleb128 0x2
 2071 0756 91       		.byte	0x91
 2072 0757 77       		.sleb128 -9
 2073 0758 1A       		.uleb128 0x1a
 2074 0759 E0030000 		.4byte	.LASF101
 2075 075d 01       		.byte	0x1
 2076 075e F405     		.2byte	0x5f4
 2077 0760 A2000000 		.4byte	0xa2
 2078 0764 02       		.uleb128 0x2
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 81


 2079 0765 91       		.byte	0x91
 2080 0766 70       		.sleb128 -16
 2081 0767 00       		.byte	0
 2082 0768 1B       		.uleb128 0x1b
 2083 0769 BC010000 		.4byte	.LASF137
 2084 076d 01       		.byte	0x1
 2085 076e 7806     		.2byte	0x678
 2086 0770 A2000000 		.4byte	0xa2
 2087 0774 00000000 		.4byte	.LFB59
 2088 0778 44000000 		.4byte	.LFE59-.LFB59
 2089 077c 01       		.uleb128 0x1
 2090 077d 9C       		.byte	0x9c
 2091 077e 92070000 		.4byte	0x792
 2092 0782 1A       		.uleb128 0x1a
 2093 0783 98010000 		.4byte	.LASF102
 2094 0787 01       		.byte	0x1
 2095 0788 7806     		.2byte	0x678
 2096 078a A2000000 		.4byte	0xa2
 2097 078e 02       		.uleb128 0x2
 2098 078f 91       		.byte	0x91
 2099 0790 74       		.sleb128 -12
 2100 0791 00       		.byte	0
 2101 0792 1C       		.uleb128 0x1c
 2102 0793 2E050000 		.4byte	.LASF109
 2103 0797 02       		.byte	0x2
 2104 0798 3B       		.byte	0x3b
 2105 0799 AD000000 		.4byte	0xad
 2106 079d 00000000 		.4byte	.LFB63
 2107 07a1 80010000 		.4byte	.LFE63-.LFB63
 2108 07a5 01       		.uleb128 0x1
 2109 07a6 9C       		.byte	0x9c
 2110 07a7 0A080000 		.4byte	0x80a
 2111 07ab 1D       		.uleb128 0x1d
 2112 07ac 15000000 		.4byte	.LASF103
 2113 07b0 02       		.byte	0x2
 2114 07b1 3B       		.byte	0x3b
 2115 07b2 0A080000 		.4byte	0x80a
 2116 07b6 02       		.uleb128 0x2
 2117 07b7 91       		.byte	0x91
 2118 07b8 64       		.sleb128 -28
 2119 07b9 1E       		.uleb128 0x1e
 2120 07ba 6900     		.ascii	"i\000"
 2121 07bc 02       		.byte	0x2
 2122 07bd 3D       		.byte	0x3d
 2123 07be AD000000 		.4byte	0xad
 2124 07c2 02       		.uleb128 0x2
 2125 07c3 91       		.byte	0x91
 2126 07c4 77       		.sleb128 -9
 2127 07c5 1E       		.uleb128 0x1e
 2128 07c6 6A00     		.ascii	"j\000"
 2129 07c8 02       		.byte	0x2
 2130 07c9 3D       		.byte	0x3d
 2131 07ca AD000000 		.4byte	0xad
 2132 07ce 02       		.uleb128 0x2
 2133 07cf 91       		.byte	0x91
 2134 07d0 76       		.sleb128 -10
 2135 07d1 1F       		.uleb128 0x1f
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 82


 2136 07d2 4F010000 		.4byte	.LASF104
 2137 07d6 02       		.byte	0x2
 2138 07d7 3D       		.byte	0x3d
 2139 07d8 AD000000 		.4byte	0xad
 2140 07dc 02       		.uleb128 0x2
 2141 07dd 91       		.byte	0x91
 2142 07de 75       		.sleb128 -11
 2143 07df 1F       		.uleb128 0x1f
 2144 07e0 B5040000 		.4byte	.LASF105
 2145 07e4 02       		.byte	0x2
 2146 07e5 3E       		.byte	0x3e
 2147 07e6 AD000000 		.4byte	0xad
 2148 07ea 02       		.uleb128 0x2
 2149 07eb 91       		.byte	0x91
 2150 07ec 74       		.sleb128 -12
 2151 07ed 1F       		.uleb128 0x1f
 2152 07ee 7A010000 		.4byte	.LASF106
 2153 07f2 02       		.byte	0x2
 2154 07f3 3F       		.byte	0x3f
 2155 07f4 AD000000 		.4byte	0xad
 2156 07f8 02       		.uleb128 0x2
 2157 07f9 91       		.byte	0x91
 2158 07fa 73       		.sleb128 -13
 2159 07fb 1F       		.uleb128 0x1f
 2160 07fc 1D000000 		.4byte	.LASF107
 2161 0800 02       		.byte	0x2
 2162 0801 40       		.byte	0x40
 2163 0802 C5000000 		.4byte	0xc5
 2164 0806 02       		.uleb128 0x2
 2165 0807 91       		.byte	0x91
 2166 0808 6C       		.sleb128 -20
 2167 0809 00       		.byte	0
 2168 080a 0C       		.uleb128 0xc
 2169 080b 04       		.byte	0x4
 2170 080c 10080000 		.4byte	0x810
 2171 0810 16       		.uleb128 0x16
 2172 0811 0B020000 		.4byte	0x20b
 2173 0815 20       		.uleb128 0x20
 2174 0816 9E040000 		.4byte	.LASF111
 2175 081a 02       		.byte	0x2
 2176 081b B9       		.byte	0xb9
 2177 081c 00000000 		.4byte	.LFB64
 2178 0820 44000000 		.4byte	.LFE64-.LFB64
 2179 0824 01       		.uleb128 0x1
 2180 0825 9C       		.byte	0x9c
 2181 0826 39080000 		.4byte	0x839
 2182 082a 1D       		.uleb128 0x1d
 2183 082b 4D050000 		.4byte	.LASF108
 2184 082f 02       		.byte	0x2
 2185 0830 B9       		.byte	0xb9
 2186 0831 AD000000 		.4byte	0xad
 2187 0835 02       		.uleb128 0x2
 2188 0836 91       		.byte	0x91
 2189 0837 77       		.sleb128 -9
 2190 0838 00       		.byte	0
 2191 0839 1C       		.uleb128 0x1c
 2192 083a 6B010000 		.4byte	.LASF110
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 83


 2193 083e 02       		.byte	0x2
 2194 083f D7       		.byte	0xd7
 2195 0840 AD000000 		.4byte	0xad
 2196 0844 00000000 		.4byte	.LFB65
 2197 0848 8C000000 		.4byte	.LFE65-.LFB65
 2198 084c 01       		.uleb128 0x1
 2199 084d 9C       		.byte	0x9c
 2200 084e 61080000 		.4byte	0x861
 2201 0852 1F       		.uleb128 0x1f
 2202 0853 7A010000 		.4byte	.LASF106
 2203 0857 02       		.byte	0x2
 2204 0858 D9       		.byte	0xd9
 2205 0859 AD000000 		.4byte	0xad
 2206 085d 02       		.uleb128 0x2
 2207 085e 91       		.byte	0x91
 2208 085f 77       		.sleb128 -9
 2209 0860 00       		.byte	0
 2210 0861 21       		.uleb128 0x21
 2211 0862 0F040000 		.4byte	.LASF112
 2212 0866 02       		.byte	0x2
 2213 0867 7702     		.2byte	0x277
 2214 0869 00000000 		.4byte	.LFB66
 2215 086d 48000000 		.4byte	.LFE66-.LFB66
 2216 0871 01       		.uleb128 0x1
 2217 0872 9C       		.byte	0x9c
 2218 0873 87080000 		.4byte	0x887
 2219 0877 1A       		.uleb128 0x1a
 2220 0878 94050000 		.4byte	.LASF113
 2221 087c 02       		.byte	0x2
 2222 087d 7702     		.2byte	0x277
 2223 087f AD000000 		.4byte	0xad
 2224 0883 02       		.uleb128 0x2
 2225 0884 91       		.byte	0x91
 2226 0885 77       		.sleb128 -9
 2227 0886 00       		.byte	0
 2228 0887 22       		.uleb128 0x22
 2229 0888 93000000 		.4byte	.LASF138
 2230 088c 03       		.byte	0x3
 2231 088d 21       		.byte	0x21
 2232 088e 00000000 		.4byte	.LFB67
 2233 0892 58010000 		.4byte	.LFE67-.LFB67
 2234 0896 01       		.uleb128 0x1
 2235 0897 9C       		.byte	0x9c
 2236 0898 23       		.uleb128 0x23
 2237 0899 69050000 		.4byte	.LASF114
 2238 089d 03       		.byte	0x3
 2239 089e 31       		.byte	0x31
 2240 089f 7E000000 		.4byte	0x7e
 2241 08a3 00000000 		.4byte	.LFB68
 2242 08a7 20020000 		.4byte	.LFE68-.LFB68
 2243 08ab 01       		.uleb128 0x1
 2244 08ac 9C       		.byte	0x9c
 2245 08ad C1080000 		.4byte	0x8c1
 2246 08b1 1F       		.uleb128 0x1f
 2247 08b2 E9030000 		.4byte	.LASF115
 2248 08b6 03       		.byte	0x3
 2249 08b7 33       		.byte	0x33
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 84


 2250 08b8 C1080000 		.4byte	0x8c1
 2251 08bc 03       		.uleb128 0x3
 2252 08bd 91       		.byte	0x91
 2253 08be A87F     		.sleb128 -88
 2254 08c0 00       		.byte	0
 2255 08c1 09       		.uleb128 0x9
 2256 08c2 EB000000 		.4byte	0xeb
 2257 08c6 D1080000 		.4byte	0x8d1
 2258 08ca 0A       		.uleb128 0xa
 2259 08cb 14010000 		.4byte	0x114
 2260 08cf 4F       		.byte	0x4f
 2261 08d0 00       		.byte	0
 2262 08d1 09       		.uleb128 0x9
 2263 08d2 19060000 		.4byte	0x619
 2264 08d6 E1080000 		.4byte	0x8e1
 2265 08da 0A       		.uleb128 0xa
 2266 08db 14010000 		.4byte	0x114
 2267 08df 07       		.byte	0x7
 2268 08e0 00       		.byte	0
 2269 08e1 1F       		.uleb128 0x1f
 2270 08e2 2D020000 		.4byte	.LASF116
 2271 08e6 09       		.byte	0x9
 2272 08e7 3E       		.byte	0x3e
 2273 08e8 D1080000 		.4byte	0x8d1
 2274 08ec 05       		.uleb128 0x5
 2275 08ed 03       		.byte	0x3
 2276 08ee 00000000 		.4byte	temp_enable
 2277 08f2 1F       		.uleb128 0x1f
 2278 08f3 63040000 		.4byte	.LASF117
 2279 08f7 03       		.byte	0x3
 2280 08f8 1C       		.byte	0x1c
 2281 08f9 03090000 		.4byte	0x903
 2282 08fd 05       		.uleb128 0x5
 2283 08fe 03       		.byte	0x3
 2284 08ff 00000000 		.4byte	window_config
 2285 0903 16       		.uleb128 0x16
 2286 0904 30010000 		.4byte	0x130
 2287 0908 1F       		.uleb128 0x1f
 2288 0909 85000000 		.4byte	.LASF118
 2289 090d 03       		.byte	0x3
 2290 090e 1D       		.byte	0x1d
 2291 090f 19090000 		.4byte	0x919
 2292 0913 05       		.uleb128 0x5
 2293 0914 03       		.byte	0x3
 2294 0915 08000000 		.4byte	enable_config
 2295 0919 16       		.uleb128 0x16
 2296 091a D1080000 		.4byte	0x8d1
 2297 091e 09       		.uleb128 0x9
 2298 091f AD000000 		.4byte	0xad
 2299 0923 2E090000 		.4byte	0x92e
 2300 0927 0A       		.uleb128 0xa
 2301 0928 14010000 		.4byte	0x114
 2302 092c 0F       		.byte	0xf
 2303 092d 00       		.byte	0
 2304 092e 1F       		.uleb128 0x1f
 2305 092f 23010000 		.4byte	.LASF119
 2306 0933 03       		.byte	0x3
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 85


 2307 0934 1E       		.byte	0x1e
 2308 0935 3F090000 		.4byte	0x93f
 2309 0939 05       		.uleb128 0x5
 2310 093a 03       		.byte	0x3
 2311 093b 10000000 		.4byte	rate_config
 2312 093f 16       		.uleb128 0x16
 2313 0940 1E090000 		.4byte	0x91e
 2314 0944 24       		.uleb128 0x24
 2315 0945 BF030000 		.4byte	.LASF120
 2316 0949 01       		.byte	0x1
 2317 094a 9606     		.2byte	0x696
 2318 094c 50090000 		.4byte	0x950
 2319 0950 06       		.uleb128 0x6
 2320 0951 97000000 		.4byte	0x97
 2321 0955 25       		.uleb128 0x25
 2322 0956 23050000 		.4byte	.LASF121
 2323 095a 09       		.byte	0x9
 2324 095b 40       		.byte	0x40
 2325 095c 30010000 		.4byte	0x130
 2326 0960 05       		.uleb128 0x5
 2327 0961 03       		.byte	0x3
 2328 0962 00000000 		.4byte	TxMessage1
 2329 0966 25       		.uleb128 0x25
 2330 0967 0E020000 		.4byte	.LASF122
 2331 096b 09       		.byte	0x9
 2332 096c 41       		.byte	0x41
 2333 096d 30010000 		.4byte	0x130
 2334 0971 05       		.uleb128 0x5
 2335 0972 03       		.byte	0x3
 2336 0973 00000000 		.4byte	RxMessage1
 2337 0977 25       		.uleb128 0x25
 2338 0978 9E010000 		.4byte	.LASF123
 2339 097c 09       		.byte	0x9
 2340 097d 42       		.byte	0x42
 2341 097e AD000000 		.4byte	0xad
 2342 0982 05       		.uleb128 0x5
 2343 0983 03       		.byte	0x3
 2344 0984 00000000 		.4byte	RXDLC1
 2345 0988 25       		.uleb128 0x25
 2346 0989 0D000000 		.4byte	.LASF124
 2347 098d 09       		.byte	0x9
 2348 098e 43       		.byte	0x43
 2349 098f AD000000 		.4byte	0xad
 2350 0993 05       		.uleb128 0x5
 2351 0994 03       		.byte	0x3
 2352 0995 00000000 		.4byte	RxFlag1
 2353 0999 25       		.uleb128 0x25
 2354 099a 64010000 		.4byte	.LASF125
 2355 099e 02       		.byte	0x2
 2356 099f 22       		.byte	0x22
 2357 09a0 AD000000 		.4byte	0xad
 2358 09a4 05       		.uleb128 0x5
 2359 09a5 03       		.byte	0x3
 2360 09a6 00000000 		.4byte	bIndex
 2361 09aa 25       		.uleb128 0x25
 2362 09ab 58000000 		.4byte	.LASF126
 2363 09af 09       		.byte	0x9
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 86


 2364 09b0 35       		.byte	0x35
 2365 09b1 EC060000 		.4byte	0x6ec
 2366 09b5 05       		.uleb128 0x5
 2367 09b6 03       		.byte	0x3
 2368 09b7 00000000 		.4byte	zero
 2369 09bb 26       		.uleb128 0x26
 2370 09bc 6F6E6500 		.ascii	"one\000"
 2371 09c0 09       		.byte	0x9
 2372 09c1 36       		.byte	0x36
 2373 09c2 EC060000 		.4byte	0x6ec
 2374 09c6 05       		.uleb128 0x5
 2375 09c7 03       		.byte	0x3
 2376 09c8 00000000 		.4byte	one
 2377 09cc 26       		.uleb128 0x26
 2378 09cd 74776F00 		.ascii	"two\000"
 2379 09d1 09       		.byte	0x9
 2380 09d2 37       		.byte	0x37
 2381 09d3 EC060000 		.4byte	0x6ec
 2382 09d7 05       		.uleb128 0x5
 2383 09d8 03       		.byte	0x3
 2384 09d9 00000000 		.4byte	two
 2385 09dd 25       		.uleb128 0x25
 2386 09de 20040000 		.4byte	.LASF127
 2387 09e2 09       		.byte	0x9
 2388 09e3 38       		.byte	0x38
 2389 09e4 EC060000 		.4byte	0x6ec
 2390 09e8 05       		.uleb128 0x5
 2391 09e9 03       		.byte	0x3
 2392 09ea 00000000 		.4byte	three
 2393 09ee 25       		.uleb128 0x25
 2394 09ef F8030000 		.4byte	.LASF128
 2395 09f3 09       		.byte	0x9
 2396 09f4 39       		.byte	0x39
 2397 09f5 EC060000 		.4byte	0x6ec
 2398 09f9 05       		.uleb128 0x5
 2399 09fa 03       		.byte	0x3
 2400 09fb 00000000 		.4byte	four
 2401 09ff 25       		.uleb128 0x25
 2402 0a00 3C050000 		.4byte	.LASF129
 2403 0a04 09       		.byte	0x9
 2404 0a05 3A       		.byte	0x3a
 2405 0a06 EC060000 		.4byte	0x6ec
 2406 0a0a 05       		.uleb128 0x5
 2407 0a0b 03       		.byte	0x3
 2408 0a0c 00000000 		.4byte	five
 2409 0a10 25       		.uleb128 0x25
 2410 0a11 26040000 		.4byte	.LASF130
 2411 0a15 09       		.byte	0x9
 2412 0a16 3B       		.byte	0x3b
 2413 0a17 28070000 		.4byte	0x728
 2414 0a1b 05       		.uleb128 0x5
 2415 0a1c 03       		.byte	0x3
 2416 0a1d 00000000 		.4byte	left
 2417 0a21 25       		.uleb128 0x25
 2418 0a22 5E020000 		.4byte	.LASF131
 2419 0a26 09       		.byte	0x9
 2420 0a27 3C       		.byte	0x3c
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 87


 2421 0a28 28070000 		.4byte	0x728
 2422 0a2c 05       		.uleb128 0x5
 2423 0a2d 03       		.byte	0x3
 2424 0a2e 00000000 		.4byte	right
 2425 0a32 25       		.uleb128 0x25
 2426 0a33 9E050000 		.4byte	.LASF132
 2427 0a37 03       		.byte	0x3
 2428 0a38 1A       		.byte	0x1a
 2429 0a39 C5000000 		.4byte	0xc5
 2430 0a3d 05       		.uleb128 0x5
 2431 0a3e 03       		.byte	0x3
 2432 0a3f 00000000 		.4byte	timer
 2433 0a43 00       		.byte	0
 2434              		.section	.debug_abbrev,"",%progbits
 2435              	.Ldebug_abbrev0:
 2436 0000 01       		.uleb128 0x1
 2437 0001 11       		.uleb128 0x11
 2438 0002 01       		.byte	0x1
 2439 0003 25       		.uleb128 0x25
 2440 0004 0E       		.uleb128 0xe
 2441 0005 13       		.uleb128 0x13
 2442 0006 0B       		.uleb128 0xb
 2443 0007 03       		.uleb128 0x3
 2444 0008 0E       		.uleb128 0xe
 2445 0009 1B       		.uleb128 0x1b
 2446 000a 0E       		.uleb128 0xe
 2447 000b 55       		.uleb128 0x55
 2448 000c 17       		.uleb128 0x17
 2449 000d 11       		.uleb128 0x11
 2450 000e 01       		.uleb128 0x1
 2451 000f 10       		.uleb128 0x10
 2452 0010 17       		.uleb128 0x17
 2453 0011 00       		.byte	0
 2454 0012 00       		.byte	0
 2455 0013 02       		.uleb128 0x2
 2456 0014 24       		.uleb128 0x24
 2457 0015 00       		.byte	0
 2458 0016 0B       		.uleb128 0xb
 2459 0017 0B       		.uleb128 0xb
 2460 0018 3E       		.uleb128 0x3e
 2461 0019 0B       		.uleb128 0xb
 2462 001a 03       		.uleb128 0x3
 2463 001b 0E       		.uleb128 0xe
 2464 001c 00       		.byte	0
 2465 001d 00       		.byte	0
 2466 001e 03       		.uleb128 0x3
 2467 001f 16       		.uleb128 0x16
 2468 0020 00       		.byte	0
 2469 0021 03       		.uleb128 0x3
 2470 0022 0E       		.uleb128 0xe
 2471 0023 3A       		.uleb128 0x3a
 2472 0024 0B       		.uleb128 0xb
 2473 0025 3B       		.uleb128 0x3b
 2474 0026 0B       		.uleb128 0xb
 2475 0027 49       		.uleb128 0x49
 2476 0028 13       		.uleb128 0x13
 2477 0029 00       		.byte	0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 88


 2478 002a 00       		.byte	0
 2479 002b 04       		.uleb128 0x4
 2480 002c 24       		.uleb128 0x24
 2481 002d 00       		.byte	0
 2482 002e 0B       		.uleb128 0xb
 2483 002f 0B       		.uleb128 0xb
 2484 0030 3E       		.uleb128 0x3e
 2485 0031 0B       		.uleb128 0xb
 2486 0032 03       		.uleb128 0x3
 2487 0033 08       		.uleb128 0x8
 2488 0034 00       		.byte	0
 2489 0035 00       		.byte	0
 2490 0036 05       		.uleb128 0x5
 2491 0037 16       		.uleb128 0x16
 2492 0038 00       		.byte	0
 2493 0039 03       		.uleb128 0x3
 2494 003a 0E       		.uleb128 0xe
 2495 003b 3A       		.uleb128 0x3a
 2496 003c 0B       		.uleb128 0xb
 2497 003d 3B       		.uleb128 0x3b
 2498 003e 05       		.uleb128 0x5
 2499 003f 49       		.uleb128 0x49
 2500 0040 13       		.uleb128 0x13
 2501 0041 00       		.byte	0
 2502 0042 00       		.byte	0
 2503 0043 06       		.uleb128 0x6
 2504 0044 35       		.uleb128 0x35
 2505 0045 00       		.byte	0
 2506 0046 49       		.uleb128 0x49
 2507 0047 13       		.uleb128 0x13
 2508 0048 00       		.byte	0
 2509 0049 00       		.byte	0
 2510 004a 07       		.uleb128 0x7
 2511 004b 13       		.uleb128 0x13
 2512 004c 01       		.byte	0x1
 2513 004d 0B       		.uleb128 0xb
 2514 004e 0B       		.uleb128 0xb
 2515 004f 3A       		.uleb128 0x3a
 2516 0050 0B       		.uleb128 0xb
 2517 0051 3B       		.uleb128 0x3b
 2518 0052 0B       		.uleb128 0xb
 2519 0053 01       		.uleb128 0x1
 2520 0054 13       		.uleb128 0x13
 2521 0055 00       		.byte	0
 2522 0056 00       		.byte	0
 2523 0057 08       		.uleb128 0x8
 2524 0058 0D       		.uleb128 0xd
 2525 0059 00       		.byte	0
 2526 005a 03       		.uleb128 0x3
 2527 005b 0E       		.uleb128 0xe
 2528 005c 3A       		.uleb128 0x3a
 2529 005d 0B       		.uleb128 0xb
 2530 005e 3B       		.uleb128 0x3b
 2531 005f 0B       		.uleb128 0xb
 2532 0060 49       		.uleb128 0x49
 2533 0061 13       		.uleb128 0x13
 2534 0062 38       		.uleb128 0x38
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 89


 2535 0063 0B       		.uleb128 0xb
 2536 0064 00       		.byte	0
 2537 0065 00       		.byte	0
 2538 0066 09       		.uleb128 0x9
 2539 0067 01       		.uleb128 0x1
 2540 0068 01       		.byte	0x1
 2541 0069 49       		.uleb128 0x49
 2542 006a 13       		.uleb128 0x13
 2543 006b 01       		.uleb128 0x1
 2544 006c 13       		.uleb128 0x13
 2545 006d 00       		.byte	0
 2546 006e 00       		.byte	0
 2547 006f 0A       		.uleb128 0xa
 2548 0070 21       		.uleb128 0x21
 2549 0071 00       		.byte	0
 2550 0072 49       		.uleb128 0x49
 2551 0073 13       		.uleb128 0x13
 2552 0074 2F       		.uleb128 0x2f
 2553 0075 0B       		.uleb128 0xb
 2554 0076 00       		.byte	0
 2555 0077 00       		.byte	0
 2556 0078 0B       		.uleb128 0xb
 2557 0079 0D       		.uleb128 0xd
 2558 007a 00       		.byte	0
 2559 007b 03       		.uleb128 0x3
 2560 007c 08       		.uleb128 0x8
 2561 007d 3A       		.uleb128 0x3a
 2562 007e 0B       		.uleb128 0xb
 2563 007f 3B       		.uleb128 0x3b
 2564 0080 0B       		.uleb128 0xb
 2565 0081 49       		.uleb128 0x49
 2566 0082 13       		.uleb128 0x13
 2567 0083 38       		.uleb128 0x38
 2568 0084 0B       		.uleb128 0xb
 2569 0085 00       		.byte	0
 2570 0086 00       		.byte	0
 2571 0087 0C       		.uleb128 0xc
 2572 0088 0F       		.uleb128 0xf
 2573 0089 00       		.byte	0
 2574 008a 0B       		.uleb128 0xb
 2575 008b 0B       		.uleb128 0xb
 2576 008c 49       		.uleb128 0x49
 2577 008d 13       		.uleb128 0x13
 2578 008e 00       		.byte	0
 2579 008f 00       		.byte	0
 2580 0090 0D       		.uleb128 0xd
 2581 0091 04       		.uleb128 0x4
 2582 0092 01       		.byte	0x1
 2583 0093 03       		.uleb128 0x3
 2584 0094 0E       		.uleb128 0xe
 2585 0095 0B       		.uleb128 0xb
 2586 0096 0B       		.uleb128 0xb
 2587 0097 3A       		.uleb128 0x3a
 2588 0098 0B       		.uleb128 0xb
 2589 0099 3B       		.uleb128 0x3b
 2590 009a 0B       		.uleb128 0xb
 2591 009b 01       		.uleb128 0x1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 90


 2592 009c 13       		.uleb128 0x13
 2593 009d 00       		.byte	0
 2594 009e 00       		.byte	0
 2595 009f 0E       		.uleb128 0xe
 2596 00a0 28       		.uleb128 0x28
 2597 00a1 00       		.byte	0
 2598 00a2 03       		.uleb128 0x3
 2599 00a3 0E       		.uleb128 0xe
 2600 00a4 1C       		.uleb128 0x1c
 2601 00a5 0D       		.uleb128 0xd
 2602 00a6 00       		.byte	0
 2603 00a7 00       		.byte	0
 2604 00a8 0F       		.uleb128 0xf
 2605 00a9 13       		.uleb128 0x13
 2606 00aa 01       		.byte	0x1
 2607 00ab 0B       		.uleb128 0xb
 2608 00ac 05       		.uleb128 0x5
 2609 00ad 3A       		.uleb128 0x3a
 2610 00ae 0B       		.uleb128 0xb
 2611 00af 3B       		.uleb128 0x3b
 2612 00b0 05       		.uleb128 0x5
 2613 00b1 01       		.uleb128 0x1
 2614 00b2 13       		.uleb128 0x13
 2615 00b3 00       		.byte	0
 2616 00b4 00       		.byte	0
 2617 00b5 10       		.uleb128 0x10
 2618 00b6 0D       		.uleb128 0xd
 2619 00b7 00       		.byte	0
 2620 00b8 03       		.uleb128 0x3
 2621 00b9 0E       		.uleb128 0xe
 2622 00ba 3A       		.uleb128 0x3a
 2623 00bb 0B       		.uleb128 0xb
 2624 00bc 3B       		.uleb128 0x3b
 2625 00bd 05       		.uleb128 0x5
 2626 00be 49       		.uleb128 0x49
 2627 00bf 13       		.uleb128 0x13
 2628 00c0 38       		.uleb128 0x38
 2629 00c1 0B       		.uleb128 0xb
 2630 00c2 00       		.byte	0
 2631 00c3 00       		.byte	0
 2632 00c4 11       		.uleb128 0x11
 2633 00c5 0D       		.uleb128 0xd
 2634 00c6 00       		.byte	0
 2635 00c7 03       		.uleb128 0x3
 2636 00c8 0E       		.uleb128 0xe
 2637 00c9 3A       		.uleb128 0x3a
 2638 00ca 0B       		.uleb128 0xb
 2639 00cb 3B       		.uleb128 0x3b
 2640 00cc 05       		.uleb128 0x5
 2641 00cd 49       		.uleb128 0x49
 2642 00ce 13       		.uleb128 0x13
 2643 00cf 38       		.uleb128 0x38
 2644 00d0 05       		.uleb128 0x5
 2645 00d1 00       		.byte	0
 2646 00d2 00       		.byte	0
 2647 00d3 12       		.uleb128 0x12
 2648 00d4 0D       		.uleb128 0xd
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 91


 2649 00d5 00       		.byte	0
 2650 00d6 03       		.uleb128 0x3
 2651 00d7 08       		.uleb128 0x8
 2652 00d8 3A       		.uleb128 0x3a
 2653 00d9 0B       		.uleb128 0xb
 2654 00da 3B       		.uleb128 0x3b
 2655 00db 05       		.uleb128 0x5
 2656 00dc 49       		.uleb128 0x49
 2657 00dd 13       		.uleb128 0x13
 2658 00de 38       		.uleb128 0x38
 2659 00df 05       		.uleb128 0x5
 2660 00e0 00       		.byte	0
 2661 00e1 00       		.byte	0
 2662 00e2 13       		.uleb128 0x13
 2663 00e3 21       		.uleb128 0x21
 2664 00e4 00       		.byte	0
 2665 00e5 49       		.uleb128 0x49
 2666 00e6 13       		.uleb128 0x13
 2667 00e7 2F       		.uleb128 0x2f
 2668 00e8 05       		.uleb128 0x5
 2669 00e9 00       		.byte	0
 2670 00ea 00       		.byte	0
 2671 00eb 14       		.uleb128 0x14
 2672 00ec 13       		.uleb128 0x13
 2673 00ed 01       		.byte	0x1
 2674 00ee 0B       		.uleb128 0xb
 2675 00ef 0B       		.uleb128 0xb
 2676 00f0 3A       		.uleb128 0x3a
 2677 00f1 0B       		.uleb128 0xb
 2678 00f2 3B       		.uleb128 0x3b
 2679 00f3 05       		.uleb128 0x5
 2680 00f4 01       		.uleb128 0x1
 2681 00f5 13       		.uleb128 0x13
 2682 00f6 00       		.byte	0
 2683 00f7 00       		.byte	0
 2684 00f8 15       		.uleb128 0x15
 2685 00f9 0D       		.uleb128 0xd
 2686 00fa 00       		.byte	0
 2687 00fb 03       		.uleb128 0x3
 2688 00fc 08       		.uleb128 0x8
 2689 00fd 3A       		.uleb128 0x3a
 2690 00fe 0B       		.uleb128 0xb
 2691 00ff 3B       		.uleb128 0x3b
 2692 0100 05       		.uleb128 0x5
 2693 0101 49       		.uleb128 0x49
 2694 0102 13       		.uleb128 0x13
 2695 0103 38       		.uleb128 0x38
 2696 0104 0B       		.uleb128 0xb
 2697 0105 00       		.byte	0
 2698 0106 00       		.byte	0
 2699 0107 16       		.uleb128 0x16
 2700 0108 26       		.uleb128 0x26
 2701 0109 00       		.byte	0
 2702 010a 49       		.uleb128 0x49
 2703 010b 13       		.uleb128 0x13
 2704 010c 00       		.byte	0
 2705 010d 00       		.byte	0
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 92


 2706 010e 17       		.uleb128 0x17
 2707 010f 13       		.uleb128 0x13
 2708 0110 01       		.byte	0x1
 2709 0111 03       		.uleb128 0x3
 2710 0112 0E       		.uleb128 0xe
 2711 0113 0B       		.uleb128 0xb
 2712 0114 0B       		.uleb128 0xb
 2713 0115 3A       		.uleb128 0x3a
 2714 0116 0B       		.uleb128 0xb
 2715 0117 3B       		.uleb128 0x3b
 2716 0118 0B       		.uleb128 0xb
 2717 0119 01       		.uleb128 0x1
 2718 011a 13       		.uleb128 0x13
 2719 011b 00       		.byte	0
 2720 011c 00       		.byte	0
 2721 011d 18       		.uleb128 0x18
 2722 011e 16       		.uleb128 0x16
 2723 011f 00       		.byte	0
 2724 0120 03       		.uleb128 0x3
 2725 0121 08       		.uleb128 0x8
 2726 0122 3A       		.uleb128 0x3a
 2727 0123 0B       		.uleb128 0xb
 2728 0124 3B       		.uleb128 0x3b
 2729 0125 0B       		.uleb128 0xb
 2730 0126 49       		.uleb128 0x49
 2731 0127 13       		.uleb128 0x13
 2732 0128 00       		.byte	0
 2733 0129 00       		.byte	0
 2734 012a 19       		.uleb128 0x19
 2735 012b 2E       		.uleb128 0x2e
 2736 012c 01       		.byte	0x1
 2737 012d 03       		.uleb128 0x3
 2738 012e 0E       		.uleb128 0xe
 2739 012f 3A       		.uleb128 0x3a
 2740 0130 0B       		.uleb128 0xb
 2741 0131 3B       		.uleb128 0x3b
 2742 0132 05       		.uleb128 0x5
 2743 0133 27       		.uleb128 0x27
 2744 0134 19       		.uleb128 0x19
 2745 0135 11       		.uleb128 0x11
 2746 0136 01       		.uleb128 0x1
 2747 0137 12       		.uleb128 0x12
 2748 0138 06       		.uleb128 0x6
 2749 0139 40       		.uleb128 0x40
 2750 013a 18       		.uleb128 0x18
 2751 013b 9742     		.uleb128 0x2117
 2752 013d 19       		.uleb128 0x19
 2753 013e 01       		.uleb128 0x1
 2754 013f 13       		.uleb128 0x13
 2755 0140 00       		.byte	0
 2756 0141 00       		.byte	0
 2757 0142 1A       		.uleb128 0x1a
 2758 0143 05       		.uleb128 0x5
 2759 0144 00       		.byte	0
 2760 0145 03       		.uleb128 0x3
 2761 0146 0E       		.uleb128 0xe
 2762 0147 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 93


 2763 0148 0B       		.uleb128 0xb
 2764 0149 3B       		.uleb128 0x3b
 2765 014a 05       		.uleb128 0x5
 2766 014b 49       		.uleb128 0x49
 2767 014c 13       		.uleb128 0x13
 2768 014d 02       		.uleb128 0x2
 2769 014e 18       		.uleb128 0x18
 2770 014f 00       		.byte	0
 2771 0150 00       		.byte	0
 2772 0151 1B       		.uleb128 0x1b
 2773 0152 2E       		.uleb128 0x2e
 2774 0153 01       		.byte	0x1
 2775 0154 03       		.uleb128 0x3
 2776 0155 0E       		.uleb128 0xe
 2777 0156 3A       		.uleb128 0x3a
 2778 0157 0B       		.uleb128 0xb
 2779 0158 3B       		.uleb128 0x3b
 2780 0159 05       		.uleb128 0x5
 2781 015a 27       		.uleb128 0x27
 2782 015b 19       		.uleb128 0x19
 2783 015c 49       		.uleb128 0x49
 2784 015d 13       		.uleb128 0x13
 2785 015e 11       		.uleb128 0x11
 2786 015f 01       		.uleb128 0x1
 2787 0160 12       		.uleb128 0x12
 2788 0161 06       		.uleb128 0x6
 2789 0162 40       		.uleb128 0x40
 2790 0163 18       		.uleb128 0x18
 2791 0164 9642     		.uleb128 0x2116
 2792 0166 19       		.uleb128 0x19
 2793 0167 01       		.uleb128 0x1
 2794 0168 13       		.uleb128 0x13
 2795 0169 00       		.byte	0
 2796 016a 00       		.byte	0
 2797 016b 1C       		.uleb128 0x1c
 2798 016c 2E       		.uleb128 0x2e
 2799 016d 01       		.byte	0x1
 2800 016e 3F       		.uleb128 0x3f
 2801 016f 19       		.uleb128 0x19
 2802 0170 03       		.uleb128 0x3
 2803 0171 0E       		.uleb128 0xe
 2804 0172 3A       		.uleb128 0x3a
 2805 0173 0B       		.uleb128 0xb
 2806 0174 3B       		.uleb128 0x3b
 2807 0175 0B       		.uleb128 0xb
 2808 0176 27       		.uleb128 0x27
 2809 0177 19       		.uleb128 0x19
 2810 0178 49       		.uleb128 0x49
 2811 0179 13       		.uleb128 0x13
 2812 017a 11       		.uleb128 0x11
 2813 017b 01       		.uleb128 0x1
 2814 017c 12       		.uleb128 0x12
 2815 017d 06       		.uleb128 0x6
 2816 017e 40       		.uleb128 0x40
 2817 017f 18       		.uleb128 0x18
 2818 0180 9742     		.uleb128 0x2117
 2819 0182 19       		.uleb128 0x19
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 94


 2820 0183 01       		.uleb128 0x1
 2821 0184 13       		.uleb128 0x13
 2822 0185 00       		.byte	0
 2823 0186 00       		.byte	0
 2824 0187 1D       		.uleb128 0x1d
 2825 0188 05       		.uleb128 0x5
 2826 0189 00       		.byte	0
 2827 018a 03       		.uleb128 0x3
 2828 018b 0E       		.uleb128 0xe
 2829 018c 3A       		.uleb128 0x3a
 2830 018d 0B       		.uleb128 0xb
 2831 018e 3B       		.uleb128 0x3b
 2832 018f 0B       		.uleb128 0xb
 2833 0190 49       		.uleb128 0x49
 2834 0191 13       		.uleb128 0x13
 2835 0192 02       		.uleb128 0x2
 2836 0193 18       		.uleb128 0x18
 2837 0194 00       		.byte	0
 2838 0195 00       		.byte	0
 2839 0196 1E       		.uleb128 0x1e
 2840 0197 34       		.uleb128 0x34
 2841 0198 00       		.byte	0
 2842 0199 03       		.uleb128 0x3
 2843 019a 08       		.uleb128 0x8
 2844 019b 3A       		.uleb128 0x3a
 2845 019c 0B       		.uleb128 0xb
 2846 019d 3B       		.uleb128 0x3b
 2847 019e 0B       		.uleb128 0xb
 2848 019f 49       		.uleb128 0x49
 2849 01a0 13       		.uleb128 0x13
 2850 01a1 02       		.uleb128 0x2
 2851 01a2 18       		.uleb128 0x18
 2852 01a3 00       		.byte	0
 2853 01a4 00       		.byte	0
 2854 01a5 1F       		.uleb128 0x1f
 2855 01a6 34       		.uleb128 0x34
 2856 01a7 00       		.byte	0
 2857 01a8 03       		.uleb128 0x3
 2858 01a9 0E       		.uleb128 0xe
 2859 01aa 3A       		.uleb128 0x3a
 2860 01ab 0B       		.uleb128 0xb
 2861 01ac 3B       		.uleb128 0x3b
 2862 01ad 0B       		.uleb128 0xb
 2863 01ae 49       		.uleb128 0x49
 2864 01af 13       		.uleb128 0x13
 2865 01b0 02       		.uleb128 0x2
 2866 01b1 18       		.uleb128 0x18
 2867 01b2 00       		.byte	0
 2868 01b3 00       		.byte	0
 2869 01b4 20       		.uleb128 0x20
 2870 01b5 2E       		.uleb128 0x2e
 2871 01b6 01       		.byte	0x1
 2872 01b7 3F       		.uleb128 0x3f
 2873 01b8 19       		.uleb128 0x19
 2874 01b9 03       		.uleb128 0x3
 2875 01ba 0E       		.uleb128 0xe
 2876 01bb 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 95


 2877 01bc 0B       		.uleb128 0xb
 2878 01bd 3B       		.uleb128 0x3b
 2879 01be 0B       		.uleb128 0xb
 2880 01bf 27       		.uleb128 0x27
 2881 01c0 19       		.uleb128 0x19
 2882 01c1 11       		.uleb128 0x11
 2883 01c2 01       		.uleb128 0x1
 2884 01c3 12       		.uleb128 0x12
 2885 01c4 06       		.uleb128 0x6
 2886 01c5 40       		.uleb128 0x40
 2887 01c6 18       		.uleb128 0x18
 2888 01c7 9742     		.uleb128 0x2117
 2889 01c9 19       		.uleb128 0x19
 2890 01ca 01       		.uleb128 0x1
 2891 01cb 13       		.uleb128 0x13
 2892 01cc 00       		.byte	0
 2893 01cd 00       		.byte	0
 2894 01ce 21       		.uleb128 0x21
 2895 01cf 2E       		.uleb128 0x2e
 2896 01d0 01       		.byte	0x1
 2897 01d1 3F       		.uleb128 0x3f
 2898 01d2 19       		.uleb128 0x19
 2899 01d3 03       		.uleb128 0x3
 2900 01d4 0E       		.uleb128 0xe
 2901 01d5 3A       		.uleb128 0x3a
 2902 01d6 0B       		.uleb128 0xb
 2903 01d7 3B       		.uleb128 0x3b
 2904 01d8 05       		.uleb128 0x5
 2905 01d9 27       		.uleb128 0x27
 2906 01da 19       		.uleb128 0x19
 2907 01db 11       		.uleb128 0x11
 2908 01dc 01       		.uleb128 0x1
 2909 01dd 12       		.uleb128 0x12
 2910 01de 06       		.uleb128 0x6
 2911 01df 40       		.uleb128 0x40
 2912 01e0 18       		.uleb128 0x18
 2913 01e1 9742     		.uleb128 0x2117
 2914 01e3 19       		.uleb128 0x19
 2915 01e4 01       		.uleb128 0x1
 2916 01e5 13       		.uleb128 0x13
 2917 01e6 00       		.byte	0
 2918 01e7 00       		.byte	0
 2919 01e8 22       		.uleb128 0x22
 2920 01e9 2E       		.uleb128 0x2e
 2921 01ea 00       		.byte	0
 2922 01eb 3F       		.uleb128 0x3f
 2923 01ec 19       		.uleb128 0x19
 2924 01ed 03       		.uleb128 0x3
 2925 01ee 0E       		.uleb128 0xe
 2926 01ef 3A       		.uleb128 0x3a
 2927 01f0 0B       		.uleb128 0xb
 2928 01f1 3B       		.uleb128 0x3b
 2929 01f2 0B       		.uleb128 0xb
 2930 01f3 27       		.uleb128 0x27
 2931 01f4 19       		.uleb128 0x19
 2932 01f5 11       		.uleb128 0x11
 2933 01f6 01       		.uleb128 0x1
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 96


 2934 01f7 12       		.uleb128 0x12
 2935 01f8 06       		.uleb128 0x6
 2936 01f9 40       		.uleb128 0x40
 2937 01fa 18       		.uleb128 0x18
 2938 01fb 9642     		.uleb128 0x2116
 2939 01fd 19       		.uleb128 0x19
 2940 01fe 00       		.byte	0
 2941 01ff 00       		.byte	0
 2942 0200 23       		.uleb128 0x23
 2943 0201 2E       		.uleb128 0x2e
 2944 0202 01       		.byte	0x1
 2945 0203 3F       		.uleb128 0x3f
 2946 0204 19       		.uleb128 0x19
 2947 0205 03       		.uleb128 0x3
 2948 0206 0E       		.uleb128 0xe
 2949 0207 3A       		.uleb128 0x3a
 2950 0208 0B       		.uleb128 0xb
 2951 0209 3B       		.uleb128 0x3b
 2952 020a 0B       		.uleb128 0xb
 2953 020b 49       		.uleb128 0x49
 2954 020c 13       		.uleb128 0x13
 2955 020d 11       		.uleb128 0x11
 2956 020e 01       		.uleb128 0x1
 2957 020f 12       		.uleb128 0x12
 2958 0210 06       		.uleb128 0x6
 2959 0211 40       		.uleb128 0x40
 2960 0212 18       		.uleb128 0x18
 2961 0213 9642     		.uleb128 0x2116
 2962 0215 19       		.uleb128 0x19
 2963 0216 01       		.uleb128 0x1
 2964 0217 13       		.uleb128 0x13
 2965 0218 00       		.byte	0
 2966 0219 00       		.byte	0
 2967 021a 24       		.uleb128 0x24
 2968 021b 34       		.uleb128 0x34
 2969 021c 00       		.byte	0
 2970 021d 03       		.uleb128 0x3
 2971 021e 0E       		.uleb128 0xe
 2972 021f 3A       		.uleb128 0x3a
 2973 0220 0B       		.uleb128 0xb
 2974 0221 3B       		.uleb128 0x3b
 2975 0222 05       		.uleb128 0x5
 2976 0223 49       		.uleb128 0x49
 2977 0224 13       		.uleb128 0x13
 2978 0225 3F       		.uleb128 0x3f
 2979 0226 19       		.uleb128 0x19
 2980 0227 3C       		.uleb128 0x3c
 2981 0228 19       		.uleb128 0x19
 2982 0229 00       		.byte	0
 2983 022a 00       		.byte	0
 2984 022b 25       		.uleb128 0x25
 2985 022c 34       		.uleb128 0x34
 2986 022d 00       		.byte	0
 2987 022e 03       		.uleb128 0x3
 2988 022f 0E       		.uleb128 0xe
 2989 0230 3A       		.uleb128 0x3a
 2990 0231 0B       		.uleb128 0xb
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 97


 2991 0232 3B       		.uleb128 0x3b
 2992 0233 0B       		.uleb128 0xb
 2993 0234 49       		.uleb128 0x49
 2994 0235 13       		.uleb128 0x13
 2995 0236 3F       		.uleb128 0x3f
 2996 0237 19       		.uleb128 0x19
 2997 0238 02       		.uleb128 0x2
 2998 0239 18       		.uleb128 0x18
 2999 023a 00       		.byte	0
 3000 023b 00       		.byte	0
 3001 023c 26       		.uleb128 0x26
 3002 023d 34       		.uleb128 0x34
 3003 023e 00       		.byte	0
 3004 023f 03       		.uleb128 0x3
 3005 0240 08       		.uleb128 0x8
 3006 0241 3A       		.uleb128 0x3a
 3007 0242 0B       		.uleb128 0xb
 3008 0243 3B       		.uleb128 0x3b
 3009 0244 0B       		.uleb128 0xb
 3010 0245 49       		.uleb128 0x49
 3011 0246 13       		.uleb128 0x13
 3012 0247 3F       		.uleb128 0x3f
 3013 0248 19       		.uleb128 0x19
 3014 0249 02       		.uleb128 0x2
 3015 024a 18       		.uleb128 0x18
 3016 024b 00       		.byte	0
 3017 024c 00       		.byte	0
 3018 024d 00       		.byte	0
 3019              		.section	.debug_aranges,"",%progbits
 3020 0000 54000000 		.4byte	0x54
 3021 0004 0200     		.2byte	0x2
 3022 0006 00000000 		.4byte	.Ldebug_info0
 3023 000a 04       		.byte	0x4
 3024 000b 00       		.byte	0
 3025 000c 0000     		.2byte	0
 3026 000e 0000     		.2byte	0
 3027 0010 00000000 		.4byte	.LFB54
 3028 0014 54000000 		.4byte	.LFE54-.LFB54
 3029 0018 00000000 		.4byte	.LFB59
 3030 001c 44000000 		.4byte	.LFE59-.LFB59
 3031 0020 00000000 		.4byte	.LFB63
 3032 0024 80010000 		.4byte	.LFE63-.LFB63
 3033 0028 00000000 		.4byte	.LFB64
 3034 002c 44000000 		.4byte	.LFE64-.LFB64
 3035 0030 00000000 		.4byte	.LFB65
 3036 0034 8C000000 		.4byte	.LFE65-.LFB65
 3037 0038 00000000 		.4byte	.LFB66
 3038 003c 48000000 		.4byte	.LFE66-.LFB66
 3039 0040 00000000 		.4byte	.LFB67
 3040 0044 58010000 		.4byte	.LFE67-.LFB67
 3041 0048 00000000 		.4byte	.LFB68
 3042 004c 20020000 		.4byte	.LFE68-.LFB68
 3043 0050 00000000 		.4byte	0
 3044 0054 00000000 		.4byte	0
 3045              		.section	.debug_ranges,"",%progbits
 3046              	.Ldebug_ranges0:
 3047 0000 00000000 		.4byte	.LFB54
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 98


 3048 0004 54000000 		.4byte	.LFE54
 3049 0008 00000000 		.4byte	.LFB59
 3050 000c 44000000 		.4byte	.LFE59
 3051 0010 00000000 		.4byte	.LFB63
 3052 0014 80010000 		.4byte	.LFE63
 3053 0018 00000000 		.4byte	.LFB64
 3054 001c 44000000 		.4byte	.LFE64
 3055 0020 00000000 		.4byte	.LFB65
 3056 0024 8C000000 		.4byte	.LFE65
 3057 0028 00000000 		.4byte	.LFB66
 3058 002c 48000000 		.4byte	.LFE66
 3059 0030 00000000 		.4byte	.LFB67
 3060 0034 58010000 		.4byte	.LFE67
 3061 0038 00000000 		.4byte	.LFB68
 3062 003c 20020000 		.4byte	.LFE68
 3063 0040 00000000 		.4byte	0
 3064 0044 00000000 		.4byte	0
 3065              		.section	.debug_line,"",%progbits
 3066              	.Ldebug_line0:
 3067 0000 70030000 		.section	.debug_str,"MS",%progbits,1
 3067      02008B01 
 3067      00000201 
 3067      FB0E0D00 
 3067      01010101 
 3068              	.LASF94:
 3069 0000 53656E73 		.ascii	"Sensor\000"
 3069      6F7200
 3070              	.LASF78:
 3071 0007 43504143 		.ascii	"CPACR\000"
 3071      5200
 3072              	.LASF124:
 3073 000d 5278466C 		.ascii	"RxFlag1\000"
 3073      61673100 
 3074              	.LASF103:
 3075 0015 6D657373 		.ascii	"message\000"
 3075      61676500 
 3076              	.LASF107:
 3077 001d 72656754 		.ascii	"regTemp\000"
 3077      656D7000 
 3078              	.LASF63:
 3079 0025 53544952 		.ascii	"STIR\000"
 3079      00
 3080              	.LASF136:
 3081 002a 4E564943 		.ascii	"NVIC_SetPriority\000"
 3081      5F536574 
 3081      5072696F 
 3081      72697479 
 3081      00
 3082              	.LASF11:
 3083 003b 756E7369 		.ascii	"unsigned int\000"
 3083      676E6564 
 3083      20696E74 
 3083      00
 3084              	.LASF81:
 3085 0048 4C4F4144 		.ascii	"LOAD\000"
 3085      00
 3086              	.LASF33:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 99


 3087 004d 7278616D 		.ascii	"rxamr\000"
 3087      7200
 3088              	.LASF72:
 3089 0053 44465352 		.ascii	"DFSR\000"
 3089      00
 3090              	.LASF126:
 3091 0058 7A65726F 		.ascii	"zero\000"
 3091      00
 3092              	.LASF5:
 3093 005d 5F5F696E 		.ascii	"__int32_t\000"
 3093      7433325F 
 3093      7400
 3094              	.LASF29:
 3095 0067 43414E5F 		.ascii	"CAN_1_TX_MSG\000"
 3095      315F5458 
 3095      5F4D5347 
 3095      00
 3096              	.LASF18:
 3097 0074 696E7431 		.ascii	"int16\000"
 3097      3600
 3098              	.LASF22:
 3099 007a 72656738 		.ascii	"reg8\000"
 3099      00
 3100              	.LASF82:
 3101 007f 43414C49 		.ascii	"CALIB\000"
 3101      4200
 3102              	.LASF118:
 3103 0085 656E6162 		.ascii	"enable_config\000"
 3103      6C655F63 
 3103      6F6E6669 
 3103      6700
 3104              	.LASF138:
 3105 0093 53797354 		.ascii	"SysTick_ISR\000"
 3105      69636B5F 
 3105      49535200 
 3106              	.LASF135:
 3107 009f 433A5C55 		.ascii	"C:\\Users\\Patrick\\Documents\\GitHub\\PSoC 5LP FIl"
 3107      73657273 
 3107      5C506174 
 3107      7269636B 
 3107      5C446F63 
 3108 00cd 65735C43 		.ascii	"es\\C-CAN_PSoC_DevKit\\C-CAN.cydsn\000"
 3108      2D43414E 
 3108      5F50536F 
 3108      435F4465 
 3108      764B6974 
 3109              	.LASF38:
 3110 00ee 7478636D 		.ascii	"txcmd\000"
 3110      6400
 3111              	.LASF98:
 3112 00f4 456E636F 		.ascii	"Encoders\000"
 3112      64657273 
 3112      00
 3113              	.LASF44:
 3114 00fd 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3114      72794D61 
 3114      6E616765 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 100


 3114      6D656E74 
 3114      5F495251 
 3115              	.LASF41:
 3116 0113 43414E5F 		.ascii	"CAN_1_TX_STRUCT\000"
 3116      315F5458 
 3116      5F535452 
 3116      55435400 
 3117              	.LASF119:
 3118 0123 72617465 		.ascii	"rate_config\000"
 3118      5F636F6E 
 3118      66696700 
 3119              	.LASF14:
 3120 012f 75696E74 		.ascii	"uint32_t\000"
 3120      33325F74 
 3120      00
 3121              	.LASF88:
 3122 0138 6E756D62 		.ascii	"number\000"
 3122      657200
 3123              	.LASF76:
 3124 013f 4D4D4652 		.ascii	"MMFR\000"
 3124      00
 3125              	.LASF52:
 3126 0144 49534552 		.ascii	"ISER\000"
 3126      00
 3127              	.LASF19:
 3128 0149 666C6F61 		.ascii	"float\000"
 3128      7400
 3129              	.LASF104:
 3130 014f 73686966 		.ascii	"shift\000"
 3130      7400
 3131              	.LASF89:
 3132 0155 696E6465 		.ascii	"index\000"
 3132      7800
 3133              	.LASF55:
 3134 015b 52534552 		.ascii	"RSERVED1\000"
 3134      56454431 
 3134      00
 3135              	.LASF125:
 3136 0164 62496E64 		.ascii	"bIndex\000"
 3136      657800
 3137              	.LASF110:
 3138 016b 43414E5F 		.ascii	"CAN_1_SendMsg0\000"
 3138      315F5365 
 3138      6E644D73 
 3138      673000
 3139              	.LASF106:
 3140 017a 72657375 		.ascii	"result\000"
 3140      6C7400
 3141              	.LASF10:
 3142 0181 6C6F6E67 		.ascii	"long long unsigned int\000"
 3142      206C6F6E 
 3142      6720756E 
 3142      7369676E 
 3142      65642069 
 3143              	.LASF102:
 3144 0198 7469636B 		.ascii	"ticks\000"
 3144      7300
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 101


 3145              	.LASF123:
 3146 019e 5258444C 		.ascii	"RXDLC1\000"
 3146      433100
 3147              	.LASF92:
 3148 01a5 656E6162 		.ascii	"enable\000"
 3148      6C6500
 3149              	.LASF51:
 3150 01ac 4952516E 		.ascii	"IRQn_Type\000"
 3150      5F547970 
 3150      6500
 3151              	.LASF65:
 3152 01b6 43505549 		.ascii	"CPUID\000"
 3152      4400
 3153              	.LASF137:
 3154 01bc 53797354 		.ascii	"SysTick_Config\000"
 3154      69636B5F 
 3154      436F6E66 
 3154      696700
 3155              	.LASF75:
 3156 01cb 41465352 		.ascii	"AFSR\000"
 3156      00
 3157              	.LASF25:
 3158 01d0 43414E5F 		.ascii	"CAN_1_DATA_BYTES_MSG\000"
 3158      315F4441 
 3158      54415F42 
 3158      59544553 
 3158      5F4D5347 
 3159              	.LASF97:
 3160 01e5 73656E73 		.ascii	"sensor\000"
 3160      6F7200
 3161              	.LASF71:
 3162 01ec 48465352 		.ascii	"HFSR\000"
 3162      00
 3163              	.LASF21:
 3164 01f1 63686172 		.ascii	"char\000"
 3164      00
 3165              	.LASF93:
 3166 01f6 72617465 		.ascii	"rate\000"
 3166      00
 3167              	.LASF68:
 3168 01fb 41495243 		.ascii	"AIRCR\000"
 3168      5200
 3169              	.LASF34:
 3170 0201 72786163 		.ascii	"rxacr\000"
 3170      7200
 3171              	.LASF35:
 3172 0207 7278616D 		.ascii	"rxamrd\000"
 3172      726400
 3173              	.LASF122:
 3174 020e 52784D65 		.ascii	"RxMessage1\000"
 3174      73736167 
 3174      653100
 3175              	.LASF16:
 3176 0219 75696E74 		.ascii	"uint16\000"
 3176      313600
 3177              	.LASF86:
 3178 0220 64617461 		.ascii	"data\000"
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 102


 3178      00
 3179              	.LASF12:
 3180 0225 75696E74 		.ascii	"uint8_t\000"
 3180      385F7400 
 3181              	.LASF116:
 3182 022d 74656D70 		.ascii	"temp_enable\000"
 3182      5F656E61 
 3182      626C6500 
 3183              	.LASF36:
 3184 0239 72786163 		.ascii	"rxacrd\000"
 3184      726400
 3185              	.LASF99:
 3186 0240 456E636F 		.ascii	"Encoder\000"
 3186      64657200 
 3187              	.LASF96:
 3188 0248 506F7473 		.ascii	"Pots\000"
 3188      00
 3189              	.LASF27:
 3190 024d 43414E5F 		.ascii	"CAN_1_DATA_BYTES\000"
 3190      315F4441 
 3190      54415F42 
 3190      59544553 
 3190      00
 3191              	.LASF131:
 3192 025e 72696768 		.ascii	"right\000"
 3192      7400
 3193              	.LASF9:
 3194 0264 6C6F6E67 		.ascii	"long long int\000"
 3194      206C6F6E 
 3194      6720696E 
 3194      7400
 3195              	.LASF69:
 3196 0272 53484353 		.ascii	"SHCSR\000"
 3196      5200
 3197              	.LASF90:
 3198 0278 77696E64 		.ascii	"window\000"
 3198      6F7700
 3199              	.LASF70:
 3200 027f 43465352 		.ascii	"CFSR\000"
 3200      00
 3201              	.LASF95:
 3202 0284 53656E73 		.ascii	"Sensors\000"
 3202      6F727300 
 3203              	.LASF84:
 3204 028c 626F6F6C 		.ascii	"bool\000"
 3204      00
 3205              	.LASF32:
 3206 0291 72786461 		.ascii	"rxdata\000"
 3206      746100
 3207              	.LASF133:
 3208 0298 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 3208      4320342E 
 3208      392E3320 
 3208      32303135 
 3208      30333033 
 3209 02cb 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m3 -mthumb -g -O"
 3209      20726576 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 103


 3209      6973696F 
 3209      6E203232 
 3209      31323230 
 3210 02fe 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 3210      66756E63 
 3210      74696F6E 
 3210      2D736563 
 3210      74696F6E 
 3211              	.LASF49:
 3212 0326 50656E64 		.ascii	"PendSV_IRQn\000"
 3212      53565F49 
 3212      52516E00 
 3213              	.LASF17:
 3214 0332 75696E74 		.ascii	"uint32\000"
 3214      333200
 3215              	.LASF45:
 3216 0339 42757346 		.ascii	"BusFault_IRQn\000"
 3216      61756C74 
 3216      5F495251 
 3216      6E00
 3217              	.LASF58:
 3218 0347 49435052 		.ascii	"ICPR\000"
 3218      00
 3219              	.LASF37:
 3220 034c 43414E5F 		.ascii	"CAN_1_RX_STRUCT\000"
 3220      315F5258 
 3220      5F535452 
 3220      55435400 
 3221              	.LASF83:
 3222 035c 53797354 		.ascii	"SysTick_Type\000"
 3222      69636B5F 
 3222      54797065 
 3222      00
 3223              	.LASF100:
 3224 0369 4952516E 		.ascii	"IRQn\000"
 3224      00
 3225              	.LASF23:
 3226 036e 72656733 		.ascii	"reg32\000"
 3226      3200
 3227              	.LASF73:
 3228 0374 4D4D4641 		.ascii	"MMFAR\000"
 3228      5200
 3229              	.LASF53:
 3230 037a 52455345 		.ascii	"RESERVED0\000"
 3230      52564544 
 3230      3000
 3231              	.LASF57:
 3232 0384 52455345 		.ascii	"RESERVED2\000"
 3232      52564544 
 3232      3200
 3233              	.LASF59:
 3234 038e 52455345 		.ascii	"RESERVED3\000"
 3234      52564544 
 3234      3300
 3235              	.LASF61:
 3236 0398 52455345 		.ascii	"RESERVED4\000"
 3236      52564544 
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 104


 3236      3400
 3237              	.LASF62:
 3238 03a2 52455345 		.ascii	"RESERVED5\000"
 3238      52564544 
 3238      3500
 3239              	.LASF2:
 3240 03ac 73686F72 		.ascii	"short int\000"
 3240      7420696E 
 3240      7400
 3241              	.LASF6:
 3242 03b6 6C6F6E67 		.ascii	"long int\000"
 3242      20696E74 
 3242      00
 3243              	.LASF120:
 3244 03bf 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3244      52784275 
 3244      66666572 
 3244      00
 3245              	.LASF42:
 3246 03cc 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3246      61736B61 
 3246      626C6549 
 3246      6E745F49 
 3246      52516E00 
 3247              	.LASF101:
 3248 03e0 7072696F 		.ascii	"priority\000"
 3248      72697479 
 3248      00
 3249              	.LASF115:
 3250 03e9 5472616E 		.ascii	"TransmitBuffer\000"
 3250      736D6974 
 3250      42756666 
 3250      657200
 3251              	.LASF128:
 3252 03f8 666F7572 		.ascii	"four\000"
 3252      00
 3253              	.LASF91:
 3254 03fd 666C6167 		.ascii	"flag\000"
 3254      00
 3255              	.LASF28:
 3256 0402 43414E5F 		.ascii	"CAN_1_REG_32\000"
 3256      315F5245 
 3256      475F3332 
 3256      00
 3257              	.LASF112:
 3258 040f 43414E5F 		.ascii	"CAN_1_ReceiveMsg\000"
 3258      315F5265 
 3258      63656976 
 3258      654D7367 
 3258      00
 3259              	.LASF127:
 3260 0420 74687265 		.ascii	"three\000"
 3260      6500
 3261              	.LASF130:
 3262 0426 6C656674 		.ascii	"left\000"
 3262      00
 3263              	.LASF87:
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 105


 3264 042b 61636375 		.ascii	"accumulator\000"
 3264      6D756C61 
 3264      746F7200 
 3265              	.LASF4:
 3266 0437 5F5F7569 		.ascii	"__uint8_t\000"
 3266      6E74385F 
 3266      7400
 3267              	.LASF64:
 3268 0441 4E564943 		.ascii	"NVIC_Type\000"
 3268      5F547970 
 3268      6500
 3269              	.LASF79:
 3270 044b 5343425F 		.ascii	"SCB_Type\000"
 3270      54797065 
 3270      00
 3271              	.LASF85:
 3272 0454 6E616D65 		.ascii	"name\000"
 3272      00
 3273              	.LASF74:
 3274 0459 42464152 		.ascii	"BFAR\000"
 3274      00
 3275              	.LASF67:
 3276 045e 56544F52 		.ascii	"VTOR\000"
 3276      00
 3277              	.LASF117:
 3278 0463 77696E64 		.ascii	"window_config\000"
 3278      6F775F63 
 3278      6F6E6669 
 3278      6700
 3279              	.LASF50:
 3280 0471 53797354 		.ascii	"SysTick_IRQn\000"
 3280      69636B5F 
 3280      4952516E 
 3280      00
 3281              	.LASF24:
 3282 047e 73697A65 		.ascii	"sizetype\000"
 3282      74797065 
 3282      00
 3283              	.LASF66:
 3284 0487 49435352 		.ascii	"ICSR\000"
 3284      00
 3285              	.LASF8:
 3286 048c 6C6F6E67 		.ascii	"long unsigned int\000"
 3286      20756E73 
 3286      69676E65 
 3286      6420696E 
 3286      7400
 3287              	.LASF111:
 3288 049e 43414E5F 		.ascii	"CAN_1_TxCancel\000"
 3288      315F5478 
 3288      43616E63 
 3288      656C00
 3289              	.LASF13:
 3290 04ad 696E7433 		.ascii	"int32_t\000"
 3290      325F7400 
 3291              	.LASF105:
 3292 04b5 72657472 		.ascii	"retry\000"
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 106


 3292      7900
 3293              	.LASF40:
 3294 04bb 74786461 		.ascii	"txdata\000"
 3294      746100
 3295              	.LASF26:
 3296 04c2 62797465 		.ascii	"byte\000"
 3296      00
 3297              	.LASF31:
 3298 04c7 72786964 		.ascii	"rxid\000"
 3298      00
 3299              	.LASF48:
 3300 04cc 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3300      674D6F6E 
 3300      69746F72 
 3300      5F495251 
 3300      6E00
 3301              	.LASF46:
 3302 04de 55736167 		.ascii	"UsageFault_IRQn\000"
 3302      65466175 
 3302      6C745F49 
 3302      52516E00 
 3303              	.LASF1:
 3304 04ee 756E7369 		.ascii	"unsigned char\000"
 3304      676E6564 
 3304      20636861 
 3304      7200
 3305              	.LASF7:
 3306 04fc 5F5F7569 		.ascii	"__uint32_t\000"
 3306      6E743332 
 3306      5F7400
 3307              	.LASF47:
 3308 0507 53564361 		.ascii	"SVCall_IRQn\000"
 3308      6C6C5F49 
 3308      52516E00 
 3309              	.LASF30:
 3310 0513 7278636D 		.ascii	"rxcmd\000"
 3310      6400
 3311              	.LASF54:
 3312 0519 49434552 		.ascii	"ICER\000"
 3312      00
 3313              	.LASF60:
 3314 051e 49414252 		.ascii	"IABR\000"
 3314      00
 3315              	.LASF121:
 3316 0523 54784D65 		.ascii	"TxMessage1\000"
 3316      73736167 
 3316      653100
 3317              	.LASF109:
 3318 052e 43414E5F 		.ascii	"CAN_1_SendMsg\000"
 3318      315F5365 
 3318      6E644D73 
 3318      6700
 3319              	.LASF129:
 3320 053c 66697665 		.ascii	"five\000"
 3320      00
 3321              	.LASF0:
 3322 0541 7369676E 		.ascii	"signed char\000"
ARM GAS  C:\Users\Patrick\AppData\Local\Temp\ccA2p3XJ.s 			page 107


 3322      65642063 
 3322      68617200 
 3323              	.LASF108:
 3324 054d 62756666 		.ascii	"bufferId\000"
 3324      65724964 
 3324      00
 3325              	.LASF3:
 3326 0556 73686F72 		.ascii	"short unsigned int\000"
 3326      7420756E 
 3326      7369676E 
 3326      65642069 
 3326      6E7400
 3327              	.LASF114:
 3328 0569 6D61696E 		.ascii	"main\000"
 3328      00
 3329              	.LASF43:
 3330 056e 48617264 		.ascii	"HardFault_IRQn\000"
 3330      4661756C 
 3330      745F4952 
 3330      516E00
 3331              	.LASF56:
 3332 057d 49535052 		.ascii	"ISPR\000"
 3332      00
 3333              	.LASF15:
 3334 0582 75696E74 		.ascii	"uint8\000"
 3334      3800
 3335              	.LASF20:
 3336 0588 646F7562 		.ascii	"double\000"
 3336      6C6500
 3337              	.LASF77:
 3338 058f 49534152 		.ascii	"ISAR\000"
 3338      00
 3339              	.LASF113:
 3340 0594 72784D61 		.ascii	"rxMailbox\000"
 3340      696C626F 
 3340      7800
 3341              	.LASF132:
 3342 059e 74696D65 		.ascii	"timer\000"
 3342      7200
 3343              	.LASF39:
 3344 05a4 74786964 		.ascii	"txid\000"
 3344      00
 3345              	.LASF134:
 3346 05a9 2E5C6D61 		.ascii	".\\main.c\000"
 3346      696E2E63 
 3346      00
 3347              	.LASF80:
 3348 05b2 4354524C 		.ascii	"CTRL\000"
 3348      00
 3349              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
