#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000206a7ab1af0 .scope module, "four_bit_mux_top" "four_bit_mux_top" 2 4;
 .timescale -9 -9;
v00000206a7b18ea0_0 .var "exp_out", 3 0;
v00000206a7b18fe0_0 .var "in_a", 3 0;
v00000206a7b19080_0 .var "in_b", 3 0;
v00000206a7b19120_0 .var "in_s", 0 0;
v00000206a7b19300_0 .var/i "index", 31 0;
v00000206a7b194e0_0 .net "out_y", 3 0, L_00000206a7b1aeb0;  1 drivers
v00000206a7b19580 .array "resp_data", 7 0, 15 0;
S_00000206a7ab1c80 .scope module, "four_bit_mux" "four_bit_mux" 2 37, 3 15 0, S_00000206a7ab1af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "y";
L_00000206a7ab0020 .functor BUFZ 1, L_00000206a7ab08e0, C4<0>, C4<0>, C4<0>;
L_00000206a7ab0aa0 .functor BUFZ 1, L_00000206a7ab0170, C4<0>, C4<0>, C4<0>;
L_00000206a7ab01e0 .functor BUFZ 1, L_00000206a7ab06b0, C4<0>, C4<0>, C4<0>;
L_00000206a7ab05d0 .functor BUFZ 1, L_00000206a7ab0790, C4<0>, C4<0>, C4<0>;
v00000206a7b19260_0 .net *"_ivl_19", 0 0, L_00000206a7ab0020;  1 drivers
v00000206a7b18680_0 .net *"_ivl_23", 0 0, L_00000206a7ab0aa0;  1 drivers
v00000206a7b18c20_0 .net *"_ivl_27", 0 0, L_00000206a7ab01e0;  1 drivers
v00000206a7b182c0_0 .net *"_ivl_32", 0 0, L_00000206a7ab05d0;  1 drivers
v00000206a7b17b40_0 .net "a", 3 0, v00000206a7b18fe0_0;  1 drivers
v00000206a7b17dc0_0 .net "a0", 0 0, L_00000206a7b1a050;  1 drivers
v00000206a7b17960_0 .net "a1", 0 0, L_00000206a7b1a190;  1 drivers
v00000206a7b17a00_0 .net "a2", 0 0, L_00000206a7b1a230;  1 drivers
v00000206a7b18ae0_0 .net "a3", 0 0, L_00000206a7b1a2d0;  1 drivers
v00000206a7b17fa0_0 .net "b", 3 0, v00000206a7b19080_0;  1 drivers
v00000206a7b18720_0 .net "b0", 0 0, L_00000206a7b1ae10;  1 drivers
v00000206a7b18180_0 .net "b1", 0 0, L_00000206a7b19b50;  1 drivers
v00000206a7b19440_0 .net "b2", 0 0, L_00000206a7b1b4f0;  1 drivers
v00000206a7b17aa0_0 .net "b3", 0 0, L_00000206a7b1ad70;  1 drivers
v00000206a7b18040_0 .net "s0", 0 0, L_00000206a7ab08e0;  1 drivers
v00000206a7b17e60_0 .net "s1", 0 0, L_00000206a7ab0170;  1 drivers
v00000206a7b18860_0 .net "s2", 0 0, L_00000206a7ab06b0;  1 drivers
v00000206a7b189a0_0 .net "s3", 0 0, L_00000206a7ab0790;  1 drivers
v00000206a7b18a40_0 .net "sel", 0 0, v00000206a7b19120_0;  1 drivers
v00000206a7b18cc0_0 .net "y", 3 0, L_00000206a7b1aeb0;  alias, 1 drivers
L_00000206a7b1a2d0 .part v00000206a7b18fe0_0, 3, 1;
L_00000206a7b1a230 .part v00000206a7b18fe0_0, 2, 1;
L_00000206a7b1a190 .part v00000206a7b18fe0_0, 1, 1;
L_00000206a7b1a050 .part v00000206a7b18fe0_0, 0, 1;
L_00000206a7b1ad70 .part v00000206a7b19080_0, 3, 1;
L_00000206a7b1b4f0 .part v00000206a7b19080_0, 2, 1;
L_00000206a7b19b50 .part v00000206a7b19080_0, 1, 1;
L_00000206a7b1ae10 .part v00000206a7b19080_0, 0, 1;
L_00000206a7b1aeb0 .concat8 [ 1 1 1 1], L_00000206a7ab05d0, L_00000206a7ab01e0, L_00000206a7ab0aa0, L_00000206a7ab0020;
S_00000206a7a82ca0 .scope module, "two_bit_mux_i0" "two_bit_mux" 3 41, 3 6 0, S_00000206a7ab1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_00000206a7ab0330 .functor NOT 1, v00000206a7b19120_0, C4<0>, C4<0>, C4<0>;
L_00000206a7ab0870 .functor AND 1, L_00000206a7b1a2d0, L_00000206a7ab0330, C4<1>, C4<1>;
L_00000206a7aafdf0 .functor AND 1, L_00000206a7b1ad70, v00000206a7b19120_0, C4<1>, C4<1>;
L_00000206a7ab08e0 .functor OR 1, L_00000206a7ab0870, L_00000206a7aafdf0, C4<0>, C4<0>;
v00000206a7aa9680_0 .net *"_ivl_0", 0 0, L_00000206a7ab0330;  1 drivers
v00000206a7aa9b80_0 .net *"_ivl_2", 0 0, L_00000206a7ab0870;  1 drivers
v00000206a7aa9cc0_0 .net *"_ivl_4", 0 0, L_00000206a7aafdf0;  1 drivers
v00000206a7aaa3a0_0 .net "a", 0 0, L_00000206a7b1a2d0;  alias, 1 drivers
v00000206a7aa9c20_0 .net "b", 0 0, L_00000206a7b1ad70;  alias, 1 drivers
v00000206a7b18900_0 .net "s", 0 0, v00000206a7b19120_0;  alias, 1 drivers
v00000206a7b184a0_0 .net "y", 0 0, L_00000206a7ab08e0;  alias, 1 drivers
S_00000206a7a82e30 .scope module, "two_bit_mux_i1" "two_bit_mux" 3 47, 3 6 0, S_00000206a7ab1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_00000206a7ab0100 .functor NOT 1, v00000206a7b19120_0, C4<0>, C4<0>, C4<0>;
L_00000206a7aafe60 .functor AND 1, L_00000206a7b1a230, L_00000206a7ab0100, C4<1>, C4<1>;
L_00000206a7ab0a30 .functor AND 1, L_00000206a7b1b4f0, v00000206a7b19120_0, C4<1>, C4<1>;
L_00000206a7ab0170 .functor OR 1, L_00000206a7aafe60, L_00000206a7ab0a30, C4<0>, C4<0>;
v00000206a7b17be0_0 .net *"_ivl_0", 0 0, L_00000206a7ab0100;  1 drivers
v00000206a7b18220_0 .net *"_ivl_2", 0 0, L_00000206a7aafe60;  1 drivers
v00000206a7b18d60_0 .net *"_ivl_4", 0 0, L_00000206a7ab0a30;  1 drivers
v00000206a7b18540_0 .net "a", 0 0, L_00000206a7b1a230;  alias, 1 drivers
v00000206a7b187c0_0 .net "b", 0 0, L_00000206a7b1b4f0;  alias, 1 drivers
v00000206a7b18360_0 .net "s", 0 0, v00000206a7b19120_0;  alias, 1 drivers
v00000206a7b18400_0 .net "y", 0 0, L_00000206a7ab0170;  alias, 1 drivers
S_00000206a7a82fc0 .scope module, "two_bit_mux_i2" "two_bit_mux" 3 53, 3 6 0, S_00000206a7ab1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_00000206a7aaffb0 .functor NOT 1, v00000206a7b19120_0, C4<0>, C4<0>, C4<0>;
L_00000206a7ab02c0 .functor AND 1, L_00000206a7b1a190, L_00000206a7aaffb0, C4<1>, C4<1>;
L_00000206a7ab09c0 .functor AND 1, L_00000206a7b19b50, v00000206a7b19120_0, C4<1>, C4<1>;
L_00000206a7ab06b0 .functor OR 1, L_00000206a7ab02c0, L_00000206a7ab09c0, C4<0>, C4<0>;
v00000206a7b18e00_0 .net *"_ivl_0", 0 0, L_00000206a7aaffb0;  1 drivers
v00000206a7b180e0_0 .net *"_ivl_2", 0 0, L_00000206a7ab02c0;  1 drivers
v00000206a7b196c0_0 .net *"_ivl_4", 0 0, L_00000206a7ab09c0;  1 drivers
v00000206a7b17c80_0 .net "a", 0 0, L_00000206a7b1a190;  alias, 1 drivers
v00000206a7b18b80_0 .net "b", 0 0, L_00000206a7b19b50;  alias, 1 drivers
v00000206a7b19760_0 .net "s", 0 0, v00000206a7b19120_0;  alias, 1 drivers
v00000206a7b19620_0 .net "y", 0 0, L_00000206a7ab06b0;  alias, 1 drivers
S_00000206a7ab5800 .scope module, "two_bit_mux_i3" "two_bit_mux" 3 59, 3 6 0, S_00000206a7ab1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "y";
L_00000206a7aafd80 .functor NOT 1, v00000206a7b19120_0, C4<0>, C4<0>, C4<0>;
L_00000206a7ab0950 .functor AND 1, L_00000206a7b1a050, L_00000206a7aafd80, C4<1>, C4<1>;
L_00000206a7ab0720 .functor AND 1, L_00000206a7b1ae10, v00000206a7b19120_0, C4<1>, C4<1>;
L_00000206a7ab0790 .functor OR 1, L_00000206a7ab0950, L_00000206a7ab0720, C4<0>, C4<0>;
v00000206a7b185e0_0 .net *"_ivl_0", 0 0, L_00000206a7aafd80;  1 drivers
v00000206a7b18f40_0 .net *"_ivl_2", 0 0, L_00000206a7ab0950;  1 drivers
v00000206a7b178c0_0 .net *"_ivl_4", 0 0, L_00000206a7ab0720;  1 drivers
v00000206a7b191c0_0 .net "a", 0 0, L_00000206a7b1a050;  alias, 1 drivers
v00000206a7b193a0_0 .net "b", 0 0, L_00000206a7b1ae10;  alias, 1 drivers
v00000206a7b17f00_0 .net "s", 0 0, v00000206a7b19120_0;  alias, 1 drivers
v00000206a7b17d20_0 .net "y", 0 0, L_00000206a7ab0790;  alias, 1 drivers
    .scope S_00000206a7ab1af0;
T_0 ;
    %vpi_call 2 17 "$readmemh", "four_bit_mux_stim.txt", v00000206a7b19580 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000206a7ab1af0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000206a7b19300_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000206a7b19300_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call 2 24 "$display", &A<v00000206a7b19580, v00000206a7b19300_0 > {0 0 0};
    %ix/getv/s 4, v00000206a7b19300_0;
    %load/vec4a v00000206a7b19580, 4;
    %parti/s 9, 0, 2;
    %split/vec4 4;
    %store/vec4 v00000206a7b19080_0, 0, 4;
    %split/vec4 4;
    %store/vec4 v00000206a7b18fe0_0, 0, 4;
    %store/vec4 v00000206a7b19120_0, 0, 1;
    %ix/getv/s 4, v00000206a7b19300_0;
    %load/vec4a v00000206a7b19580, 4;
    %parti/s 4, 12, 5;
    %store/vec4 v00000206a7b18ea0_0, 0, 4;
    %delay 10, 0;
    %load/vec4 v00000206a7b194e0_0;
    %load/vec4 v00000206a7b18ea0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 31 "$display", "Output mismatch for entry ", v00000206a7b19300_0, " expected ", v00000206a7b18ea0_0, " but got out_y ", v00000206a7b194e0_0 {0 0 0};
T_1.2 ;
    %load/vec4 v00000206a7b19300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206a7b19300_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000206a7ab1af0;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "four_bit_mux_waves.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000206a7ab1c80 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "four_bit_mux_top.v";
    "four_bit_mux.v";
