<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>v_hdmiphy1: XHdmiphy1_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">v_hdmiphy1
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_hdmiphy1___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XHdmiphy1_Config Struct Reference<div class="ingroups"><a class="el" href="group__xhdmiphy1__v1__0.html">Xhdmiphy1_v1_0</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains configuration information for the Video PHY core.  
 <a href="struct_x_hdmiphy1___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a68b29fa4cdc4042e14e5d610e312c69e"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a68b29fa4cdc4042e14e5d610e312c69e">DeviceId</a></td></tr>
<tr class="memdesc:a68b29fa4cdc4042e14e5d610e312c69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device instance ID.  <a href="#a68b29fa4cdc4042e14e5d610e312c69e"></a><br/></td></tr>
<tr class="separator:a68b29fa4cdc4042e14e5d610e312c69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbcc590627355bad185ca417e839a6e"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a2bbcc590627355bad185ca417e839a6e">BaseAddr</a></td></tr>
<tr class="memdesc:a2bbcc590627355bad185ca417e839a6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The base address of the core instance.  <a href="#a2bbcc590627355bad185ca417e839a6e"></a><br/></td></tr>
<tr class="separator:a2bbcc590627355bad185ca417e839a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad890da2c40e7f26bdc43fcb09473a327"><td class="memItemLeft" align="right" valign="top">XHdmiphy1_GtType&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#ad890da2c40e7f26bdc43fcb09473a327">XcvrType</a></td></tr>
<tr class="memdesc:ad890da2c40e7f26bdc43fcb09473a327"><td class="mdescLeft">&#160;</td><td class="mdescRight">HDMIPHY Transceiver Type.  <a href="#ad890da2c40e7f26bdc43fcb09473a327"></a><br/></td></tr>
<tr class="separator:ad890da2c40e7f26bdc43fcb09473a327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed1d8f66f62de3bf785f81d0acbfd63"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#abed1d8f66f62de3bf785f81d0acbfd63">TxChannels</a></td></tr>
<tr class="memdesc:abed1d8f66f62de3bf785f81d0acbfd63"><td class="mdescLeft">&#160;</td><td class="mdescRight">No.  <a href="#abed1d8f66f62de3bf785f81d0acbfd63"></a><br/></td></tr>
<tr class="separator:abed1d8f66f62de3bf785f81d0acbfd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af477236d1bfcdcf060a5d2bb64e46d8f"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#af477236d1bfcdcf060a5d2bb64e46d8f">RxChannels</a></td></tr>
<tr class="memdesc:af477236d1bfcdcf060a5d2bb64e46d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">No.  <a href="#af477236d1bfcdcf060a5d2bb64e46d8f"></a><br/></td></tr>
<tr class="separator:af477236d1bfcdcf060a5d2bb64e46d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9daac9ee0c1db4441707eb89d83e69f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#ga3f9002a6b4bc8e47f9c1fa68f8d0fb15">XHdmiphy1_ProtocolType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a9daac9ee0c1db4441707eb89d83e69f7">TxProtocol</a></td></tr>
<tr class="memdesc:a9daac9ee0c1db4441707eb89d83e69f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protocol which TX is used for.  <a href="#a9daac9ee0c1db4441707eb89d83e69f7"></a><br/></td></tr>
<tr class="separator:a9daac9ee0c1db4441707eb89d83e69f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac740909a82f7887fbb3b27bf25aeb99d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#ga3f9002a6b4bc8e47f9c1fa68f8d0fb15">XHdmiphy1_ProtocolType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#ac740909a82f7887fbb3b27bf25aeb99d">RxProtocol</a></td></tr>
<tr class="memdesc:ac740909a82f7887fbb3b27bf25aeb99d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protocol which RX is used for.  <a href="#ac740909a82f7887fbb3b27bf25aeb99d"></a><br/></td></tr>
<tr class="separator:ac740909a82f7887fbb3b27bf25aeb99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad30878325a5832d62b791c22a2091a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#acad30878325a5832d62b791c22a2091a">TxRefClkSel</a></td></tr>
<tr class="memdesc:acad30878325a5832d62b791c22a2091a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX REFCLK selection.  <a href="#acad30878325a5832d62b791c22a2091a"></a><br/></td></tr>
<tr class="separator:acad30878325a5832d62b791c22a2091a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b946a35a56f444442b88bfa49ae1bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#aa5b946a35a56f444442b88bfa49ae1bc">RxRefClkSel</a></td></tr>
<tr class="memdesc:aa5b946a35a56f444442b88bfa49ae1bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX REFCLK selection.  <a href="#aa5b946a35a56f444442b88bfa49ae1bc"></a><br/></td></tr>
<tr class="separator:aa5b946a35a56f444442b88bfa49ae1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f3855163277fe3afeea97a489e1fd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a41f3855163277fe3afeea97a489e1fd4">TxFrlRefClkSel</a></td></tr>
<tr class="memdesc:a41f3855163277fe3afeea97a489e1fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FRL REFCLK selection.  <a href="#a41f3855163277fe3afeea97a489e1fd4"></a><br/></td></tr>
<tr class="separator:a41f3855163277fe3afeea97a489e1fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7df81b4c90d8f4d6ca34a614e7987d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#ad7df81b4c90d8f4d6ca34a614e7987d2">RxFrlRefClkSel</a></td></tr>
<tr class="memdesc:ad7df81b4c90d8f4d6ca34a614e7987d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FRL REFCLK selection.  <a href="#ad7df81b4c90d8f4d6ca34a614e7987d2"></a><br/></td></tr>
<tr class="separator:ad7df81b4c90d8f4d6ca34a614e7987d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9741628b8a5bb24c2f11e478f44b61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#ga4d998790546ec3dde5119376868686e6">XHdmiphy1_SysClkDataSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a2e9741628b8a5bb24c2f11e478f44b61">TxSysPllClkSel</a></td></tr>
<tr class="memdesc:a2e9741628b8a5bb24c2f11e478f44b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX SYSCLK selection.  <a href="#a2e9741628b8a5bb24c2f11e478f44b61"></a><br/></td></tr>
<tr class="separator:a2e9741628b8a5bb24c2f11e478f44b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6c3ccda8a54e9bdaac1730162e4200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#ga4d998790546ec3dde5119376868686e6">XHdmiphy1_SysClkDataSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#aea6c3ccda8a54e9bdaac1730162e4200">RxSysPllClkSel</a></td></tr>
<tr class="memdesc:aea6c3ccda8a54e9bdaac1730162e4200"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX SYSCLK selectino.  <a href="#aea6c3ccda8a54e9bdaac1730162e4200"></a><br/></td></tr>
<tr class="separator:aea6c3ccda8a54e9bdaac1730162e4200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28bbc6cb3c52b7dfc77813be0af0be5"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#ac28bbc6cb3c52b7dfc77813be0af0be5">DruIsPresent</a></td></tr>
<tr class="memdesc:ac28bbc6cb3c52b7dfc77813be0af0be5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">        A data recovery unit (DRU) exists
</pre><p> in the design .  <a href="#ac28bbc6cb3c52b7dfc77813be0af0be5"></a><br/></td></tr>
<tr class="separator:ac28bbc6cb3c52b7dfc77813be0af0be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb109c75352439b0e91bc457b98c110"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a2fb109c75352439b0e91bc457b98c110">DruRefClkSel</a></td></tr>
<tr class="memdesc:a2fb109c75352439b0e91bc457b98c110"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU REFCLK selection.  <a href="#a2fb109c75352439b0e91bc457b98c110"></a><br/></td></tr>
<tr class="separator:a2fb109c75352439b0e91bc457b98c110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e3334ec7a5182a8bfef0d88503c8b4"><td class="memItemLeft" align="right" valign="top">XVidC_PixelsPerClock&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#ae1e3334ec7a5182a8bfef0d88503c8b4">Ppc</a></td></tr>
<tr class="memdesc:ae1e3334ec7a5182a8bfef0d88503c8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">   Number of input pixels per
</pre><p> clock.  <a href="#ae1e3334ec7a5182a8bfef0d88503c8b4"></a><br/></td></tr>
<tr class="separator:ae1e3334ec7a5182a8bfef0d88503c8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e81634c7d587692e6e3f9b39089651"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a82e81634c7d587692e6e3f9b39089651">TxBufferBypass</a></td></tr>
<tr class="memdesc:a82e81634c7d587692e6e3f9b39089651"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">      TX Buffer Bypass is enabled in the
</pre><p> design.  <a href="#a82e81634c7d587692e6e3f9b39089651"></a><br/></td></tr>
<tr class="separator:a82e81634c7d587692e6e3f9b39089651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b90de973754a4fb94bfea69b94f34c"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a24b90de973754a4fb94bfea69b94f34c">HdmiFastSwitch</a></td></tr>
<tr class="memdesc:a24b90de973754a4fb94bfea69b94f34c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">     HDMI fast switching is enabled in the
</pre><p> design.  <a href="#a24b90de973754a4fb94bfea69b94f34c"></a><br/></td></tr>
<tr class="separator:a24b90de973754a4fb94bfea69b94f34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad065247f3924daf6806ef1cd334ba877"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#ad065247f3924daf6806ef1cd334ba877">TransceiverWidth</a></td></tr>
<tr class="memdesc:ad065247f3924daf6806ef1cd334ba877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transceiver Width seeting in the design.  <a href="#ad065247f3924daf6806ef1cd334ba877"></a><br/></td></tr>
<tr class="separator:ad065247f3924daf6806ef1cd334ba877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcca9b60afa4ab17f6ed5e9b02d33d19"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#adcca9b60afa4ab17f6ed5e9b02d33d19">ErrIrq</a></td></tr>
<tr class="memdesc:adcca9b60afa4ab17f6ed5e9b02d33d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error IRQ is enalbed in design.  <a href="#adcca9b60afa4ab17f6ed5e9b02d33d19"></a><br/></td></tr>
<tr class="separator:adcca9b60afa4ab17f6ed5e9b02d33d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fa36d2bb19fa3f64cc1dd65ae1aa54"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a58fa36d2bb19fa3f64cc1dd65ae1aa54">AxiLiteClkFreq</a></td></tr>
<tr class="memdesc:a58fa36d2bb19fa3f64cc1dd65ae1aa54"><td class="mdescLeft">&#160;</td><td class="mdescRight">AXI Lite Clock Frequency in Hz.  <a href="#a58fa36d2bb19fa3f64cc1dd65ae1aa54"></a><br/></td></tr>
<tr class="separator:a58fa36d2bb19fa3f64cc1dd65ae1aa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5baa13346e9d06864c9c1881bbbe621a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#a5baa13346e9d06864c9c1881bbbe621a">DrpClkFreq</a></td></tr>
<tr class="memdesc:a5baa13346e9d06864c9c1881bbbe621a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP Clock Frequency in Hz.  <a href="#a5baa13346e9d06864c9c1881bbbe621a"></a><br/></td></tr>
<tr class="separator:a5baa13346e9d06864c9c1881bbbe621a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a671320487b659cd238148c8c2895f"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hdmiphy1___config.html#ab8a671320487b659cd238148c8c2895f">UseGtAsTxTmdsClk</a></td></tr>
<tr class="memdesc:ab8a671320487b659cd238148c8c2895f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use 4th GT channel as TX TMDS clock.  <a href="#ab8a671320487b659cd238148c8c2895f"></a><br/></td></tr>
<tr class="separator:ab8a671320487b659cd238148c8c2895f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains configuration information for the Video PHY core. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a58fa36d2bb19fa3f64cc1dd65ae1aa54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XHdmiphy1_Config::AxiLiteClkFreq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AXI Lite Clock Frequency in Hz. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gaa15dd35a9b1670aab091738d3ecca9df">XHdmiphy1_Hdmi_CfgInitialize()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#a80cae1429b5d37ffec8de9763de00f56">XHdmiphy1_HdmiRxClkDetFreqChangeHandler()</a>, and <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#afc3e2c76a28022e9d12a96990cc2fc83">XHdmiphy1_HdmiTxClkDetFreqChangeHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="a2bbcc590627355bad185ca417e839a6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XHdmiphy1_Config::BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The base address of the core instance. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gafaece55136a95db26cf37edcd53c96f8">XHdmiphy1_ClkDetCheckFreqZero()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gab2369998b0e4635bced93881e51cc8fe">XHdmiphy1_ClkDetEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gac39e0926826a1e127514c8350ddcde21">XHdmiphy1_ClkDetFreqReset()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gabb75647ab6dfd99febccba18593e86d8">XHdmiphy1_ClkDetGetRefClkFreqHz()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga5a055146c6b3aa1da1991a0041dc11f7">XHdmiphy1_ClkDetSetFreqLockThreshold()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga46cb7e8a6cc10a61bbfb7126f85e8cec">XHdmiphy1_ClkDetSetFreqTimeout()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gac2f877b2581399c3344d1555d05df2df">XHdmiphy1_ClkDetTimerClear()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gacbffa1bd1304f2f69a32aa1a22573052">XHdmiphy1_ClkDetTimerLoad()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gab511031505e9679f2bd243d68eb725f4">XHdmiphy1_Clkout1OBufTdsEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga7b7a69d580eaac17960b977851aead25">XHdmiphy1_DruEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gae2d190888890d12b1524b5d5065e5e57">XHdmiphy1_DruGetRefClkFreqHz()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gab5da59924fa5189f7141d950e6d31a50">XHdmiphy1_DruGetVersion()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga5ccf265013fcb1e013775dc9a8563c87">XHdmiphy1_DruReset()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga02899710d93b44ffa5d6f87637d67809">XHdmiphy1_DruSetCenterFreqHz()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaa91560e5b99db9d90042b548a76da7a6">XHdmiphy1_GetSysClkDataSel()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gabf0e7c8a542401ba275640fabee19940">XHdmiphy1_GetSysClkOutSel()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaf6a4e05c5b6141f00bdfa2ae1f30b15a">XHdmiphy1_GetVersion()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaff834a7a15854c09af35144299a4f980">XHdmiphy1_GtUserRdyEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaa15dd35a9b1670aab091738d3ecca9df">XHdmiphy1_Hdmi_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga16dfea31e43d9da2c4c00cd0785b6248">XHdmiphy1_HdmiDebugInfo()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gae9070f7158ccb8538edf80a5ec4c8da6">XHdmiphy1_HdmiGtDruModeEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gacb93fcb29ad3045d260d3fbbaa0be81e">XHdmiphy1_InterruptHandler()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gabb09df5f9b1e2f799160dd944d8ae935">XHdmiphy1_IntrDisable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaf1923a89392fcc152f571818d2ad564f">XHdmiphy1_IntrEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gac05b90ab984e726f1ddde5cf265915d9">XHdmiphy1_IsPllLocked()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga0b46b7c2c9c6d5fbe7e7c2a6d226b985">XHdmiphy1_MmcmLocked()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga6d652ca1a4650bc5a2762d381a110f6b">XHdmiphy1_MmcmLockedMaskEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga13859cf616b98f6d37336128b9f3f21a">XHdmiphy1_MmcmPowerDown()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga47707c2203c7788afdfb22fe1ae438db">XHdmiphy1_MmcmReset()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga2b93ca125219d62f19817168267ddfc5">XHdmiphy1_MmcmSetClkinsel()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gafe6529e3429c7199f87f7f8fc7f43fe0">XHdmiphy1_PatgenEnable()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga51d10d93fa76ebe0c031600b61955d4d">XHdmiphy1_PatgenSetRatio()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaf1fbb7de9d26abab7332a62932be9d85">XHdmiphy1_PowerDownGtPll()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga8dc19df05e15d413e62ff62d2c22c023">XHdmiphy1_RegisterDebug()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga7f1f22be7f2029c396c015e322475790">XHdmiphy1_ResetGtPll()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga117b1b06a6044a0574731e960e8e304a">XHdmiphy1_ResetGtTxRx()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga08947cfedb541b7f95242c82ee60a8c5">XHdmiphy1_SelfTest()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gafb115f999643adac66932d6c4a44de1c">XHdmiphy1_SetBufgGtDiv()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga615fe597062a12b286153f2ee8007e91">XHdmiphy1_SetPolarity()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga041ec28c400f1b4cb662d9670e0feff3">XHdmiphy1_SetPrbsSel()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga704b9c7161c4ac92beaa07113caaa36c">XHdmiphy1_SetRxLpm()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga755a209f0abe848a3508017f83ad4c62">XHdmiphy1_SetTxPostCursor()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gad9dd0d271c9be7416e55adc535257cea">XHdmiphy1_SetTxPreEmphasis()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaa01b2c0214336ba205fcac3c8fd7675d">XHdmiphy1_SetTxVoltageSwing()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#a355efb9fbbf8e3d0102738e912971bca">XHdmiphy1_TxAlignReset()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#a579cfbb41fbd51477dd902f9a1758826">XHdmiphy1_TxAlignStart()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gae474ac8f1f2997229ec25e7584a4b827">XHdmiphy1_TxPrbsForceError()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga0fa2836b8aac17e187bf1e01a462001a">XHdmiphy1_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a68b29fa4cdc4042e14e5d610e312c69e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XHdmiphy1_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device instance ID. </p>

</div>
</div>
<a class="anchor" id="a5baa13346e9d06864c9c1881bbbe621a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XHdmiphy1_Config::DrpClkFreq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DRP Clock Frequency in Hz. </p>

</div>
</div>
<a class="anchor" id="ac28bbc6cb3c52b7dfc77813be0af0be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XHdmiphy1_Config::DruIsPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">        A data recovery unit (DRU) exists
</pre><p> in the design . </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaa15dd35a9b1670aab091738d3ecca9df">XHdmiphy1_Hdmi_CfgInitialize()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#aefc037877ed6316c6995845442a31971">XHdmiphy1_HdmiCpllParam()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga16dfea31e43d9da2c4c00cd0785b6248">XHdmiphy1_HdmiDebugInfo()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#a026bd874ba52e36d8f0e770b962543f9">XHdmiphy1_HdmiQpllParam()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#a80cae1429b5d37ffec8de9763de00f56">XHdmiphy1_HdmiRxClkDetFreqChangeHandler()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="a2fb109c75352439b0e91bc457b98c110"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a> XHdmiphy1_Config::DruRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DRU REFCLK selection. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga5a0a82f90d7a0f1c4c8180cfb465de0a">XHdmiphy1_HdmiRxTimerTimeoutHandler()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="adcca9b60afa4ab17f6ed5e9b02d33d19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XHdmiphy1_Config::ErrIrq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error IRQ is enalbed in design. </p>

</div>
</div>
<a class="anchor" id="a24b90de973754a4fb94bfea69b94f34c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XHdmiphy1_Config::HdmiFastSwitch</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">     HDMI fast switching is enabled in the
</pre><p> design. </p>

</div>
</div>
<a class="anchor" id="ae1e3334ec7a5182a8bfef0d88503c8b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XVidC_PixelsPerClock XHdmiphy1_Config::Ppc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">   Number of input pixels per
</pre><p> clock. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga2aa401218d0bc4c64c2210f85ccee457">XHdmiphy1_Hdmi21Config()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga69e679f0c4444350910817be69cde77c">XHdmiphy1_SetHdmiTxParam()</a>.</p>

</div>
</div>
<a class="anchor" id="af477236d1bfcdcf060a5d2bb64e46d8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XHdmiphy1_Config::RxChannels</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No. </p>
<p>of active channels in RX </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga70ecb3c5614ea8c97c0bc56bd395ac2c">XHdmiphy1_Ch2Ids()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga8dc19df05e15d413e62ff62d2c22c023">XHdmiphy1_RegisterDebug()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7df81b4c90d8f4d6ca34a614e7987d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a> XHdmiphy1_Config::RxFrlRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX FRL REFCLK selection. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga2aa401218d0bc4c64c2210f85ccee457">XHdmiphy1_Hdmi21Config()</a>.</p>

</div>
</div>
<a class="anchor" id="ac740909a82f7887fbb3b27bf25aeb99d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#ga3f9002a6b4bc8e47f9c1fa68f8d0fb15">XHdmiphy1_ProtocolType</a> XHdmiphy1_Config::RxProtocol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Protocol which RX is used for. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#gab75f3892f884d01f855d607291eba269">XHdmiphy1_IsHDMI()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5b946a35a56f444442b88bfa49ae1bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a> XHdmiphy1_Config::RxRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX REFCLK selection. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga1e17b8f3099b9edb96bdf732671b7efc">XHdmiphy1_Hdmi20Config()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga5a0a82f90d7a0f1c4c8180cfb465de0a">XHdmiphy1_HdmiRxTimerTimeoutHandler()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="aea6c3ccda8a54e9bdaac1730162e4200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#ga4d998790546ec3dde5119376868686e6">XHdmiphy1_SysClkDataSelType</a> XHdmiphy1_Config::RxSysPllClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX SYSCLK selectino. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga97e1d4070dafe5a73d9bf60621382c98">XHdmiphy1_GetPllType()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga1d8702f582054727e5bafc4e6cf32739">XHdmiphy1_HdmiUpdateClockSelection()</a>.</p>

</div>
</div>
<a class="anchor" id="ad065247f3924daf6806ef1cd334ba877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XHdmiphy1_Config::TransceiverWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transceiver Width seeting in the design. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gaa15dd35a9b1670aab091738d3ecca9df">XHdmiphy1_Hdmi_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gafa361514e8315c25876867a1ded2c99b">XHdmiphy1_HdmiCfgCalcMmcmParam()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#aefc037877ed6316c6995845442a31971">XHdmiphy1_HdmiCpllParam()</a>, and <a class="el" href="xhdmiphy1__hdmi_8c.html#a026bd874ba52e36d8f0e770b962543f9">XHdmiphy1_HdmiQpllParam()</a>.</p>

</div>
</div>
<a class="anchor" id="a82e81634c7d587692e6e3f9b39089651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XHdmiphy1_Config::TxBufferBypass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">      TX Buffer Bypass is enabled in the
</pre><p> design. </p>

</div>
</div>
<a class="anchor" id="abed1d8f66f62de3bf785f81d0acbfd63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XHdmiphy1_Config::TxChannels</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No. </p>
<p>of active channels in TX </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga70ecb3c5614ea8c97c0bc56bd395ac2c">XHdmiphy1_Ch2Ids()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga8dc19df05e15d413e62ff62d2c22c023">XHdmiphy1_RegisterDebug()</a>.</p>

</div>
</div>
<a class="anchor" id="a41f3855163277fe3afeea97a489e1fd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a> XHdmiphy1_Config::TxFrlRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX FRL REFCLK selection. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga2aa401218d0bc4c64c2210f85ccee457">XHdmiphy1_Hdmi21Config()</a>, and <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#afc3e2c76a28022e9d12a96990cc2fc83">XHdmiphy1_HdmiTxClkDetFreqChangeHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="a9daac9ee0c1db4441707eb89d83e69f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#ga3f9002a6b4bc8e47f9c1fa68f8d0fb15">XHdmiphy1_ProtocolType</a> XHdmiphy1_Config::TxProtocol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Protocol which TX is used for. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#gab75f3892f884d01f855d607291eba269">XHdmiphy1_IsHDMI()</a>.</p>

</div>
</div>
<a class="anchor" id="acad30878325a5832d62b791c22a2091a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a> XHdmiphy1_Config::TxRefClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX REFCLK selection. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga22de3338657208e2ee991d68f0248195">XHdmiphy1_GetRefClkSourcesCount()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga1e17b8f3099b9edb96bdf732671b7efc">XHdmiphy1_Hdmi20Config()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga2aa401218d0bc4c64c2210f85ccee457">XHdmiphy1_Hdmi21Config()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#afc3e2c76a28022e9d12a96990cc2fc83">XHdmiphy1_HdmiTxClkDetFreqChangeHandler()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="a2e9741628b8a5bb24c2f11e478f44b61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xhdmiphy1__v1__0.html#ga4d998790546ec3dde5119376868686e6">XHdmiphy1_SysClkDataSelType</a> XHdmiphy1_Config::TxSysPllClkSel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX SYSCLK selection. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#ga97e1d4070dafe5a73d9bf60621382c98">XHdmiphy1_GetPllType()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga1d8702f582054727e5bafc4e6cf32739">XHdmiphy1_HdmiUpdateClockSelection()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8a671320487b659cd238148c8c2895f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XHdmiphy1_Config::UseGtAsTxTmdsClk</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use 4th GT channel as TX TMDS clock. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga70ecb3c5614ea8c97c0bc56bd395ac2c">XHdmiphy1_Ch2Ids()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#aefc037877ed6316c6995845442a31971">XHdmiphy1_HdmiCpllParam()</a>, and <a class="el" href="xhdmiphy1__hdmi_8c.html#a026bd874ba52e36d8f0e770b962543f9">XHdmiphy1_HdmiQpllParam()</a>.</p>

</div>
</div>
<a class="anchor" id="ad890da2c40e7f26bdc43fcb09473a327"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XHdmiphy1_GtType XHdmiphy1_Config::XcvrType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HDMIPHY Transceiver Type. </p>

<p>Referenced by <a class="el" href="group__xhdmiphy1__v1__0.html#ga70ecb3c5614ea8c97c0bc56bd395ac2c">XHdmiphy1_Ch2Ids()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gae2d190888890d12b1524b5d5065e5e57">XHdmiphy1_DruGetRefClkFreqHz()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaa91560e5b99db9d90042b548a76da7a6">XHdmiphy1_GetSysClkDataSel()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gabf0e7c8a542401ba275640fabee19940">XHdmiphy1_GetSysClkOutSel()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gaa15dd35a9b1670aab091738d3ecca9df">XHdmiphy1_Hdmi_CfgInitialize()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#ad65db64a87467172db631b182c2ddd2d">XHdmiphy1_HdmiGtTxResetDoneLockHandler()</a>, <a class="el" href="group__xhdmiphy1__v1__0.html#gada0844e8a6a828bb7d512259aca11498">XHdmiphy1_HdmiTxTimerTimeoutHandler()</a>, and <a class="el" href="group__xhdmiphy1__v1__0.html#ga0fa2836b8aac17e187bf1e01a462001a">XHdmiphy1_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
