Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 15 14:13:07 2024
| Host         : DESKTOP-HONQQA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency           1           
TIMING-16  Warning   Large setup violation                      1000        
TIMING-18  Warning   Missing input or output delay              57          
TIMING-20  Warning   Non-clocked latch                          51          
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[4]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.458   -47440.137                  26616                34082        0.053        0.000                      0                34082        4.500        0.000                       0                 16976  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -19.458   -47440.137                  26616                34082        0.053        0.000                      0                34082        4.500        0.000                       0                 16976  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :        26616  Failing Endpoints,  Worst Slack      -19.458ns,  Total Violation   -47440.135ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.458ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.411ns  (logic 14.677ns (49.904%)  route 14.734ns (50.096%))
  Logic Levels:           50  (CARRY4=33 LUT1=1 LUT3=2 LUT4=1 LUT5=11 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.289 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.298    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_1
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.613 r  signal_generator/combined_signal_unsigned_reg[6]_i_5/O[3]
                         net (fo=1, routed)           0.327    33.940    signal_generator/combined_signal_unsigned_reg[6]_i_5_n_5
    SLICE_X15Y23         LUT6 (Prop_lut6_I4_O)        0.307    34.247 r  signal_generator/combined_signal_unsigned[7]_i_2/O
                         net (fo=1, routed)           0.151    34.398    signal_generator/combined_signal_unsigned[7]
    SLICE_X15Y23         LUT4 (Prop_lut4_I2_O)        0.124    34.522 r  signal_generator/combined_signal_unsigned[7]_i_1/O
                         net (fo=1, routed)           0.000    34.522    signal_generator/combined_signal_unsigned[7]_i_1_n_1
    SLICE_X15Y23         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.438    14.810    signal_generator/CLK_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)        0.031    15.064    signal_generator/combined_signal_unsigned_reg[7]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -34.522    
  -------------------------------------------------------------------
                         slack                                -19.458    

Slack (VIOLATED) :        -19.154ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.105ns  (logic 14.560ns (50.026%)  route 14.545ns (49.974%))
  Logic Levels:           49  (CARRY4=33 LUT1=1 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.289 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.298    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_1
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.621 r  signal_generator/combined_signal_unsigned_reg[6]_i_5/O[1]
                         net (fo=1, routed)           0.289    33.911    signal_generator/combined_signal_unsigned_reg[6]_i_5_n_7
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.306    34.217 r  signal_generator/combined_signal_unsigned[5]_i_1/O
                         net (fo=1, routed)           0.000    34.217    signal_generator/combined_signal_unsigned[5]_i_1_n_1
    SLICE_X13Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.436    14.808    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.031    15.062    signal_generator/combined_signal_unsigned_reg[5]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -34.217    
  -------------------------------------------------------------------
                         slack                                -19.154    

Slack (VIOLATED) :        -19.066ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        29.018ns  (logic 14.471ns (49.869%)  route 14.547ns (50.131%))
  Logic Levels:           49  (CARRY4=33 LUT1=1 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.289 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.298    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_1
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.537 r  signal_generator/combined_signal_unsigned_reg[6]_i_5/O[2]
                         net (fo=1, routed)           0.292    33.829    signal_generator/combined_signal_unsigned_reg[6]_i_5_n_6
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.301    34.130 r  signal_generator/combined_signal_unsigned[6]_i_3/O
                         net (fo=1, routed)           0.000    34.130    signal_generator/combined_signal_unsigned[6]_i_3_n_1
    SLICE_X13Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.436    14.808    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.032    15.063    signal_generator/combined_signal_unsigned_reg[6]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -34.130    
  -------------------------------------------------------------------
                         slack                                -19.066    

Slack (VIOLATED) :        -19.035ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.986ns  (logic 14.445ns (49.834%)  route 14.541ns (50.166%))
  Logic Levels:           49  (CARRY4=33 LUT1=1 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.826    33.289 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.298    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_1
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.517 r  signal_generator/combined_signal_unsigned_reg[6]_i_5/O[0]
                         net (fo=1, routed)           0.286    33.803    signal_generator/combined_signal_unsigned_reg[6]_i_5_n_8
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.295    34.098 r  signal_generator/combined_signal_unsigned[4]_i_1/O
                         net (fo=1, routed)           0.000    34.098    signal_generator/combined_signal_unsigned[4]_i_1_n_1
    SLICE_X13Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.436    14.808    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.031    15.062    signal_generator/combined_signal_unsigned_reg[4]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -34.098    
  -------------------------------------------------------------------
                         slack                                -19.035    

Slack (VIOLATED) :        -18.878ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.878ns  (logic 14.333ns (49.632%)  route 14.545ns (50.368%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.921    33.384 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.299    33.683    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_5
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.307    33.990 r  signal_generator/combined_signal_unsigned[3]_i_1/O
                         net (fo=1, routed)           0.000    33.990    signal_generator/combined_signal_unsigned[3]_i_1_n_1
    SLICE_X12Y24         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.436    14.808    signal_generator/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.081    15.112    signal_generator/combined_signal_unsigned_reg[3]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -33.990    
  -------------------------------------------------------------------
                         slack                                -18.878    

Slack (VIOLATED) :        -18.854ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.805ns  (logic 14.263ns (49.516%)  route 14.542ns (50.485%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.857    33.320 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.296    33.616    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_6
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.301    33.917 r  signal_generator/combined_signal_unsigned[2]_i_1/O
                         net (fo=1, routed)           0.000    33.917    signal_generator/combined_signal_unsigned[2]_i_1_n_1
    SLICE_X15Y24         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.436    14.808    signal_generator/CLK_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.031    15.062    signal_generator/combined_signal_unsigned_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -33.917    
  -------------------------------------------------------------------
                         slack                                -18.854    

Slack (VIOLATED) :        -18.742ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.693ns  (logic 14.151ns (49.319%)  route 14.542ns (50.681%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.740    33.203 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.295    33.499    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_7
    SLICE_X15Y24         LUT5 (Prop_lut5_I0_O)        0.306    33.805 r  signal_generator/combined_signal_unsigned[1]_i_1/O
                         net (fo=1, routed)           0.000    33.805    signal_generator/combined_signal_unsigned[1]_i_1_n_1
    SLICE_X15Y24         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.436    14.808    signal_generator/CLK_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)        0.031    15.062    signal_generator/combined_signal_unsigned_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -33.805    
  -------------------------------------------------------------------
                         slack                                -18.742    

Slack (VIOLATED) :        -18.585ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.537ns  (logic 13.965ns (48.937%)  route 14.572ns (51.063%))
  Logic Levels:           48  (CARRY4=32 LUT1=1 LUT3=2 LUT5=12 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.560     5.112    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456     5.568 f  signal_generator/combined_signal_reg[0]/Q
                         net (fo=5, routed)           0.319     5.887    signal_generator/combined_signal[0]
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.124     6.011 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.190     6.201    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X9Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.781 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.781    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.895 r  signal_generator/combined_signal_unsigned_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    signal_generator/combined_signal_unsigned_reg[6]_i_20_n_1
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.009 r  signal_generator/combined_signal_unsigned_reg[6]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.009    signal_generator/combined_signal_unsigned_reg[6]_i_19_n_1
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.343 r  signal_generator/combined_signal_unsigned_reg[6]_i_131/O[1]
                         net (fo=8, routed)           0.646     7.989    signal_generator/L3[14]
    SLICE_X11Y22         LUT6 (Prop_lut6_I2_O)        0.303     8.292 r  signal_generator/combined_signal_unsigned[6]_i_117/O
                         net (fo=6, routed)           0.184     8.476    signal_generator/combined_signal_unsigned[6]_i_117_n_1
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     8.600 r  signal_generator/combined_signal_unsigned[6]_i_130/O
                         net (fo=1, routed)           0.401     9.002    signal_generator/combined_signal_unsigned[6]_i_130_n_1
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.658 r  signal_generator/combined_signal_unsigned_reg[6]_i_108/CO[3]
                         net (fo=1, routed)           0.000     9.658    signal_generator/combined_signal_unsigned_reg[6]_i_108_n_1
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.886 r  signal_generator/combined_signal_unsigned_reg[6]_i_107/CO[2]
                         net (fo=10, routed)          0.499    10.384    signal_generator/combined_signal_unsigned_reg[6]_i_107_n_2
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.313    10.697 r  signal_generator/combined_signal_unsigned[6]_i_116/O
                         net (fo=1, routed)           0.000    10.697    signal_generator/combined_signal_unsigned[6]_i_116_n_1
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.230 r  signal_generator/combined_signal_unsigned_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    11.230    signal_generator/combined_signal_unsigned_reg[6]_i_98_n_1
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.347 r  signal_generator/combined_signal_unsigned_reg[6]_i_97/CO[3]
                         net (fo=10, routed)          0.940    12.287    signal_generator/combined_signal_unsigned_reg[6]_i_97_n_1
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.411 r  signal_generator/combined_signal_unsigned[6]_i_106/O
                         net (fo=1, routed)           0.000    12.411    signal_generator/combined_signal_unsigned[6]_i_106_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.944 r  signal_generator/combined_signal_unsigned_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000    12.944    signal_generator/combined_signal_unsigned_reg[6]_i_88_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.061 r  signal_generator/combined_signal_unsigned_reg[6]_i_87/CO[3]
                         net (fo=10, routed)          0.933    13.994    signal_generator/combined_signal_unsigned_reg[6]_i_87_n_1
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    14.118 r  signal_generator/combined_signal_unsigned[6]_i_96/O
                         net (fo=1, routed)           0.000    14.118    signal_generator/combined_signal_unsigned[6]_i_96_n_1
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.668 r  signal_generator/combined_signal_unsigned_reg[6]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.668    signal_generator/combined_signal_unsigned_reg[6]_i_78_n_1
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.782 r  signal_generator/combined_signal_unsigned_reg[6]_i_77/CO[3]
                         net (fo=9, routed)           0.960    15.742    signal_generator/combined_signal_unsigned_reg[6]_i_77_n_1
    SLICE_X10Y21         LUT5 (Prop_lut5_I0_O)        0.124    15.866 r  signal_generator/combined_signal_unsigned[6]_i_86/O
                         net (fo=1, routed)           0.000    15.866    signal_generator/combined_signal_unsigned[6]_i_86_n_1
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.399 r  signal_generator/combined_signal_unsigned_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.399    signal_generator/combined_signal_unsigned_reg[6]_i_56_n_1
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_55/CO[3]
                         net (fo=9, routed)           0.919    17.435    signal_generator/combined_signal_unsigned_reg[6]_i_55_n_1
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    17.559 r  signal_generator/combined_signal_unsigned[6]_i_64/O
                         net (fo=1, routed)           0.000    17.559    signal_generator/combined_signal_unsigned[6]_i_64_n_1
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.109 r  signal_generator/combined_signal_unsigned_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.109    signal_generator/combined_signal_unsigned_reg[6]_i_23_n_1
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.223 r  signal_generator/combined_signal_unsigned_reg[6]_i_22/CO[3]
                         net (fo=9, routed)           0.950    19.173    signal_generator/combined_signal_unsigned_reg[6]_i_22_n_1
    SLICE_X10Y19         LUT5 (Prop_lut5_I0_O)        0.124    19.297 r  signal_generator/combined_signal_unsigned[6]_i_54/O
                         net (fo=1, routed)           0.000    19.297    signal_generator/combined_signal_unsigned[6]_i_54_n_1
    SLICE_X10Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.830 r  signal_generator/combined_signal_unsigned_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.830    signal_generator/combined_signal_unsigned_reg[6]_i_21_n_1
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.947 r  signal_generator/combined_signal_unsigned_reg[6]_i_15/CO[3]
                         net (fo=10, routed)          1.090    21.037    signal_generator/combined_signal_unsigned_reg[6]_i_15_n_1
    SLICE_X12Y18         LUT5 (Prop_lut5_I0_O)        0.124    21.161 r  signal_generator/combined_signal_unsigned[6]_i_68/O
                         net (fo=1, routed)           0.000    21.161    signal_generator/combined_signal_unsigned[6]_i_68_n_1
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.694 r  signal_generator/combined_signal_unsigned_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.694    signal_generator/combined_signal_unsigned_reg[6]_i_28_n_1
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.811 r  signal_generator/combined_signal_unsigned_reg[6]_i_16/CO[3]
                         net (fo=10, routed)          0.917    22.728    signal_generator/combined_signal_unsigned_reg[6]_i_16_n_1
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    22.852 r  signal_generator/combined_signal_unsigned[6]_i_72/O
                         net (fo=1, routed)           0.000    22.852    signal_generator/combined_signal_unsigned[6]_i_72_n_1
    SLICE_X13Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.402 r  signal_generator/combined_signal_unsigned_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.402    signal_generator/combined_signal_unsigned_reg[6]_i_33_n_1
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  signal_generator/combined_signal_unsigned_reg[6]_i_17/CO[3]
                         net (fo=10, routed)          0.957    24.472    signal_generator/combined_signal_unsigned_reg[6]_i_17_n_1
    SLICE_X14Y20         LUT3 (Prop_lut3_I0_O)        0.124    24.596 r  signal_generator/combined_signal_unsigned[6]_i_41/O
                         net (fo=1, routed)           0.000    24.596    signal_generator/combined_signal_unsigned[6]_i_41_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.129 r  signal_generator/combined_signal_unsigned_reg[6]_i_18/CO[3]
                         net (fo=10, routed)          0.933    26.062    signal_generator/combined_signal_unsigned_reg[6]_i_18_n_1
    SLICE_X13Y20         LUT3 (Prop_lut3_I0_O)        0.124    26.186 r  signal_generator/combined_signal_unsigned[3]_i_32/O
                         net (fo=1, routed)           0.000    26.186    signal_generator/combined_signal_unsigned[3]_i_32_n_1
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.584 r  signal_generator/combined_signal_unsigned_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.584    signal_generator/combined_signal_unsigned_reg[3]_i_11_n_1
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.698 r  signal_generator/combined_signal_unsigned_reg[3]_i_7/CO[3]
                         net (fo=10, routed)          0.971    27.669    signal_generator/combined_signal_unsigned_reg[3]_i_7_n_1
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124    27.793 r  signal_generator/combined_signal_unsigned[3]_i_37/O
                         net (fo=1, routed)           0.000    27.793    signal_generator/combined_signal_unsigned[3]_i_37_n_1
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.326 r  signal_generator/combined_signal_unsigned_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.326    signal_generator/combined_signal_unsigned_reg[3]_i_16_n_1
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.443 r  signal_generator/combined_signal_unsigned_reg[3]_i_8/CO[3]
                         net (fo=11, routed)          0.938    29.381    signal_generator/combined_signal_unsigned_reg[3]_i_8_n_1
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.124    29.505 r  signal_generator/combined_signal_unsigned[3]_i_41/O
                         net (fo=1, routed)           0.000    29.505    signal_generator/combined_signal_unsigned[3]_i_41_n_1
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.038 r  signal_generator/combined_signal_unsigned_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.038    signal_generator/combined_signal_unsigned_reg[3]_i_21_n_1
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.155 r  signal_generator/combined_signal_unsigned_reg[3]_i_9/CO[3]
                         net (fo=10, routed)          0.910    31.066    signal_generator/combined_signal_unsigned_reg[3]_i_9_n_1
    SLICE_X13Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    31.646 r  signal_generator/combined_signal_unsigned_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    31.646    signal_generator/combined_signal_unsigned_reg[3]_i_26_n_1
    SLICE_X13Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.874 r  signal_generator/combined_signal_unsigned_reg[3]_i_10/CO[2]
                         net (fo=1, routed)           0.590    32.463    signal_generator/combined_signal_unsigned_reg[3]_i_10_n_2
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.565    33.028 r  signal_generator/combined_signal_unsigned_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.325    33.353    signal_generator/combined_signal_unsigned_reg[3]_i_2_n_8
    SLICE_X15Y25         LUT5 (Prop_lut5_I0_O)        0.295    33.648 r  signal_generator/combined_signal_unsigned[0]_i_1/O
                         net (fo=1, routed)           0.000    33.648    signal_generator/combined_signal_unsigned[0]_i_1_n_1
    SLICE_X15Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.436    14.808    signal_generator/CLK_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)        0.032    15.063    signal_generator/combined_signal_unsigned_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -33.648    
  -------------------------------------------------------------------
                         slack                                -18.585    

Slack (VIOLATED) :        -6.541ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_in/current_size_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[230][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.435ns  (logic 0.940ns (5.719%)  route 15.495ns (94.281%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.725     5.277    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  recorder/signal_buffer_in/current_size_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.456     5.733 f  recorder/signal_buffer_in/current_size_reg[0]_rep__7/Q
                         net (fo=127, routed)         8.568    14.301    recorder/signal_buffer_in/current_size_reg[0]_rep__7_n_1
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.153    14.454 f  recorder/signal_buffer_in/buffer_array[6][2]_i_2__0/O
                         net (fo=27, routed)          6.928    21.381    recorder/signal_buffer_in/buffer_array[6][2]_i_2__0_n_1
    SLICE_X49Y103        LUT5 (Prop_lut5_I3_O)        0.331    21.712 r  recorder/signal_buffer_in/buffer_array[230][2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.712    recorder/signal_buffer_in/buffer_array[230][2]_i_1__0_n_1
    SLICE_X49Y103        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[230][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.609    14.980    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X49Y103        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[230][2]/C
                         clock pessimism              0.197    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X49Y103        FDRE (Setup_fdre_C_D)        0.029    15.171    recorder/signal_buffer_in/buffer_array_reg[230][2]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -21.712    
  -------------------------------------------------------------------
                         slack                                 -6.541    

Slack (VIOLATED) :        -6.194ns  (required time - arrival time)
  Source:                 recorder/signal_buffer_in/current_size_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[254][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.084ns  (logic 0.940ns (5.844%)  route 15.144ns (94.156%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.725     5.277    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X11Y121        FDRE                                         r  recorder/signal_buffer_in/current_size_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y121        FDRE (Prop_fdre_C_Q)         0.456     5.733 f  recorder/signal_buffer_in/current_size_reg[0]_rep__7/Q
                         net (fo=127, routed)         8.568    14.301    recorder/signal_buffer_in/current_size_reg[0]_rep__7_n_1
    SLICE_X12Y90         LUT4 (Prop_lut4_I3_O)        0.153    14.454 f  recorder/signal_buffer_in/buffer_array[6][2]_i_2__0/O
                         net (fo=27, routed)          6.576    21.030    recorder/signal_buffer_in/buffer_array[6][2]_i_2__0_n_1
    SLICE_X39Y103        LUT5 (Prop_lut5_I3_O)        0.331    21.361 r  recorder/signal_buffer_in/buffer_array[254][2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.361    recorder/signal_buffer_in/buffer_array[254][2]_i_1__0_n_1
    SLICE_X39Y103        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[254][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.605    14.976    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X39Y103        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[254][2]/C
                         clock pessimism              0.197    15.174    
                         clock uncertainty           -0.035    15.138    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)        0.029    15.167    recorder/signal_buffer_in/buffer_array_reg[254][2]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -21.361    
  -------------------------------------------------------------------
                         slack                                 -6.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.726%)  route 0.221ns (54.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.559     1.472    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X41Y94         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  recorder/signal_buffer_in/buffer_array_reg[13][3]/Q
                         net (fo=1, routed)           0.221     1.834    recorder/signal_buffer_in/buffer_array_reg_n_1_[13][3]
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.879 r  recorder/signal_buffer_in/buffer_array[12][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.879    recorder/signal_buffer_in/buffer_array[12]1_out[3]
    SLICE_X35Y93         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.826     1.985    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[12][3]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.091     1.826    recorder/signal_buffer_in/buffer_array_reg[12][3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[995][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[994][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.358%)  route 0.224ns (54.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.559     1.472    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X35Y98         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[995][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  recorder/signal_buffer_in/buffer_array_reg[995][2]/Q
                         net (fo=1, routed)           0.224     1.838    recorder/signal_buffer_in/buffer_array_reg_n_1_[995][2]
    SLICE_X40Y97         LUT5 (Prop_lut5_I1_O)        0.045     1.883 r  recorder/signal_buffer_in/buffer_array[994][2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    recorder/signal_buffer_in/buffer_array[994][2]_i_1__0_n_1
    SLICE_X40Y97         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[994][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.830     1.988    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[994][2]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.091     1.829    recorder/signal_buffer_in/buffer_array_reg[994][2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[61][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[60][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.982%)  route 0.257ns (58.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.555     1.468    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[61][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  recorder/signal_buffer_out/buffer_array_reg[61][7]/Q
                         net (fo=1, routed)           0.257     1.867    recorder/signal_buffer_out/buffer_array_reg_n_1_[61][7]
    SLICE_X38Y59         LUT5 (Prop_lut5_I1_O)        0.045     1.912 r  recorder/signal_buffer_out/buffer_array[60][7]_i_2/O
                         net (fo=1, routed)           0.000     1.912    recorder/signal_buffer_out/buffer_array[60][7]_i_2_n_1
    SLICE_X38Y59         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[60][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.826     1.985    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[60][7]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.121     1.856    recorder/signal_buffer_out/buffer_array_reg[60][7]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[246][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[245][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.076%)  route 0.146ns (43.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.642     1.556    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[246][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  recorder/signal_buffer_in/buffer_array_reg[246][6]/Q
                         net (fo=1, routed)           0.146     1.843    recorder/signal_buffer_in/buffer_array_reg_n_1_[246][6]
    SLICE_X41Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.888 r  recorder/signal_buffer_in/buffer_array[245][6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    recorder/signal_buffer_in/buffer_array[245][6]_i_1__0_n_1
    SLICE_X41Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[245][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.830     1.988    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X41Y99         FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[245][6]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X41Y99         FDRE (Hold_fdre_C_D)         0.092     1.830    recorder/signal_buffer_in/buffer_array_reg[245][6]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[552][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[551][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.012%)  route 0.227ns (54.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.636     1.550    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X37Y135        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[552][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y135        FDRE (Prop_fdre_C_Q)         0.141     1.691 r  recorder/signal_buffer_in/buffer_array_reg[552][7]/Q
                         net (fo=1, routed)           0.227     1.918    recorder/signal_buffer_in/buffer_array_reg_n_1_[552][7]
    SLICE_X33Y135        LUT4 (Prop_lut4_I3_O)        0.045     1.963 r  recorder/signal_buffer_in/buffer_array[551][7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.963    recorder/signal_buffer_in/buffer_array[551][7]_i_2__0_n_1
    SLICE_X33Y135        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[551][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.909     2.067    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X33Y135        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[551][7]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X33Y135        FDRE (Hold_fdre_C_D)         0.091     1.905    recorder/signal_buffer_in/buffer_array_reg[551][7]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[108][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[107][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.386%)  route 0.206ns (49.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.569     1.482    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[108][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  recorder/signal_buffer_out/buffer_array_reg[108][3]/Q
                         net (fo=1, routed)           0.206     1.852    recorder/signal_buffer_out/buffer_array_reg_n_1_[108][3]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.897 r  recorder/signal_buffer_out/buffer_array[107][3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    recorder/signal_buffer_out/buffer_array[107][3]_i_1_n_1
    SLICE_X49Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[107][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.833     1.991    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[107][3]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.092     1.838    recorder/signal_buffer_out/buffer_array_reg[107][3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_in/buffer_array_reg[697][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_in/buffer_array_reg[696][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.881%)  route 0.258ns (58.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.641     1.555    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X33Y144        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[697][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y144        FDRE (Prop_fdre_C_Q)         0.141     1.696 r  recorder/signal_buffer_in/buffer_array_reg[697][0]/Q
                         net (fo=1, routed)           0.258     1.954    recorder/signal_buffer_in/buffer_array_reg_n_1_[697][0]
    SLICE_X42Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.999 r  recorder/signal_buffer_in/buffer_array[696][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.999    recorder/signal_buffer_in/buffer_array[696][0]_i_1__0_n_1
    SLICE_X42Y144        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[696][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.914     2.072    recorder/signal_buffer_in/CLK_IBUF_BUFG
    SLICE_X42Y144        FDRE                                         r  recorder/signal_buffer_in/buffer_array_reg[696][0]/C
                         clock pessimism             -0.254     1.819    
    SLICE_X42Y144        FDRE (Hold_fdre_C_D)         0.121     1.940    recorder/signal_buffer_in/buffer_array_reg[696][0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[827][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[826][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.754%)  route 0.230ns (55.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.567     1.480    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[827][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  recorder/signal_buffer_out/buffer_array_reg[827][6]/Q
                         net (fo=1, routed)           0.230     1.851    recorder/signal_buffer_out/buffer_array_reg_n_1_[827][6]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.896 r  recorder/signal_buffer_out/buffer_array[826][6]_i_1/O
                         net (fo=1, routed)           0.000     1.896    recorder/signal_buffer_out/buffer_array[826][6]_i_1_n_1
    SLICE_X43Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[826][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.830     1.988    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[826][6]/C
                         clock pessimism             -0.245     1.743    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.092     1.835    recorder/signal_buffer_out/buffer_array_reg[826][6]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[393][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[392][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.372%)  route 0.233ns (55.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.564     1.477    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[393][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  recorder/signal_buffer_out/buffer_array_reg[393][3]/Q
                         net (fo=1, routed)           0.233     1.852    recorder/signal_buffer_out/buffer_array_reg_n_1_[393][3]
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.897 r  recorder/signal_buffer_out/buffer_array[392][3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    recorder/signal_buffer_out/buffer_array[392]1_out[3]
    SLICE_X35Y7          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[392][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.832     1.990    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[392][3]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.092     1.832    recorder/signal_buffer_out/buffer_array_reg[392][3]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 recorder/signal_buffer_out/buffer_array_reg[70][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recorder/signal_buffer_out/buffer_array_reg[69][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.411%)  route 0.233ns (55.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.546     1.459    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X36Y74         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[70][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  recorder/signal_buffer_out/buffer_array_reg[70][7]/Q
                         net (fo=1, routed)           0.233     1.833    recorder/signal_buffer_out/buffer_array_reg_n_1_[70][7]
    SLICE_X29Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.878 r  recorder/signal_buffer_out/buffer_array[69][7]_i_2/O
                         net (fo=1, routed)           0.000     1.878    recorder/signal_buffer_out/buffer_array[69]1_out[7]
    SLICE_X29Y74         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[69][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.813     1.971    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[69][7]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.091     1.812    recorder/signal_buffer_out/buffer_array_reg[69][7]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87    AUD_PWM_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     playback_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41     recording_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y62    PWM/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y62    PWM/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y63    PWM/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y62    PWM/pwm_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y62    PWM/pwm_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y62    PWM/pwm_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     playback_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     playback_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41     recording_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41     recording_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    PWM/pwm_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     playback_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     playback_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41     recording_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41     recording_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y62    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y62    PWM/pwm_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.174ns  (logic 10.788ns (31.567%)  route 23.386ns (68.433%))
  Logic Levels:           36  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.204    31.731    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.332    32.063 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.193    32.256    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124    32.380 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           0.720    33.100    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.124    33.224 r  signal_generator/sine_generator/signal_val_reg[8]_i_1/O
                         net (fo=1, routed)           0.950    34.174    signal_generator/sine_generator/signal_val_reg[8]_i_1_n_1
    SLICE_X9Y16          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.001ns  (logic 10.788ns (31.729%)  route 23.213ns (68.271%))
  Logic Levels:           36  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.204    31.731    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.332    32.063 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.193    32.256    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X10Y15         LUT5 (Prop_lut5_I0_O)        0.124    32.380 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           0.976    33.356    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X8Y13          LUT6 (Prop_lut6_I4_O)        0.124    33.480 r  signal_generator/sine_generator/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.521    34.001    signal_generator/sine_generator/signal_val_reg[7]_i_1_n_1
    SLICE_X8Y13          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.323ns  (logic 10.664ns (32.002%)  route 22.659ns (67.998%))
  Logic Levels:           35  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.204    31.731    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.332    32.063 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.474    32.537    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X10Y15         LUT6 (Prop_lut6_I1_O)        0.124    32.661 r  signal_generator/sine_generator/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.662    33.323    signal_generator/sine_generator/signal_val_reg[6]_i_1_n_1
    SLICE_X9Y16          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.957ns  (logic 10.664ns (32.357%)  route 22.293ns (67.643%))
  Logic Levels:           35  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.204    31.731    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X10Y15         LUT6 (Prop_lut6_I5_O)        0.332    32.063 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.183    32.246    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X10Y15         LUT5 (Prop_lut5_I3_O)        0.124    32.370 r  signal_generator/sine_generator/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.587    32.957    signal_generator/sine_generator/signal_val_reg[5]_i_1_n_1
    SLICE_X10Y15         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.530ns  (logic 10.566ns (32.481%)  route 21.964ns (67.519%))
  Logic Levels:           34  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.263    31.790    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X8Y15          LUT5 (Prop_lut5_I0_O)        0.358    32.148 r  signal_generator/sine_generator/signal_val_reg[2]_i_1/O
                         net (fo=1, routed)           0.382    32.530    signal_generator/sine_generator/signal_val_reg[2]_i_1_n_1
    SLICE_X9Y15          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.154ns  (logic 10.692ns (33.253%)  route 21.462ns (66.747%))
  Logic Levels:           35  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.297    30.824    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.332    31.156 r  signal_generator/sine_generator/signal_val_reg[4]_i_3/O
                         net (fo=1, routed)           0.846    32.002    signal_generator/sine_generator/signal_val10_in[4]
    SLICE_X7Y13          LUT3 (Prop_lut3_I1_O)        0.152    32.154 r  signal_generator/sine_generator/signal_val_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    32.154    signal_generator/sine_generator/signal_val_reg[4]_i_1_n_1
    SLICE_X7Y13          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.122ns  (logic 10.540ns (32.813%)  route 21.582ns (67.187%))
  Logic Levels:           34  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=5 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.263    31.790    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X8Y15          LUT4 (Prop_lut4_I0_O)        0.332    32.122 r  signal_generator/sine_generator/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    32.122    signal_generator/sine_generator/signal_val_reg[1]_i_1_n_1
    SLICE_X8Y15          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.972ns  (logic 10.540ns (32.967%)  route 21.432ns (67.033%))
  Logic Levels:           34  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT4 (Prop_lut4_I0_O)        0.358    30.527 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          1.113    31.640    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.332    31.972 r  signal_generator/sine_generator/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.972    signal_generator/sine_generator/signal_val_reg[3]_i_1_n_1
    SLICE_X8Y14          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.055ns  (logic 10.182ns (32.787%)  route 20.873ns (67.213%))
  Logic Levels:           33  (CARRY4=13 LDCE=1 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=5 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[2]/Q
                         net (fo=120, routed)         3.028     3.587    signal_generator/sine_generator/sine/Q[2]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.154     3.741 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_50/O
                         net (fo=9, routed)           1.290     5.031    signal_generator/sine_generator/sine/signal_val3__65_carry_i_50_n_1
    SLICE_X5Y4           LUT6 (Prop_lut6_I3_O)        0.327     5.358 f  signal_generator/sine_generator/sine/signal_val3__65_carry_i_30/O
                         net (fo=2, routed)           1.220     6.578    signal_generator/sine_generator/sine/signal_val3__65_carry_i_30_n_1
    SLICE_X8Y4           LUT5 (Prop_lut5_I4_O)        0.124     6.702 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_186/O
                         net (fo=1, routed)           0.000     6.702    signal_generator/sine_generator/sine/signal_val3__0_carry_i_186_n_1
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.214     6.916 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_75/O
                         net (fo=1, routed)           0.611     7.526    signal_generator/sine_generator/sine/signal_val3__0_carry_i_75_n_1
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.297     7.823 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_36/O
                         net (fo=1, routed)           0.000     7.823    signal_generator/sine_generator/sine/signal_val3__0_carry_i_36_n_1
    SLICE_X8Y2           MUXF7 (Prop_muxf7_I0_O)      0.241     8.064 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_19/O
                         net (fo=1, routed)           0.000     8.064    signal_generator/sine_generator/sine/signal_val3__0_carry_i_19_n_1
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098     8.162 f  signal_generator/sine_generator/sine/signal_val3__0_carry_i_14/O
                         net (fo=11, routed)          1.844    10.007    signal_generator/sine_generator/sine_n_3
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.347    10.354 r  signal_generator/sine_generator/signal_val3__33_carry_i_10/O
                         net (fo=4, routed)           1.117    11.471    signal_generator/sine_generator/signal_val3__33_carry_i_10_n_1
    SLICE_X1Y9           LUT6 (Prop_lut6_I2_O)        0.332    11.803 r  signal_generator/sine_generator/signal_val3__33_carry_i_4/O
                         net (fo=1, routed)           0.000    11.803    signal_generator/sine_generator/signal_val3__33_carry_i_4_n_1
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.204 r  signal_generator/sine_generator/signal_val3__33_carry/CO[3]
                         net (fo=1, routed)           0.000    12.204    signal_generator/sine_generator/signal_val3__33_carry_n_1
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  signal_generator/sine_generator/signal_val3__33_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.318    signal_generator/sine_generator/signal_val3__33_carry__0_n_1
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.540 r  signal_generator/sine_generator/signal_val3__33_carry__1/O[0]
                         net (fo=4, routed)           0.760    13.299    signal_generator/sine_generator/signal_val3__33_carry__1_n_8
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.325    13.624 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_3/O
                         net (fo=2, routed)           1.020    14.645    signal_generator/sine_generator/signal_val3__97_carry__1_i_3_n_1
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.326    14.971 r  signal_generator/sine_generator/signal_val3__97_carry__1_i_7/O
                         net (fo=1, routed)           0.000    14.971    signal_generator/sine_generator/signal_val3__97_carry__1_i_7_n_1
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.504 r  signal_generator/sine_generator/signal_val3__97_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.504    signal_generator/sine_generator/signal_val3__97_carry__1_n_1
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.723 f  signal_generator/sine_generator/signal_val3__97_carry__2/O[0]
                         net (fo=7, routed)           1.388    17.110    signal_generator/sine_generator/signal_val3__0[16]
    SLICE_X8Y12          LUT1 (Prop_lut1_I0_O)        0.295    17.405 r  signal_generator/sine_generator/signal_val2__0_carry__3_i_2/O
                         net (fo=1, routed)           0.000    17.405    signal_generator/sine_generator/signal_val2__0_carry__3_i_2_n_1
    SLICE_X8Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    17.832 r  signal_generator/sine_generator/signal_val2__0_carry__3/O[1]
                         net (fo=6, routed)           1.540    19.373    signal_generator/sine_generator/aD2M4dsP[17]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.306    19.679 r  signal_generator/sine_generator/signal_val1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    19.679    signal_generator/sine_generator/signal_val1_carry__1_i_5_n_1
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.077 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.077    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.191 r  signal_generator/sine_generator/signal_val1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.191    signal_generator/sine_generator/signal_val1_carry__2_n_1
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.525 r  signal_generator/sine_generator/signal_val1_carry__3/O[1]
                         net (fo=12, routed)          1.379    21.904    signal_generator/sine_generator/signal_val1_carry__3_n_7
    SLICE_X9Y11          LUT2 (Prop_lut2_I1_O)        0.303    22.207 r  signal_generator/sine_generator/signal_val1__38_carry__1_i_4/O
                         net (fo=1, routed)           0.000    22.207    signal_generator/sine_generator/signal_val1__38_carry__1_i_4_n_1
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.754 r  signal_generator/sine_generator/signal_val1__38_carry__1/O[2]
                         net (fo=3, routed)           0.937    23.691    signal_generator/sine_generator/signal_val1__38_carry__1_n_6
    SLICE_X11Y13         LUT3 (Prop_lut3_I2_O)        0.302    23.993 f  signal_generator/sine_generator/signal_val1__104_carry__0_i_10/O
                         net (fo=2, routed)           1.112    25.105    signal_generator/sine_generator/signal_val1__104_carry__0_i_10_n_1
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.150    25.255 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_4/O
                         net (fo=2, routed)           0.956    26.211    signal_generator/sine_generator/signal_val1__104_carry__1_i_4_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.326    26.537 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_8/O
                         net (fo=1, routed)           0.000    26.537    signal_generator/sine_generator/signal_val1__104_carry__1_i_8_n_1
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    27.050 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.050    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.269 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           0.994    28.262    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X7Y11          LUT4 (Prop_lut4_I0_O)        0.295    28.557 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.547    29.104    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X6Y13          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    29.592 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.577    30.169    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X7Y13          LUT5 (Prop_lut5_I3_O)        0.332    30.501 r  signal_generator/sine_generator/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.554    31.055    signal_generator/sine_generator/signal_val_reg[0]_i_1_n_1
    SLICE_X8Y13          LDCE                                         r  signal_generator/sine_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SD_RESET
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.353ns  (logic 5.186ns (41.979%)  route 7.168ns (58.021%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         2.214     3.720    CPU_RESETN_IBUF
    SLICE_X2Y73          LUT1 (Prop_lut1_I0_O)        0.124     3.844 r  SD_RESET_OBUF_inst_i_1/O
                         net (fo=67, routed)          4.953     8.797    SD_RESET_OBUF
    E2                   OBUF (Prop_obuf_I_O)         3.556    12.353 r  SD_RESET_OBUF_inst/O
                         net (fo=0)                   0.000    12.353    SD_RESET
    E2                                                                r  SD_RESET (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[7]/G
    SLICE_X9Y1           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    signal_generator/sine_generator/sine_addr[7]
    SLICE_X8Y1           LDCE                                         r  signal_generator/sine_generator/sine_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[10]/G
    SLICE_X9Y1           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[10]/Q
                         net (fo=1, routed)           0.112     0.270    signal_generator/sine_generator/sine_addr[10]
    SLICE_X8Y1           LDCE                                         r  signal_generator/sine_generator/sine_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[0]/G
    SLICE_X14Y3          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[0]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/sine_generator/sine_addr[0]
    SLICE_X14Y3          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[4]/G
    SLICE_X14Y4          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[4]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/sine_generator/sine_addr[4]
    SLICE_X14Y4          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[5]/G
    SLICE_X10Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/signal_val_reg[5]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/sine_generator/signal_val[5]
    SLICE_X10Y15         LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[1]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/signal_val_reg[1]/Q
                         net (fo=1, routed)           0.116     0.294    signal_generator/sine_generator/signal_val[1]
    SLICE_X8Y15          LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.158ns (49.984%)  route 0.158ns (50.016%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[3]/G
    SLICE_X11Y2          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[3]/Q
                         net (fo=1, routed)           0.158     0.316    signal_generator/sine_generator/sine_addr[3]
    SLICE_X11Y2          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[11]/G
    SLICE_X9Y2           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[11]/Q
                         net (fo=1, routed)           0.161     0.319    signal_generator/sine_generator/sine_addr[11]
    SLICE_X10Y2          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.158ns (48.423%)  route 0.168ns (51.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[12]/G
    SLICE_X9Y2           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[12]/Q
                         net (fo=2, routed)           0.168     0.326    signal_generator/sine_generator/sine_addr[12]
    SLICE_X11Y4          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[2]/G
    SLICE_X13Y3          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[2]/Q
                         net (fo=1, routed)           0.170     0.328    signal_generator/sine_generator/sine_addr[2]
    SLICE_X13Y3          LDCE                                         r  signal_generator/sine_generator/sine_in_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.918ns  (logic 8.620ns (33.257%)  route 17.299ns (66.743%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.540     5.091    recorder/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          1.583     7.192    recorder/playback_time_out[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.316 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.173     8.489    recorder/playback_time_reg[7]_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.594     9.207    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.331 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000     9.331    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.881 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.881    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.120 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/O[2]
                         net (fo=19, routed)          1.207    11.327    seven_seg_display/value_to_digit/playback_time_reg[12][0]
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.302    11.629 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.481    12.110    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.495    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[1]
                         net (fo=3, routed)           0.839    13.668    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_7
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.303    13.971 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217/O
                         net (fo=1, routed)           0.000    13.971    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.507 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           0.744    15.251    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.313    15.564 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.675    16.238    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           1.026    17.389    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.513 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           1.156    18.669    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.152    18.821 f  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.577    19.397    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.332    19.729 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.996    20.725    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14_n_1
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.124    20.849 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.389    22.238    seven_seg_display/anode_select/digit[0]
    SLICE_X30Y74         LUT4 (Prop_lut4_I2_O)        0.152    22.390 r  seven_seg_display/anode_select/CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.860    27.250    CA_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.760    31.010 r  CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.010    CA[1]
    R10                                                               r  CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.425ns  (logic 8.371ns (32.927%)  route 17.053ns (67.073%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.540     5.091    recorder/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          1.583     7.192    recorder/playback_time_out[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.316 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.173     8.489    recorder/playback_time_reg[7]_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.594     9.207    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.331 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000     9.331    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.881 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.881    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.120 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/O[2]
                         net (fo=19, routed)          1.207    11.327    seven_seg_display/value_to_digit/playback_time_reg[12][0]
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.302    11.629 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.481    12.110    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.495    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[1]
                         net (fo=3, routed)           0.839    13.668    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_7
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.303    13.971 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217/O
                         net (fo=1, routed)           0.000    13.971    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.507 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           0.744    15.251    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.313    15.564 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.675    16.238    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           1.026    17.389    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.513 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           1.156    18.669    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.152    18.821 f  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.577    19.397    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.332    19.729 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.996    20.725    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14_n_1
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.124    20.849 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.389    22.238    seven_seg_display/anode_select/digit[0]
    SLICE_X30Y74         LUT4 (Prop_lut4_I2_O)        0.124    22.362 r  seven_seg_display/anode_select/CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.614    26.977    CA_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    30.516 r  CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.516    CA[0]
    T10                                                               r  CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.018ns  (logic 8.368ns (33.450%)  route 16.649ns (66.550%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=2 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.540     5.091    recorder/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          1.583     7.192    recorder/playback_time_out[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.316 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.173     8.489    recorder/playback_time_reg[7]_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.594     9.207    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.331 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000     9.331    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.881 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.881    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.120 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/O[2]
                         net (fo=19, routed)          1.207    11.327    seven_seg_display/value_to_digit/playback_time_reg[12][0]
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.302    11.629 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.481    12.110    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.495    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[1]
                         net (fo=3, routed)           0.839    13.668    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_7
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.303    13.971 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217/O
                         net (fo=1, routed)           0.000    13.971    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.507 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           0.744    15.251    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.313    15.564 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.675    16.238    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           1.026    17.389    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.513 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           1.156    18.669    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X40Y80         LUT5 (Prop_lut5_I4_O)        0.152    18.821 f  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.577    19.397    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3_0
    SLICE_X39Y79         LUT6 (Prop_lut6_I0_O)        0.332    19.729 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.996    20.725    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_14_n_1
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.124    20.849 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.073    21.923    seven_seg_display/anode_select/digit[0]
    SLICE_X29Y74         LUT4 (Prop_lut4_I3_O)        0.124    22.047 r  seven_seg_display/anode_select/CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.526    26.573    CA_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    30.109 r  CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    30.109    CA[5]
    T11                                                               r  CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.660ns  (logic 8.114ns (32.903%)  route 16.546ns (67.097%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.540     5.091    recorder/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          1.583     7.192    recorder/playback_time_out[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.316 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.173     8.489    recorder/playback_time_reg[7]_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.594     9.207    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.331 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000     9.331    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.881 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.881    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.120 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/O[2]
                         net (fo=19, routed)          1.207    11.327    seven_seg_display/value_to_digit/playback_time_reg[12][0]
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.302    11.629 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.481    12.110    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.495    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[1]
                         net (fo=3, routed)           0.839    13.668    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_7
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.303    13.971 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217/O
                         net (fo=1, routed)           0.000    13.971    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.507 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           0.744    15.251    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.313    15.564 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.675    16.238    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           1.026    17.389    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.513 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           1.328    18.840    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.964 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.677    19.641    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_1
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.765 f  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.001    20.766    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.890 f  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.378    22.268    seven_seg_display/anode_select/digit[3]
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.392 r  seven_seg_display/anode_select/CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.841    26.234    CA_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    29.752 r  CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.752    CA[4]
    P15                                                               r  CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.406ns  (logic 8.370ns (34.297%)  route 16.035ns (65.703%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.540     5.091    recorder/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          1.583     7.192    recorder/playback_time_out[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.316 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.173     8.489    recorder/playback_time_reg[7]_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.594     9.207    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.331 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000     9.331    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.881 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.881    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.120 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/O[2]
                         net (fo=19, routed)          1.207    11.327    seven_seg_display/value_to_digit/playback_time_reg[12][0]
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.302    11.629 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.481    12.110    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.495    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[1]
                         net (fo=3, routed)           0.839    13.668    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_7
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.303    13.971 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217/O
                         net (fo=1, routed)           0.000    13.971    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.507 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           0.744    15.251    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.313    15.564 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.675    16.238    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           1.026    17.389    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.513 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           1.328    18.840    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.964 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.677    19.641    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_1
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.765 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.001    20.766    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.890 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.378    22.268    seven_seg_display/anode_select/digit[3]
    SLICE_X29Y74         LUT4 (Prop_lut4_I0_O)        0.152    22.420 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.330    25.751    CA_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.746    29.497 r  CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.497    CA[6]
    L18                                                               r  CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.637ns  (logic 8.102ns (34.275%)  route 15.535ns (65.725%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.540     5.091    recorder/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          1.583     7.192    recorder/playback_time_out[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.316 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.173     8.489    recorder/playback_time_reg[7]_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.594     9.207    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.331 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000     9.331    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.881 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.881    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.120 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/O[2]
                         net (fo=19, routed)          1.207    11.327    seven_seg_display/value_to_digit/playback_time_reg[12][0]
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.302    11.629 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.481    12.110    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.495    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[1]
                         net (fo=3, routed)           0.839    13.668    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_7
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.303    13.971 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217/O
                         net (fo=1, routed)           0.000    13.971    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.507 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           0.744    15.251    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.313    15.564 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.675    16.238    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           1.026    17.389    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.513 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           1.328    18.840    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.964 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.677    19.641    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_1
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.765 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.001    20.766    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.890 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.232    22.123    seven_seg_display/anode_select/digit[3]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.247 r  seven_seg_display/anode_select/CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.976    25.222    CA_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    28.728 r  CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.728    CA[2]
    K16                                                               r  CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 recorder/playback_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.441ns  (logic 8.368ns (35.696%)  route 15.074ns (64.304%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.540     5.091    recorder/CLK_IBUF_BUFG
    SLICE_X42Y80         FDRE                                         r  recorder/playback_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  recorder/playback_time_reg[12]/Q
                         net (fo=35, routed)          1.583     7.192    recorder/playback_time_out[8]
    SLICE_X37Y80         LUT3 (Prop_lut3_I1_O)        0.124     7.316 r  recorder/CA_OBUF[6]_inst_i_399/O
                         net (fo=3, routed)           1.173     8.489    recorder/playback_time_reg[7]_1
    SLICE_X40Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.613 r  recorder/CA_OBUF[6]_inst_i_280/O
                         net (fo=2, routed)           0.594     9.207    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99_0[0]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.331 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284/O
                         net (fo=1, routed)           0.000     9.331    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_284_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.881 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177/CO[3]
                         net (fo=1, routed)           0.000     9.881    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_177_n_1
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.120 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_99/O[2]
                         net (fo=19, routed)          1.207    11.327    seven_seg_display/value_to_digit/playback_time_reg[12][0]
    SLICE_X46Y79         LUT3 (Prop_lut3_I2_O)        0.302    11.629 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425/O
                         net (fo=1, routed)           0.481    12.110    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_425_n_1
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.495 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319/CO[3]
                         net (fo=1, routed)           0.000    12.495    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_319_n_1
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.829 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209/O[1]
                         net (fo=3, routed)           0.839    13.668    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_209_n_7
    SLICE_X43Y80         LUT4 (Prop_lut4_I1_O)        0.303    13.971 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217/O
                         net (fo=1, routed)           0.000    13.971    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_217_n_1
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    14.507 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118/CO[2]
                         net (fo=7, routed)           0.744    15.251    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_118_n_2
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.313    15.564 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_114/O
                         net (fo=6, routed)           0.675    16.238    seven_seg_display/value_to_digit/playback_time_reg[17]_5
    SLICE_X40Y79         LUT6 (Prop_lut6_I2_O)        0.124    16.362 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122/O
                         net (fo=3, routed)           1.026    17.389    seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_122_n_1
    SLICE_X45Y79         LUT6 (Prop_lut6_I4_O)        0.124    17.513 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_50/O
                         net (fo=8, routed)           1.328    18.840    seven_seg_display/value_to_digit/playback_time_reg[17]_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I2_O)        0.124    18.964 r  seven_seg_display/value_to_digit/CA_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.677    19.641    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2_1
    SLICE_X38Y80         LUT6 (Prop_lut6_I2_O)        0.124    19.765 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.001    20.766    seven_seg_display/anode_select/CA_OBUF[6]_inst_i_8_n_1
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124    20.890 r  seven_seg_display/anode_select/CA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.232    22.123    seven_seg_display/anode_select/digit[3]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.153    22.276 r  seven_seg_display/anode_select/CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.515    24.790    CA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.743    28.533 r  CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.533    CA[3]
    K13                                                               r  CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 playback_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.783ns  (logic 4.345ns (33.987%)  route 8.438ns (66.013%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.626     5.178    CLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  playback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  playback_reg/Q
                         net (fo=32, routed)          3.571     9.204    seven_seg_display/anode_select/led_OBUF[1]
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.152     9.356 r  seven_seg_display/anode_select/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.868    14.224    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.737    17.961 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.961    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 playback_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.711ns  (logic 4.126ns (32.461%)  route 8.585ns (67.539%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.626     5.178    CLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  playback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  playback_reg/Q
                         net (fo=32, routed)          3.913     9.547    seven_seg_display/anode_select/led_OBUF[1]
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.124     9.671 r  seven_seg_display/anode_select/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.672    14.343    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    17.889 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.889    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 playback_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.017ns  (logic 4.343ns (36.140%)  route 7.674ns (63.860%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.626     5.178    CLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  playback_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 f  playback_reg/Q
                         net (fo=32, routed)          3.443     9.076    seven_seg_display/anode_select/led_OBUF[1]
    SLICE_X30Y79         LUT3 (Prop_lut3_I1_O)        0.146     9.222 r  seven_seg_display/anode_select/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.232    13.454    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.741    17.195 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.195    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/active_freq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.164ns (46.425%)  route 0.189ns (53.575%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.564     1.477    signal_generator/CLK_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  signal_generator/active_freq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  signal_generator/active_freq_reg[5]/Q
                         net (fo=6, routed)           0.189     1.831    signal_generator/sine_generator/sine_addr2_0
    SLICE_X13Y12         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.164ns (46.117%)  route 0.192ns (53.883%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.563     1.476    signal_generator/CLK_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  signal_generator/active_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  signal_generator/active_freq_reg[4]/Q
                         net (fo=6, routed)           0.192     1.832    signal_generator/sine_generator/sine_addr2_1
    SLICE_X13Y13         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.176%)  route 0.207ns (55.824%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.564     1.477    signal_generator/CLK_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  signal_generator/active_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  signal_generator/active_freq_reg[0]/Q
                         net (fo=13, routed)          0.207     1.849    signal_generator/sine_generator/sine_addr2_5
    SLICE_X13Y12         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.128ns (34.269%)  route 0.246ns (65.731%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.563     1.476    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  signal_generator/active_freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  signal_generator/active_freq_reg[3]/Q
                         net (fo=7, routed)           0.246     1.850    signal_generator/sine_generator/sine_addr2_2
    SLICE_X13Y12         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.141ns (29.706%)  route 0.334ns (70.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.563     1.476    signal_generator/CLK_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  signal_generator/active_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  signal_generator/active_freq_reg[2]/Q
                         net (fo=9, routed)           0.334     1.951    signal_generator/sine_generator/sine_addr2_3
    SLICE_X13Y13         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.164ns (32.706%)  route 0.337ns (67.294%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.563     1.476    signal_generator/CLK_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=12, routed)          0.337     1.978    signal_generator/sine_generator/sine_addr2_4
    SLICE_X13Y12         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.897ns  (logic 0.446ns (49.744%)  route 0.451ns (50.256%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.568     1.481    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.266     1.911    signal_generator/sine_generator/sine_addr2__15_carry_0[0]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.956 r  signal_generator/sine_generator/sine_addr2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.956    signal_generator/sine_generator/sine_addr2__0_carry_i_6_n_1
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.021 r  signal_generator/sine_generator/sine_addr2__0_carry/O[1]
                         net (fo=1, routed)           0.185     2.206    signal_generator/sine_generator/sine_addr2__0[1]
    SLICE_X9Y1           LUT2 (Prop_lut2_I1_O)        0.107     2.313 r  signal_generator/sine_generator/sine_addr2__28_carry_i_3/O
                         net (fo=1, routed)           0.000     2.313    signal_generator/sine_generator/sine_addr2__28_carry_i_3_n_1
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.378 r  signal_generator/sine_generator/sine_addr2__28_carry/O[1]
                         net (fo=1, routed)           0.000     2.378    signal_generator/sine_generator/sine_addr2__28_carry_n_7
    SLICE_X9Y1           LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.533ns (54.190%)  route 0.451ns (45.810%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.568     1.481    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.266     1.911    signal_generator/sine_generator/sine_addr2__15_carry_0[0]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.956 r  signal_generator/sine_generator/sine_addr2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.956    signal_generator/sine_generator/sine_addr2__0_carry_i_6_n_1
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.021 r  signal_generator/sine_generator/sine_addr2__0_carry/O[1]
                         net (fo=1, routed)           0.185     2.206    signal_generator/sine_generator/sine_addr2__0[1]
    SLICE_X9Y1           LUT2 (Prop_lut2_I1_O)        0.107     2.313 r  signal_generator/sine_generator/sine_addr2__28_carry_i_3/O
                         net (fo=1, routed)           0.000     2.313    signal_generator/sine_generator/sine_addr2__28_carry_i_3_n_1
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.465 r  signal_generator/sine_generator/sine_addr2__28_carry/O[2]
                         net (fo=1, routed)           0.000     2.465    signal_generator/sine_generator/sine_addr2__28_carry_n_6
    SLICE_X9Y1           LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 0.553ns (55.103%)  route 0.451ns (44.897%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.568     1.481    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.266     1.911    signal_generator/sine_generator/sine_addr2__15_carry_0[0]
    SLICE_X13Y1          LUT4 (Prop_lut4_I1_O)        0.045     1.956 r  signal_generator/sine_generator/sine_addr2__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.956    signal_generator/sine_generator/sine_addr2__0_carry_i_6_n_1
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.021 r  signal_generator/sine_generator/sine_addr2__0_carry/O[1]
                         net (fo=1, routed)           0.185     2.206    signal_generator/sine_generator/sine_addr2__0[1]
    SLICE_X9Y1           LUT2 (Prop_lut2_I1_O)        0.107     2.313 r  signal_generator/sine_generator/sine_addr2__28_carry_i_3/O
                         net (fo=1, routed)           0.000     2.313    signal_generator/sine_generator/sine_addr2__28_carry_i_3_n_1
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     2.485 r  signal_generator/sine_generator/sine_addr2__28_carry/O[3]
                         net (fo=1, routed)           0.000     2.485    signal_generator/sine_generator/sine_addr2__28_carry_n_5
    SLICE_X9Y1           LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.456ns (44.665%)  route 0.565ns (55.335%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.568     1.481    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.265     1.910    signal_generator/counter/cnt_reg[20]_0[0]
    SLICE_X13Y1          LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  signal_generator/counter/sine_addr2__0_carry_i_7/O
                         net (fo=1, routed)           0.000     1.955    signal_generator/sine_generator/S[0]
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.025 r  signal_generator/sine_generator/sine_addr2__0_carry/O[0]
                         net (fo=1, routed)           0.300     2.325    signal_generator/sine_generator/sine_addr2__0[0]
    SLICE_X9Y1           LUT2 (Prop_lut2_I1_O)        0.107     2.432 r  signal_generator/sine_generator/sine_addr2__28_carry_i_4/O
                         net (fo=1, routed)           0.000     2.432    signal_generator/sine_generator/sine_addr2__28_carry_i_4_n_1
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.502 r  signal_generator/sine_generator/sine_addr2__28_carry/O[0]
                         net (fo=1, routed)           0.000     2.502    signal_generator/sine_generator/sine_addr2__28_carry_n_8
    SLICE_X9Y1           LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         17192 Endpoints
Min Delay         17192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[692][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.373ns  (logic 1.878ns (12.216%)  route 13.495ns (87.784%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         2.480    13.978    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.102 r  recorder/signal_buffer_out/buffer_array[692][7]_i_1/O
                         net (fo=8, routed)           1.271    15.373    recorder/signal_buffer_out/buffer_array[692][7]_i_1_n_1
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.522     4.894    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[692][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.373ns  (logic 1.878ns (12.216%)  route 13.495ns (87.784%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         2.480    13.978    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.102 r  recorder/signal_buffer_out/buffer_array[692][7]_i_1/O
                         net (fo=8, routed)           1.271    15.373    recorder/signal_buffer_out/buffer_array[692][7]_i_1_n_1
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.522     4.894    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[692][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.373ns  (logic 1.878ns (12.216%)  route 13.495ns (87.784%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         2.480    13.978    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.102 r  recorder/signal_buffer_out/buffer_array[692][7]_i_1/O
                         net (fo=8, routed)           1.271    15.373    recorder/signal_buffer_out/buffer_array[692][7]_i_1_n_1
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.522     4.894    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[692][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.373ns  (logic 1.878ns (12.216%)  route 13.495ns (87.784%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         2.480    13.978    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.102 r  recorder/signal_buffer_out/buffer_array[692][7]_i_1/O
                         net (fo=8, routed)           1.271    15.373    recorder/signal_buffer_out/buffer_array[692][7]_i_1_n_1
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.522     4.894    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X61Y1          FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[692][4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[672][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.301ns  (logic 1.878ns (12.273%)  route 13.423ns (87.727%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         3.059    14.556    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.680 r  recorder/signal_buffer_out/buffer_array[672][7]_i_1/O
                         net (fo=8, routed)           0.620    15.301    recorder/signal_buffer_out/buffer_array[672][7]_i_1_n_1
    SLICE_X44Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.443     4.815    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[672][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.301ns  (logic 1.878ns (12.273%)  route 13.423ns (87.727%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         3.059    14.556    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.680 r  recorder/signal_buffer_out/buffer_array[672][7]_i_1/O
                         net (fo=8, routed)           0.620    15.301    recorder/signal_buffer_out/buffer_array[672][7]_i_1_n_1
    SLICE_X44Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.443     4.815    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[672][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.301ns  (logic 1.878ns (12.273%)  route 13.423ns (87.727%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         3.059    14.556    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.680 r  recorder/signal_buffer_out/buffer_array[672][7]_i_1/O
                         net (fo=8, routed)           0.620    15.301    recorder/signal_buffer_out/buffer_array[672][7]_i_1_n_1
    SLICE_X44Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.443     4.815    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[672][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.283ns  (logic 1.878ns (12.287%)  route 13.405ns (87.713%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         3.059    14.556    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.124    14.680 r  recorder/signal_buffer_out/buffer_array[672][7]_i_1/O
                         net (fo=8, routed)           0.602    15.283    recorder/signal_buffer_out/buffer_array[672][7]_i_1_n_1
    SLICE_X45Y15         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.445     4.817    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[672][6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[312][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.246ns  (logic 1.908ns (12.514%)  route 13.338ns (87.486%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         2.527    14.024    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.154    14.178 r  recorder/signal_buffer_out/buffer_array[312][7]_i_1/O
                         net (fo=8, routed)           1.067    15.246    recorder/signal_buffer_out/buffer_array[312][7]_i_1_n_1
    SLICE_X62Y10         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[312][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.520     4.892    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[312][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            recorder/signal_buffer_out/buffer_array_reg[312][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.246ns  (logic 1.908ns (12.514%)  route 13.338ns (87.486%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  CPU_RESETN_IBUF_inst/O
                         net (fo=117, routed)         3.638     5.144    recorder/signal_buffer_out/SD_RESET_OBUF
    SLICE_X33Y80         LUT2 (Prop_lut2_I0_O)        0.124     5.268 r  recorder/signal_buffer_out/buffer_array[1023][7]_i_5/O
                         net (fo=75, routed)          6.106    11.374    recorder/signal_buffer_out/b_out_rst1
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.124    11.498 r  recorder/signal_buffer_out/buffer_array[740][7]_i_3/O
                         net (fo=128, routed)         2.527    14.024    recorder/signal_buffer_out/buffer_array[740][7]_i_3_n_1
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.154    14.178 r  recorder/signal_buffer_out/buffer_array[312][7]_i_1/O
                         net (fo=8, routed)           1.067    15.246    recorder/signal_buffer_out/buffer_array[312][7]_i_1_n_1
    SLICE_X62Y10         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[312][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       1.520     4.892    recorder/signal_buffer_out/CLK_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  recorder/signal_buffer_out/buffer_array_reg[312][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            button_sync/BTNU_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.247ns (45.185%)  route 0.300ns (54.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BTNU_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.547    button_sync/BTNU_IBUF
    SLICE_X0Y41          FDCE                                         r  button_sync/BTNU_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.867     2.025    button_sync/CLK_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  button_sync/BTNU_ff1_reg/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.269ns (48.817%)  route 0.282ns (51.183%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X9Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.163     0.321    signal_generator/sine_generator/sine_signal[2]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  signal_generator/sine_generator/combined_signal[3]_i_3/O
                         net (fo=1, routed)           0.000     0.366    signal_generator/sine_generator/combined_signal[3]_i_3_n_1
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.432 r  signal_generator/sine_generator/combined_signal_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.119     0.551    signal_generator/in3[2]
    SLICE_X8Y16          FDRE                                         r  signal_generator/combined_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.831     1.989    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  signal_generator/combined_signal_reg[2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            button_sync/BTNR_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.232ns (39.644%)  route 0.354ns (60.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.354     0.586    button_sync/BTNR_IBUF
    SLICE_X0Y28          FDCE                                         r  button_sync/BTNR_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.856     2.014    button_sync/CLK_IBUF_BUFG
    SLICE_X0Y28          FDCE                                         r  button_sync/BTNR_ff1_reg/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.302ns (47.252%)  route 0.337ns (52.748%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X9Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.163     0.321    signal_generator/sine_generator/sine_signal[2]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  signal_generator/sine_generator/combined_signal[3]_i_3/O
                         net (fo=1, routed)           0.000     0.366    signal_generator/sine_generator/combined_signal[3]_i_3_n_1
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.465 r  signal_generator/sine_generator/combined_signal_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.174     0.639    signal_generator/in3[3]
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.831     1.989    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  signal_generator/combined_signal_reg[3]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.383ns (57.591%)  route 0.282ns (42.409%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X9Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.163     0.321    signal_generator/sine_generator/sine_signal[2]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  signal_generator/sine_generator/combined_signal[3]_i_3/O
                         net (fo=1, routed)           0.000     0.366    signal_generator/sine_generator/combined_signal[3]_i_3_n_1
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.481 r  signal_generator/sine_generator/combined_signal_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.481    signal_generator/sine_generator/combined_signal_reg[3]_i_1_n_1
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.546 r  signal_generator/sine_generator/combined_signal_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.119     0.665    signal_generator/in3[6]
    SLICE_X8Y17          FDRE                                         r  signal_generator/combined_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.830     1.988    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  signal_generator/combined_signal_reg[6]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.288ns (42.211%)  route 0.394ns (57.789%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[1]/G
    SLICE_X8Y15          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[1]/Q
                         net (fo=1, routed)           0.275     0.453    signal_generator/sine_generator/sine_signal[1]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.498 r  signal_generator/sine_generator/combined_signal[3]_i_4/O
                         net (fo=1, routed)           0.000     0.498    signal_generator/sine_generator/combined_signal[3]_i_4_n_1
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.563 r  signal_generator/sine_generator/combined_signal_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.119     0.682    signal_generator/in3[1]
    SLICE_X11Y15         FDRE                                         r  signal_generator/combined_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.832     1.990    signal_generator/CLK_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  signal_generator/combined_signal_reg[1]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.282ns (40.049%)  route 0.422ns (59.951%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X9Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.249     0.407    signal_generator/sine_generator/sine_signal[8]
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.531 r  signal_generator/sine_generator/combined_signal_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.173     0.704    signal_generator/in3[9]
    SLICE_X8Y18          FDRE                                         r  signal_generator/combined_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.829     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  signal_generator/combined_signal_reg[9]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.372ns (52.313%)  route 0.339ns (47.687%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X9Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.163     0.321    signal_generator/sine_generator/sine_signal[2]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  signal_generator/sine_generator/combined_signal[3]_i_3/O
                         net (fo=1, routed)           0.000     0.366    signal_generator/sine_generator/combined_signal[3]_i_3_n_1
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.481 r  signal_generator/sine_generator/combined_signal_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.481    signal_generator/sine_generator/combined_signal_reg[3]_i_1_n_1
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.535 r  signal_generator/sine_generator/combined_signal_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.176     0.711    signal_generator/in3[4]
    SLICE_X8Y16          FDRE                                         r  signal_generator/combined_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.831     1.989    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  signal_generator/combined_signal_reg[4]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.273ns (37.969%)  route 0.446ns (62.031%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X9Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.268     0.426    signal_generator/sine_generator/sine_signal[8]
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.471 r  signal_generator/sine_generator/combined_signal[11]_i_6/O
                         net (fo=1, routed)           0.000     0.471    signal_generator/sine_generator/combined_signal[11]_i_6_n_1
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.541 r  signal_generator/sine_generator/combined_signal_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.178     0.719    signal_generator/in3[8]
    SLICE_X8Y17          FDRE                                         r  signal_generator/combined_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.830     1.988    signal_generator/CLK_IBUF_BUFG
    SLICE_X8Y17          FDRE                                         r  signal_generator/combined_signal_reg[8]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.315ns (41.352%)  route 0.447ns (58.648%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X9Y17          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.249     0.407    signal_generator/sine_generator/sine_signal[8]
    SLICE_X11Y19         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.564 r  signal_generator/sine_generator/combined_signal_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.198     0.762    signal_generator/in3[10]
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16975, routed)       0.829     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  signal_generator/combined_signal_reg[10]/C





