library verilog;
use verilog.vl_types.all;
entity MUXK is
    port(
        a               : in     vl_logic_vector(2 downto 0);
        s               : in     vl_logic_vector(1 downto 0);
        y               : out    vl_logic
    );
end MUXK;
