module testfsm (
	input CLOCK50,
	input [3:0] KEY,
	input [17:0] SW,

	output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6
);

	wire [8:0] write_to_ram_out;
	
	fsm f0 (
		.clk(CLOCK50),
		.resetn(KEY[0]),
		.column_in(SW[7:0]),
		.go(KEY[1]),
		.draw_done(KEY[2]),
		.write_to_ram(write_to_ram_out)
	);
	
	hex_decoder h0 (
		.hex_digit(write_to_ram_out[3:0]),
		.segments(HEX0)
	);

	hex_decoder h1 (
		.hex_digit(write_to_ram_out[7:4]),
		.segments(HEX1)
	);

	hex_decoder h2 (
		.hex_digit({3'd0, write_to_ram_out[8]}),
		.segments(HEX2)
	);

endmodule
