

================================================================
== Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8'
================================================================
* Date:           Mon May  5 03:27:08 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4690|     4690|  23.450 us|  23.450 us|  4690|  4690|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_7_VITIS_LOOP_38_8  |     4688|     4688|        29|          1|          1|  4661|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      197|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      914|     1396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      980|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|     1894|     1761|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dsub_64ns_64ns_64_5_full_dsp_1_U15  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U16  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   6|  914| 1396|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_183_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln39_1_fu_247_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln39_2_fu_291_p2              |         +|   0|  0|  17|          13|          13|
    |add_ln39_3_fu_301_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln39_4_fu_307_p2              |         +|   0|  0|  17|          13|          13|
    |add_ln39_5_fu_323_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln39_fu_313_p2                |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next4216_fu_209_p2     |         +|   0|  0|  13|           6|           1|
    |indvars_iv_next42_mid1_fu_253_p2  |         +|   0|  0|  13|           6|           2|
    |icmp_ln36_fu_177_p2               |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln38_fu_195_p2               |      icmp|   0|  0|  10|           7|           7|
    |select_ln36_1_fu_215_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln36_2_fu_259_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln36_fu_201_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 197|         121|         105|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_64                                 |   9|          2|    6|         12|
    |indvar_flatten13_fu_68                  |   9|          2|   13|         26|
    |j_fu_60                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln39_3_reg_405                 |  13|   0|   13|          0|
    |add_ln39_4_reg_410                 |  13|   0|   13|          0|
    |add_ln39_5_reg_415                 |  13|   0|   13|          0|
    |add_reg_487                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ex_load_1_reg_441                  |  64|   0|   64|          0|
    |ex_load_reg_436                    |  64|   0|   64|          0|
    |ey_load_1_reg_492                  |  64|   0|   64|          0|
    |ey_load_reg_466                    |  64|   0|   64|          0|
    |hz_addr_reg_481                    |  13|   0|   13|          0|
    |hz_load_reg_507                    |  64|   0|   64|          0|
    |i_fu_64                            |   6|   0|    6|          0|
    |indvar_flatten13_fu_68             |  13|   0|   13|          0|
    |j_fu_60                            |   7|   0|    7|          0|
    |mul2_reg_512                       |  64|   0|   64|          0|
    |sub4_reg_461                       |  64|   0|   64|          0|
    |sub5_reg_502                       |  64|   0|   64|          0|
    |sub6_reg_522                       |  64|   0|   64|          0|
    |zext_ln39_5_reg_420                |  13|   0|   64|         51|
    |add_ln39_4_reg_410                 |  64|  32|   13|          0|
    |hz_addr_reg_481                    |  64|  32|   13|          0|
    |zext_ln39_5_reg_420                |  64|  32|   64|         51|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 980|  96|  929|        102|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_opcode  |  out|    2|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_opcode  |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ex_address0          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce0               |  out|    1|   ap_memory|                                                ex|         array|
|ex_q0                |   in|   64|   ap_memory|                                                ex|         array|
|ex_address1          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce1               |  out|    1|   ap_memory|                                                ex|         array|
|ex_q1                |   in|   64|   ap_memory|                                                ex|         array|
|ey_address0          |  out|   13|   ap_memory|                                                ey|         array|
|ey_ce0               |  out|    1|   ap_memory|                                                ey|         array|
|ey_q0                |   in|   64|   ap_memory|                                                ey|         array|
|ey_address1          |  out|   13|   ap_memory|                                                ey|         array|
|ey_ce1               |  out|    1|   ap_memory|                                                ey|         array|
|ey_q1                |   in|   64|   ap_memory|                                                ey|         array|
|hz_address0          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce0               |  out|    1|   ap_memory|                                                hz|         array|
|hz_we0               |  out|    1|   ap_memory|                                                hz|         array|
|hz_d0                |  out|   64|   ap_memory|                                                hz|         array|
|hz_address1          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce1               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q1                |   in|   64|   ap_memory|                                                hz|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.49>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hz, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ey, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ex, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten13"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc105"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i13 %indvar_flatten13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 42 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.64ns)   --->   "%icmp_ln36 = icmp_eq  i13 %indvar_flatten13_load, i13 4661" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 44 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.75ns)   --->   "%add_ln36 = add i13 %indvar_flatten13_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 45 'add' 'add_ln36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc108, void %for.inc111.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 46 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 47 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i6 %i"   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln38 = icmp_eq  i7 %j_load, i7 79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 49 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.30ns)   --->   "%select_ln36 = select i1 %icmp_ln38, i7 0, i7 %j_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 50 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%indvars_iv_next4216 = add i6 %i_load, i6 1"   --->   Operation 51 'add' 'indvars_iv_next4216' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln36_1 = select i1 %icmp_ln38, i6 %indvars_iv_next4216, i6 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 52 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln36_1, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 53 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i12 %tmp_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 54 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln36_1, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 55 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i10 %tmp_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 56 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.74ns)   --->   "%add_ln39_1 = add i13 %zext_ln39, i13 %zext_ln39_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 57 'add' 'add_ln39_1' <Predicate = (!icmp_ln36)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%indvars_iv_next42_mid1 = add i6 %i_load, i6 2"   --->   Operation 58 'add' 'indvars_iv_next42_mid1' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.29ns)   --->   "%select_ln36_2 = select i1 %icmp_ln38, i6 %indvars_iv_next42_mid1, i6 %indvars_iv_next4216" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36]   --->   Operation 59 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln36_2, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 60 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i12 %tmp_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 61 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln36_2, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 62 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i10 %tmp_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 63 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_2 = add i13 %zext_ln39_2, i13 %zext_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 64 'add' 'add_ln39_2' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i7 %select_ln36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 65 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.75ns)   --->   "%add_ln39_3 = add i13 %add_ln39_1, i13 %zext_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 66 'add' 'add_ln39_3' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln39_4 = add i13 %add_ln39_2, i13 %zext_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 67 'add' 'add_ln39_4' <Predicate = (!icmp_ln36)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln39 = add i7 %select_ln36, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 68 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln39_7 = zext i7 %add_ln39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 69 'zext' 'zext_ln39_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.75ns)   --->   "%add_ln39_5 = add i13 %add_ln39_1, i13 %zext_ln39_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 70 'add' 'add_ln39_5' <Predicate = (!icmp_ln36)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln38 = store i13 %add_ln36, i13 %indvar_flatten13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 71 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln38 = store i6 %select_ln36_1, i6 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 72 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln38 = store i7 %add_ln39, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 73 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i13 %add_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 74 'zext' 'zext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ex_addr = getelementptr i64 %ex, i64 0, i64 %zext_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 75 'getelementptr' 'ex_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln39_8 = zext i13 %add_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 76 'zext' 'zext_ln39_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%ex_addr_1 = getelementptr i64 %ex, i64 0, i64 %zext_ln39_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 77 'getelementptr' 'ex_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.98ns)   --->   "%ex_load = load i13 %ex_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 78 'load' 'ex_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_2 : Operation 79 [2/2] (2.98ns)   --->   "%ex_load_1 = load i13 %ex_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 79 'load' 'ex_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 80 [1/2] (2.98ns)   --->   "%ex_load = load i13 %ex_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 80 'load' 'ex_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_3 : Operation 81 [1/2] (2.98ns)   --->   "%ex_load_1 = load i13 %ex_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 81 'load' 'ex_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i64 %ex_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 82 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i64 %ex_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 83 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [5/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 84 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 85 [4/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 85 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 86 [3/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 86 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln39_6 = zext i13 %add_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 87 'zext' 'zext_ln39_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ey_addr = getelementptr i64 %ey, i64 0, i64 %zext_ln39_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 88 'getelementptr' 'ey_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 89 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [2/2] (2.98ns)   --->   "%ey_load = load i13 %ey_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 90 'load' 'ey_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 91 [1/5] (2.89ns)   --->   "%sub4 = dsub i64 %bitcast_ln39_1, i64 %bitcast_ln39_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 91 'dsub' 'sub4' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/2] (2.98ns)   --->   "%ey_load = load i13 %ey_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 92 'load' 'ey_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i64 %ey_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 93 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [5/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 94 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 95 [4/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 95 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 96 [3/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 96 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.98>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%ey_addr_1 = getelementptr i64 %ey, i64 0, i64 %zext_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 97 'getelementptr' 'ey_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr i64 %hz, i64 0, i64 %zext_ln39_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 98 'getelementptr' 'hz_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [2/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 99 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [2/2] (2.98ns)   --->   "%ey_load_1 = load i13 %ey_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 100 'load' 'ey_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 13 <SV = 12> <Delay = 2.98>
ST_13 : Operation 101 [1/5] (2.89ns)   --->   "%add = dadd i64 %sub4, i64 %bitcast_ln39_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 101 'dadd' 'add' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/2] (2.98ns)   --->   "%ey_load_1 = load i13 %ey_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 102 'load' 'ey_load_1' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>

State 14 <SV = 13> <Delay = 2.89>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i64 %ey_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 103 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [5/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 104 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 105 [4/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 105 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 106 [3/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 106 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 107 [2/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 107 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 108 [1/5] (2.89ns)   --->   "%sub5 = dsub i64 %add, i64 %bitcast_ln39_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 108 'dsub' 'sub5' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 109 [5/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 109 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 110 [4/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 110 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.33>
ST_21 : Operation 111 [3/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 111 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.33>
ST_22 : Operation 112 [2/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 112 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_22 : Operation 113 [2/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 113 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.33>
ST_23 : Operation 114 [1/2] (2.98ns)   --->   "%hz_load = load i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 114 'load' 'hz_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_23 : Operation 115 [1/5] (3.33ns)   --->   "%mul2 = dmul i64 %sub5, i64 0.7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 115 'dmul' 'mul2' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %hz_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 116 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 117 [5/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 117 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.89>
ST_25 : Operation 118 [4/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 118 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.89>
ST_26 : Operation 119 [3/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 119 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.89>
ST_27 : Operation 120 [2/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 120 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.89>
ST_28 : Operation 121 [1/5] (2.89ns)   --->   "%sub6 = dsub i64 %bitcast_ln39, i64 %mul2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 121 'dsub' 'sub6' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.98>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_36_7_VITIS_LOOP_38_8_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4661, i64 4661, i64 4661"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:6]   --->   Operation 125 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i64 %sub6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 126 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (2.98ns)   --->   "%store_ln39 = store i64 %bitcast_ln39_5, i13 %hz_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39]   --->   Operation 127 'store' 'store_ln39' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_29 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc105" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:38]   --->   Operation 128 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ hz]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 010000000000000000000000000000]
i                      (alloca           ) [ 010000000000000000000000000000]
indvar_flatten13       (alloca           ) [ 010000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000000000]
br_ln0                 (br               ) [ 000000000000000000000000000000]
indvar_flatten13_load  (load             ) [ 000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000]
icmp_ln36              (icmp             ) [ 011111111111111111111111111110]
add_ln36               (add              ) [ 000000000000000000000000000000]
br_ln36                (br               ) [ 000000000000000000000000000000]
j_load                 (load             ) [ 000000000000000000000000000000]
i_load                 (load             ) [ 000000000000000000000000000000]
icmp_ln38              (icmp             ) [ 000000000000000000000000000000]
select_ln36            (select           ) [ 000000000000000000000000000000]
indvars_iv_next4216    (add              ) [ 000000000000000000000000000000]
select_ln36_1          (select           ) [ 000000000000000000000000000000]
tmp_6                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln39              (zext             ) [ 000000000000000000000000000000]
tmp_7                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln39_1            (zext             ) [ 000000000000000000000000000000]
add_ln39_1             (add              ) [ 000000000000000000000000000000]
indvars_iv_next42_mid1 (add              ) [ 000000000000000000000000000000]
select_ln36_2          (select           ) [ 000000000000000000000000000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln39_2            (zext             ) [ 000000000000000000000000000000]
tmp_9                  (bitconcatenate   ) [ 000000000000000000000000000000]
zext_ln39_3            (zext             ) [ 000000000000000000000000000000]
add_ln39_2             (add              ) [ 000000000000000000000000000000]
zext_ln39_4            (zext             ) [ 000000000000000000000000000000]
add_ln39_3             (add              ) [ 011000000000000000000000000000]
add_ln39_4             (add              ) [ 011111110000000000000000000000]
add_ln39               (add              ) [ 000000000000000000000000000000]
zext_ln39_7            (zext             ) [ 000000000000000000000000000000]
add_ln39_5             (add              ) [ 011000000000000000000000000000]
store_ln38             (store            ) [ 000000000000000000000000000000]
store_ln38             (store            ) [ 000000000000000000000000000000]
store_ln38             (store            ) [ 000000000000000000000000000000]
zext_ln39_5            (zext             ) [ 010111111111100000000000000000]
ex_addr                (getelementptr    ) [ 010100000000000000000000000000]
zext_ln39_8            (zext             ) [ 000000000000000000000000000000]
ex_addr_1              (getelementptr    ) [ 010100000000000000000000000000]
ex_load                (load             ) [ 010010000000000000000000000000]
ex_load_1              (load             ) [ 010010000000000000000000000000]
bitcast_ln39_1         (bitcast          ) [ 010001111000000000000000000000]
bitcast_ln39_2         (bitcast          ) [ 010001111000000000000000000000]
zext_ln39_6            (zext             ) [ 000000000000000000000000000000]
ey_addr                (getelementptr    ) [ 010000001000000000000000000000]
sub4                   (dsub             ) [ 010000000111110000000000000000]
ey_load                (load             ) [ 010000000100000000000000000000]
bitcast_ln39_3         (bitcast          ) [ 010000000011110000000000000000]
ey_addr_1              (getelementptr    ) [ 010000000000010000000000000000]
hz_addr                (getelementptr    ) [ 010000000000011111111111111111]
add                    (dadd             ) [ 010000000000001111100000000000]
ey_load_1              (load             ) [ 010000000000001000000000000000]
bitcast_ln39_4         (bitcast          ) [ 010000000000000111100000000000]
sub5                   (dsub             ) [ 010000000000000000011111000000]
hz_load                (load             ) [ 010000000000000000000000100000]
mul2                   (dmul             ) [ 010000000000000000000000111110]
bitcast_ln39           (bitcast          ) [ 010000000000000000000000011110]
sub6                   (dsub             ) [ 010000000000000000000000000001]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000000000000000000000]
specloopname_ln6       (specloopname     ) [ 000000000000000000000000000000]
bitcast_ln39_5         (bitcast          ) [ 000000000000000000000000000000]
store_ln39             (store            ) [ 000000000000000000000000000000]
br_ln38                (br               ) [ 000000000000000000000000000000]
ret_ln0                (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ex">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ex"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hz">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hz"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_36_7_VITIS_LOOP_38_8_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten13_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="ex_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="13" slack="0"/>
<pin id="76" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ex_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="ex_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="13" slack="0"/>
<pin id="83" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ex_addr_1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="13" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="1"/>
<pin id="94" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ex_load/2 ex_load_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="ey_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="13" slack="0"/>
<pin id="101" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ey_addr/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="13" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="1"/>
<pin id="112" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ey_load/7 ey_load_1/12 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ey_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="13" slack="10"/>
<pin id="118" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ey_addr_1/12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="hz_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="13" slack="10"/>
<pin id="125" dir="1" index="3" bw="13" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hz_addr/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="17"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="10"/>
<pin id="134" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="137" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hz_load/22 store_ln39/29 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub4/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub5/14 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="1"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub6/24 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul2/19 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="13" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="indvar_flatten13_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln36_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="0"/>
<pin id="179" dir="0" index="1" bw="13" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="27"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln36_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="j_load_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln38_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln36_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvars_iv_next4216_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next4216/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln36_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_6_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln39_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_7_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln39_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln39_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvars_iv_next42_mid1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next42_mid1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="select_ln36_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="6" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln39_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="6" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln39_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln39_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="10" slack="0"/>
<pin id="294" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln39_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln39_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_3/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln39_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="1" index="2" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_4/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln39_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln39_7_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_7/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln39_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_5/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln38_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="13" slack="0"/>
<pin id="331" dir="0" index="1" bw="13" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln38_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="6" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln38_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln39_5_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln39_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_8/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="bitcast_ln39_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="bitcast_ln39_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_2/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln39_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="6"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_6/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="bitcast_ln39_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_3/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bitcast_ln39_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_4/14 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bitcast_ln39_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/24 "/>
</bind>
</comp>

<comp id="376" class="1004" name="bitcast_ln39_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_5/29 "/>
</bind>
</comp>

<comp id="380" class="1005" name="j_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="387" class="1005" name="i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="394" class="1005" name="indvar_flatten13_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="13" slack="0"/>
<pin id="396" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln36_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="27"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln39_3_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="1"/>
<pin id="407" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_ln39_4_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="6"/>
<pin id="412" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="add_ln39_4 "/>
</bind>
</comp>

<comp id="415" class="1005" name="add_ln39_5_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="1"/>
<pin id="417" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39_5 "/>
</bind>
</comp>

<comp id="420" class="1005" name="zext_ln39_5_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="10"/>
<pin id="422" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln39_5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="ex_addr_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="1"/>
<pin id="428" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ex_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="ex_addr_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="13" slack="1"/>
<pin id="433" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ex_addr_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="ex_load_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ex_load "/>
</bind>
</comp>

<comp id="441" class="1005" name="ex_load_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ex_load_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="bitcast_ln39_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="bitcast_ln39_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="ey_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="13" slack="1"/>
<pin id="458" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ey_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="sub4_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub4 "/>
</bind>
</comp>

<comp id="466" class="1005" name="ey_load_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ey_load "/>
</bind>
</comp>

<comp id="471" class="1005" name="bitcast_ln39_3_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="ey_addr_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="1"/>
<pin id="478" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ey_addr_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="hz_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="10"/>
<pin id="483" dir="1" index="1" bw="13" slack="10"/>
</pin_list>
<bind>
<opset="hz_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="add_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="492" class="1005" name="ey_load_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="1"/>
<pin id="494" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ey_load_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="bitcast_ln39_4_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39_4 "/>
</bind>
</comp>

<comp id="502" class="1005" name="sub5_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub5 "/>
</bind>
</comp>

<comp id="507" class="1005" name="hz_load_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="1"/>
<pin id="509" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hz_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="mul2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="bitcast_ln39_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="1"/>
<pin id="519" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln39 "/>
</bind>
</comp>

<comp id="522" class="1005" name="sub6_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="1"/>
<pin id="524" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="46" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="79" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="72" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="114" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="174" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="189" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="192" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="195" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="192" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="215" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="215" pin="3"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="231" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="192" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="195" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="209" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="259" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="259" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="275" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="201" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="247" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="291" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="297" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="201" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="247" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="183" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="215" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="313" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="383"><net_src comp="60" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="390"><net_src comp="64" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="397"><net_src comp="68" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="400"><net_src comp="394" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="404"><net_src comp="177" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="301" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="413"><net_src comp="307" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="418"><net_src comp="323" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="423"><net_src comp="344" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="429"><net_src comp="72" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="434"><net_src comp="79" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="439"><net_src comp="86" pin="7"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="444"><net_src comp="86" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="449"><net_src comp="352" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="454"><net_src comp="356" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="459"><net_src comp="97" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="464"><net_src comp="138" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="469"><net_src comp="104" pin="7"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="474"><net_src comp="364" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="479"><net_src comp="114" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="484"><net_src comp="121" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="490"><net_src comp="142" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="495"><net_src comp="104" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="500"><net_src comp="368" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="505"><net_src comp="146" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="510"><net_src comp="129" pin="7"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="515"><net_src comp="154" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="520"><net_src comp="372" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="525"><net_src comp="150" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="376" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ex | {}
	Port: ey | {}
	Port: hz | {29 }
 - Input state : 
	Port: fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8 : ex | {2 3 }
	Port: fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8 : ey | {7 8 12 13 }
	Port: fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8 : hz | {22 23 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten13_load : 1
		icmp_ln36 : 2
		add_ln36 : 2
		br_ln36 : 3
		j_load : 1
		i_load : 1
		icmp_ln38 : 2
		select_ln36 : 3
		indvars_iv_next4216 : 2
		select_ln36_1 : 3
		tmp_6 : 4
		zext_ln39 : 5
		tmp_7 : 4
		zext_ln39_1 : 5
		add_ln39_1 : 6
		indvars_iv_next42_mid1 : 2
		select_ln36_2 : 3
		tmp_8 : 4
		zext_ln39_2 : 5
		tmp_9 : 4
		zext_ln39_3 : 5
		add_ln39_2 : 6
		zext_ln39_4 : 4
		add_ln39_3 : 7
		add_ln39_4 : 7
		add_ln39 : 4
		zext_ln39_7 : 5
		add_ln39_5 : 7
		store_ln38 : 3
		store_ln38 : 4
		store_ln38 : 5
	State 2
		ex_addr : 1
		ex_addr_1 : 1
		ex_load : 2
		ex_load_1 : 2
	State 3
	State 4
		sub4 : 1
	State 5
	State 6
	State 7
		ey_addr : 1
		ey_load : 2
	State 8
	State 9
		add : 1
	State 10
	State 11
	State 12
		ey_load_1 : 1
	State 13
	State 14
		sub5 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		sub6 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_138          |    3    |   457   |   698   |
|   dadd   |           grp_fu_142          |    3    |   457   |   698   |
|          |           grp_fu_146          |    3    |   457   |   698   |
|          |           grp_fu_150          |    3    |   457   |   698   |
|----------|-------------------------------|---------|---------|---------|
|   dmul   |           grp_fu_154          |    8    |   312   |   109   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln36_fu_183        |    0    |    0    |    20   |
|          |   indvars_iv_next4216_fu_209  |    0    |    0    |    13   |
|          |       add_ln39_1_fu_247       |    0    |    0    |    19   |
|          | indvars_iv_next42_mid1_fu_253 |    0    |    0    |    13   |
|    add   |       add_ln39_2_fu_291       |    0    |    0    |    17   |
|          |       add_ln39_3_fu_301       |    0    |    0    |    20   |
|          |       add_ln39_4_fu_307       |    0    |    0    |    17   |
|          |        add_ln39_fu_313        |    0    |    0    |    14   |
|          |       add_ln39_5_fu_323       |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln36_fu_177       |    0    |    0    |    12   |
|          |        icmp_ln38_fu_195       |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln36_fu_201      |    0    |    0    |    7    |
|  select  |      select_ln36_1_fu_215     |    0    |    0    |    6    |
|          |      select_ln36_2_fu_259     |    0    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_6_fu_223         |    0    |    0    |    0    |
|bitconcatenate|          tmp_7_fu_235         |    0    |    0    |    0    |
|          |          tmp_8_fu_267         |    0    |    0    |    0    |
|          |          tmp_9_fu_279         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln39_fu_231       |    0    |    0    |    0    |
|          |       zext_ln39_1_fu_243      |    0    |    0    |    0    |
|          |       zext_ln39_2_fu_275      |    0    |    0    |    0    |
|          |       zext_ln39_3_fu_287      |    0    |    0    |    0    |
|   zext   |       zext_ln39_4_fu_297      |    0    |    0    |    0    |
|          |       zext_ln39_7_fu_319      |    0    |    0    |    0    |
|          |       zext_ln39_5_fu_344      |    0    |    0    |    0    |
|          |       zext_ln39_8_fu_348      |    0    |    0    |    0    |
|          |       zext_ln39_6_fu_360      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    20   |   2140  |   3095  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln39_3_reg_405   |   13   |
|   add_ln39_4_reg_410   |   13   |
|   add_ln39_5_reg_415   |   13   |
|       add_reg_487      |   64   |
| bitcast_ln39_1_reg_446 |   64   |
| bitcast_ln39_2_reg_451 |   64   |
| bitcast_ln39_3_reg_471 |   64   |
| bitcast_ln39_4_reg_497 |   64   |
|  bitcast_ln39_reg_517  |   64   |
|    ex_addr_1_reg_431   |   13   |
|     ex_addr_reg_426    |   13   |
|    ex_load_1_reg_441   |   64   |
|     ex_load_reg_436    |   64   |
|    ey_addr_1_reg_476   |   13   |
|     ey_addr_reg_456    |   13   |
|    ey_load_1_reg_492   |   64   |
|     ey_load_reg_466    |   64   |
|     hz_addr_reg_481    |   13   |
|     hz_load_reg_507    |   64   |
|        i_reg_387       |    6   |
|    icmp_ln36_reg_401   |    1   |
|indvar_flatten13_reg_394|   13   |
|        j_reg_380       |    7   |
|      mul2_reg_512      |   64   |
|      sub4_reg_461      |   64   |
|      sub5_reg_502      |   64   |
|      sub6_reg_522      |   64   |
|   zext_ln39_5_reg_420  |   64   |
+------------------------+--------+
|          Total         |  1155  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_86 |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_138    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_138    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_142    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_146    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_150    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   692  ||  3.483  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |  2140  |  3095  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   81   |
|  Register |    -   |    -   |  1155  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    3   |  3295  |  3176  |
+-----------+--------+--------+--------+--------+
