{
  "Top": "LLSSineReconstruction",
  "RtlTop": "LLSSineReconstruction",
  "RtlPrefix": "",
  "RtlSubPrefix": "LLSSineReconstruction_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "buffer_in_0": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_0_address0",
          "name": "buffer_in_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_0_ce0",
          "name": "buffer_in_0_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_0_q0",
          "name": "buffer_in_0_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_1": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_1_address0",
          "name": "buffer_in_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_1_ce0",
          "name": "buffer_in_1_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_1_q0",
          "name": "buffer_in_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_2": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_2_address0",
          "name": "buffer_in_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_2_ce0",
          "name": "buffer_in_2_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_2_q0",
          "name": "buffer_in_2_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_3": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_3_address0",
          "name": "buffer_in_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_3_ce0",
          "name": "buffer_in_3_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_3_q0",
          "name": "buffer_in_3_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_4": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_4_address0",
          "name": "buffer_in_4_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_4_ce0",
          "name": "buffer_in_4_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_4_q0",
          "name": "buffer_in_4_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_5": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_5_address0",
          "name": "buffer_in_5_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_5_ce0",
          "name": "buffer_in_5_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_5_q0",
          "name": "buffer_in_5_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_6": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_6_address0",
          "name": "buffer_in_6_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_6_ce0",
          "name": "buffer_in_6_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_6_q0",
          "name": "buffer_in_6_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_7": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_7_address0",
          "name": "buffer_in_7_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_7_ce0",
          "name": "buffer_in_7_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_7_q0",
          "name": "buffer_in_7_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_8": {
      "index": "8",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_8_address0",
          "name": "buffer_in_8_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_8_ce0",
          "name": "buffer_in_8_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_8_q0",
          "name": "buffer_in_8_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_9": {
      "index": "9",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_9_address0",
          "name": "buffer_in_9_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_9_ce0",
          "name": "buffer_in_9_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_9_q0",
          "name": "buffer_in_9_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_10": {
      "index": "10",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_10_address0",
          "name": "buffer_in_10_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_10_ce0",
          "name": "buffer_in_10_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_10_q0",
          "name": "buffer_in_10_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_in_11": {
      "index": "11",
      "direction": "in",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_in_11_address0",
          "name": "buffer_in_11_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_in_11_ce0",
          "name": "buffer_in_11_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "buffer_in_11_q0",
          "name": "buffer_in_11_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "buffer_out": {
      "index": "12",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "buffer_out_address0",
          "name": "buffer_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_out_ce0",
          "name": "buffer_out_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "buffer_out_we0",
          "name": "buffer_out_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "buffer_out_d0",
          "name": "buffer_out_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "buffer_out_q0",
          "name": "buffer_out_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=LLSSineReconstructor",
      "config_export -format=ip_catalog",
      "config_export -library=PL-Mag-Sensor",
      "config_export -output=\/home\/ffn\/Workspace\/Projects\/PL-Mag-Sensor\/ip\/LLSSineReconstruction.zip",
      "config_export -rtl=vhdl",
      "config_export -vendor=DIII"
    ],
    "DirectiveTcl": ["set_directive_top LLSSineReconstruction -name LLSSineReconstruction"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "LLSSineReconstruction"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "34"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "DIII",
    "Library": "PL-Mag-Sensor",
    "Name": "LLSSineReconstruction",
    "Version": "1.0",
    "DisplayName": "LLSSineReconstructor",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "DIII_PL-Mag-Sensor_LLSSineReconstruction_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/LLS_SineReconstructor.cpp"],
    "Vhdl": [
      "impl\/vhdl\/LLSSineReconstruction_A_i_V_0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_atan2_cordic_float_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_atan2_generic_float_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_atan2_generic_float_s_cordic_ctab_table_128_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_calc_converge_ap_fixed_64_21_0_3_0_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_computeFirstChannel.vhd",
      "impl\/vhdl\/LLSSineReconstruction_computeFirstChannel_x_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_computeLeastSquaresSolution_160_3_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_computeLeastSquaresSolution_160_3_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_computeRemainingChannels.vhd",
      "impl\/vhdl\/LLSSineReconstruction_dadd_64ns_64ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_dsqrt_64ns_64ns_64_30_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_dsub_64ns_64ns_64_5_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fdiv_32ns_32ns_32_10_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fifo_w2_d2_S.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fifo_w2_d2_S_x.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fifo_w64_d2_S_x.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fifo_w64_d16_S.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fsqrt_32ns_32ns_32_10_no_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s_ref_4oPi_table_100_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K0_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K1_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K2_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K0_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K1_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K2_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s_AUS_accu_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadData.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadData_mag_samples_sample_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadData_mag_samples_timestamp_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadData_sample_period_samples_0_sample_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadData_sample_period_samples_0_timestamp_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadSlidingWindow.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadSlidingWindow_sample_period_samples_0_sample_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadSlidingWindow_sample_period_samples_0_timestamp_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadSlidingWindow_samples_0_sample_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_loadSlidingWindow_samples_0_timestamp_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mac_muladd_8ns_2ns_2ns_9_4_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_matA_V_0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_matU_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_matV_V_0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_2ns_2ns_4_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_22ns_21s_43_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_22ns_22ns_44_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_23s_22ns_45_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_29ns_28ns_57_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_30s_29ns_58_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_63ns_18ns_80_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_64s_53ns_107_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_64s_55ns_107_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_64s_64s_107_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_64s_64s_128_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_80s_24ns_80_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_mul_15ns_13s_28_4_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_mul_15ns_14ns_29_4_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_mul_15ns_15ns_30_4_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mul_mul_15ns_15s_30_4_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mux_83_1_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mux_124_12_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mux_164_1_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_mux_164_12_1_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_phases_i.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp0_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp1_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp2_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_S_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sdiv_107ns_64s_64_111_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sdiv_107ns_64s_64_111_seq_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sigma_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sin_or_cos_float_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K0_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K1_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K2_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sine_reconstructor_3.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sine_reconstructor_A_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sine_reconstructor_b_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sine_reconstructor_times_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sliding_window_buffer_samples_sample_V_0_0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0_0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_srem_6ns_6ns_6_10_seq_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_srem_7ns_6ns_6_11_seq_1.vhd",
      "impl\/vhdl\/LLSSineReconstruction_start_for_calc_converge_ap_fixed_64_21_0_3_0_U0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_start_for_jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_U0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_svd_and_conv_ap_fixed_64_21_0_3_0_entry61.vhd",
      "impl\/vhdl\/LLSSineReconstruction_svd_and_conv_ap_fixed_64_21_0_3_0_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_U_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_update_A_ap_fixed_64_21_0_3_0_160_3_2_80_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65.vhd",
      "impl\/vhdl\/LLSSineReconstruction_update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_update_V_ap_fixed_64_21_0_3_0_3_2_2_s.vhd",
      "impl\/vhdl\/LLSSineReconstruction_UT_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction_V_i_V_0.vhd",
      "impl\/vhdl\/LLSSineReconstruction_V_V.vhd",
      "impl\/vhdl\/LLSSineReconstruction.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/LLSSineReconstruction_A_i_V_0.v",
      "impl\/verilog\/LLSSineReconstruction_A_i_V_0_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_atan2_cordic_float_s.v",
      "impl\/verilog\/LLSSineReconstruction_atan2_generic_float_s.v",
      "impl\/verilog\/LLSSineReconstruction_atan2_generic_float_s_cordic_ctab_table_128_V.v",
      "impl\/verilog\/LLSSineReconstruction_atan2_generic_float_s_cordic_ctab_table_128_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_calc_converge_ap_fixed_64_21_0_3_0_s.v",
      "impl\/verilog\/LLSSineReconstruction_computeFirstChannel.v",
      "impl\/verilog\/LLSSineReconstruction_computeFirstChannel_x_V.v",
      "impl\/verilog\/LLSSineReconstruction_computeLeastSquaresSolution_160_3_1.v",
      "impl\/verilog\/LLSSineReconstruction_computeLeastSquaresSolution_160_3_s.v",
      "impl\/verilog\/LLSSineReconstruction_computeRemainingChannels.v",
      "impl\/verilog\/LLSSineReconstruction_dadd_64ns_64ns_64_5_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_dsqrt_64ns_64ns_64_30_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_dsub_64ns_64ns_64_5_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_fdiv_32ns_32ns_32_10_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_fifo_w2_d2_S.v",
      "impl\/verilog\/LLSSineReconstruction_fifo_w2_d2_S_x.v",
      "impl\/verilog\/LLSSineReconstruction_fifo_w64_d2_S.v",
      "impl\/verilog\/LLSSineReconstruction_fifo_w64_d2_S_x.v",
      "impl\/verilog\/LLSSineReconstruction_fifo_w64_d16_S.v",
      "impl\/verilog\/LLSSineReconstruction_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_fsqrt_32ns_32ns_32_10_no_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_ref_4oPi_table_100_V.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_ref_4oPi_table_100_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K0_V.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K0_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K1_V.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K1_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K2_V.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_cos_K2_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K0_V.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K0_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K1_V.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K1_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K2_V.v",
      "impl\/verilog\/LLSSineReconstruction_generic_sincos_float_s_second_order_float_sin_K2_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s.v",
      "impl\/verilog\/LLSSineReconstruction_gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s_AUS_accu_V.v",
      "impl\/verilog\/LLSSineReconstruction_hls_deadlock_detection_unit.v",
      "impl\/verilog\/LLSSineReconstruction_hls_deadlock_detector.vh",
      "impl\/verilog\/LLSSineReconstruction_hls_deadlock_report_unit.vh",
      "impl\/verilog\/LLSSineReconstruction_jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_s.v",
      "impl\/verilog\/LLSSineReconstruction_loadData.v",
      "impl\/verilog\/LLSSineReconstruction_loadData_mag_samples_sample_V.v",
      "impl\/verilog\/LLSSineReconstruction_loadData_mag_samples_timestamp_V.v",
      "impl\/verilog\/LLSSineReconstruction_loadData_sample_period_samples_0_sample_V.v",
      "impl\/verilog\/LLSSineReconstruction_loadData_sample_period_samples_0_timestamp_V.v",
      "impl\/verilog\/LLSSineReconstruction_loadSlidingWindow.v",
      "impl\/verilog\/LLSSineReconstruction_loadSlidingWindow_sample_period_samples_0_sample_V.v",
      "impl\/verilog\/LLSSineReconstruction_loadSlidingWindow_sample_period_samples_0_timestamp_V.v",
      "impl\/verilog\/LLSSineReconstruction_loadSlidingWindow_samples_0_sample_V.v",
      "impl\/verilog\/LLSSineReconstruction_loadSlidingWindow_samples_0_timestamp_V.v",
      "impl\/verilog\/LLSSineReconstruction_mac_muladd_8ns_2ns_2ns_9_4_1.v",
      "impl\/verilog\/LLSSineReconstruction_matA_V_0.v",
      "impl\/verilog\/LLSSineReconstruction_matA_V_0_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_matU_V.v",
      "impl\/verilog\/LLSSineReconstruction_matU_V_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_matV_V_0.v",
      "impl\/verilog\/LLSSineReconstruction_matV_V_0_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_mul_2ns_2ns_4_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_22ns_21s_43_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_22ns_22ns_44_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_23s_22ns_45_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_29ns_28ns_57_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_30s_29ns_58_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_63ns_18ns_80_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_64s_53ns_107_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_64s_55ns_107_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_64s_64s_107_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_64s_64s_128_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_80s_24ns_80_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_mul_15ns_13s_28_4_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_mul_15ns_14ns_29_4_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_mul_15ns_15ns_30_4_1.v",
      "impl\/verilog\/LLSSineReconstruction_mul_mul_15ns_15s_30_4_1.v",
      "impl\/verilog\/LLSSineReconstruction_mux_83_1_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mux_124_12_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mux_164_1_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_mux_164_12_1_1.v",
      "impl\/verilog\/LLSSineReconstruction_phases_i.v",
      "impl\/verilog\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s.v",
      "impl\/verilog\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_acc_V_0.v",
      "impl\/verilog\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp0_V.v",
      "impl\/verilog\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp1_V.v",
      "impl\/verilog\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_tmp2_V.v",
      "impl\/verilog\/LLSSineReconstruction_read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s_alpha_sum_V.v",
      "impl\/verilog\/LLSSineReconstruction_read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57.v",
      "impl\/verilog\/LLSSineReconstruction_read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s.v",
      "impl\/verilog\/LLSSineReconstruction_read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_s.v",
      "impl\/verilog\/LLSSineReconstruction_S_V.v",
      "impl\/verilog\/LLSSineReconstruction_S_V_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_sdiv_107ns_64s_64_111_1.v",
      "impl\/verilog\/LLSSineReconstruction_sdiv_107ns_64s_64_111_seq_1.v",
      "impl\/verilog\/LLSSineReconstruction_sigma_V.v",
      "impl\/verilog\/LLSSineReconstruction_sigma_V_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_sin_or_cos_float_s.v",
      "impl\/verilog\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K0_V.v",
      "impl\/verilog\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K1_V.v",
      "impl\/verilog\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K2_V.v",
      "impl\/verilog\/LLSSineReconstruction_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_rom.dat",
      "impl\/verilog\/LLSSineReconstruction_sine_reconstructor_3.v",
      "impl\/verilog\/LLSSineReconstruction_sine_reconstructor_A_V.v",
      "impl\/verilog\/LLSSineReconstruction_sine_reconstructor_b_V.v",
      "impl\/verilog\/LLSSineReconstruction_sine_reconstructor_times_V.v",
      "impl\/verilog\/LLSSineReconstruction_sliding_window_buffer_samples_sample_V_0_0.v",
      "impl\/verilog\/LLSSineReconstruction_sliding_window_buffer_samples_sample_V_0_0_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0_0.v",
      "impl\/verilog\/LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0_0_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_srem_6ns_6ns_6_10_seq_1.v",
      "impl\/verilog\/LLSSineReconstruction_srem_7ns_6ns_6_11_seq_1.v",
      "impl\/verilog\/LLSSineReconstruction_start_for_calc_converge_ap_fixed_64_21_0_3_0_U0.v",
      "impl\/verilog\/LLSSineReconstruction_start_for_jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_U0.v",
      "impl\/verilog\/LLSSineReconstruction_svd_and_conv_ap_fixed_64_21_0_3_0_entry61.v",
      "impl\/verilog\/LLSSineReconstruction_svd_and_conv_ap_fixed_64_21_0_3_0_s.v",
      "impl\/verilog\/LLSSineReconstruction_U_V.v",
      "impl\/verilog\/LLSSineReconstruction_U_V_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_update_A_ap_fixed_64_21_0_3_0_160_3_2_80_s.v",
      "impl\/verilog\/LLSSineReconstruction_update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65.v",
      "impl\/verilog\/LLSSineReconstruction_update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s.v",
      "impl\/verilog\/LLSSineReconstruction_update_V_ap_fixed_64_21_0_3_0_3_2_2_s.v",
      "impl\/verilog\/LLSSineReconstruction_UT_V.v",
      "impl\/verilog\/LLSSineReconstruction_UT_V_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_V_i_V_0.v",
      "impl\/verilog\/LLSSineReconstruction_V_i_V_0_ram.dat",
      "impl\/verilog\/LLSSineReconstruction_V_V.v",
      "impl\/verilog\/LLSSineReconstruction_V_V_ram.dat",
      "impl\/verilog\/LLSSineReconstruction.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/LLSSineReconstruction_ap_dadd_3_no_dsp_64_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_ddiv_20_no_dsp_64_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_dsqrt_28_no_dsp_64_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_dsub_3_no_dsp_64_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_fdiv_8_no_dsp_32_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_fsqrt_8_no_dsp_32_ip.tcl",
      "impl\/misc\/LLSSineReconstruction_ap_fsub_3_full_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/LLSSineReconstruction.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/vol\/Workspace\/Projects\/PL-Mag-Sensor\/hls\/LLS_SineReconstructor\/LLS_SineReconstructor\/solution1\/.debug\/LLSSineReconstruction.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "LLSSineReconstruction_ap_dadd_3_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LLSSineReconstruction_ap_dadd_3_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_dcmp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name LLSSineReconstruction_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_ddiv_20_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LLSSineReconstruction_ap_ddiv_20_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_dmul_4_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LLSSineReconstruction_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_dsqrt_28_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LLSSineReconstruction_ap_dsqrt_28_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_dsub_3_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LLSSineReconstruction_ap_dsub_3_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name LLSSineReconstruction_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_fdiv_8_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LLSSineReconstruction_ap_fdiv_8_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LLSSineReconstruction_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_fsqrt_8_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LLSSineReconstruction_ap_fsqrt_8_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "LLSSineReconstruction_ap_fsub_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LLSSineReconstruction_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "buffer_in_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_0_address0": "DATA"},
      "ports": ["buffer_in_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_0"
        }]
    },
    "buffer_in_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_0_q0": "DATA"},
      "ports": ["buffer_in_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_0"
        }]
    },
    "buffer_in_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_1_address0": "DATA"},
      "ports": ["buffer_in_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_1"
        }]
    },
    "buffer_in_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_1_q0": "DATA"},
      "ports": ["buffer_in_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_1"
        }]
    },
    "buffer_in_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_2_address0": "DATA"},
      "ports": ["buffer_in_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_2"
        }]
    },
    "buffer_in_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_2_q0": "DATA"},
      "ports": ["buffer_in_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_2"
        }]
    },
    "buffer_in_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_3_address0": "DATA"},
      "ports": ["buffer_in_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_3"
        }]
    },
    "buffer_in_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_3_q0": "DATA"},
      "ports": ["buffer_in_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_3"
        }]
    },
    "buffer_in_4_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_4_address0": "DATA"},
      "ports": ["buffer_in_4_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_4"
        }]
    },
    "buffer_in_4_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_4_q0": "DATA"},
      "ports": ["buffer_in_4_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_4"
        }]
    },
    "buffer_in_5_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_5_address0": "DATA"},
      "ports": ["buffer_in_5_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_5"
        }]
    },
    "buffer_in_5_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_5_q0": "DATA"},
      "ports": ["buffer_in_5_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_5"
        }]
    },
    "buffer_in_6_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_6_address0": "DATA"},
      "ports": ["buffer_in_6_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_6"
        }]
    },
    "buffer_in_6_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_6_q0": "DATA"},
      "ports": ["buffer_in_6_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_6"
        }]
    },
    "buffer_in_7_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_7_address0": "DATA"},
      "ports": ["buffer_in_7_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_7"
        }]
    },
    "buffer_in_7_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_7_q0": "DATA"},
      "ports": ["buffer_in_7_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_7"
        }]
    },
    "buffer_in_8_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_8_address0": "DATA"},
      "ports": ["buffer_in_8_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_8"
        }]
    },
    "buffer_in_8_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_8_q0": "DATA"},
      "ports": ["buffer_in_8_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_8"
        }]
    },
    "buffer_in_9_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_9_address0": "DATA"},
      "ports": ["buffer_in_9_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_9"
        }]
    },
    "buffer_in_9_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_9_q0": "DATA"},
      "ports": ["buffer_in_9_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_9"
        }]
    },
    "buffer_in_10_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_10_address0": "DATA"},
      "ports": ["buffer_in_10_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_10"
        }]
    },
    "buffer_in_10_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_10_q0": "DATA"},
      "ports": ["buffer_in_10_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_10"
        }]
    },
    "buffer_in_11_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"buffer_in_11_address0": "DATA"},
      "ports": ["buffer_in_11_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_11"
        }]
    },
    "buffer_in_11_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_in_11_q0": "DATA"},
      "ports": ["buffer_in_11_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_in_11"
        }]
    },
    "buffer_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"buffer_out_address0": "DATA"},
      "ports": ["buffer_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_out"
        }]
    },
    "buffer_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"buffer_out_d0": "DATA"},
      "ports": ["buffer_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_out"
        }]
    },
    "buffer_out_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"buffer_out_q0": "DATA"},
      "ports": ["buffer_out_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "buffer_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_0_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_1_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_2_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_2_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_3_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_3_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_4_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_4_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_5_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_5_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_6_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_6_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_7_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_7_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_8_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_8_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_8_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_9_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_9_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_9_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_10_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_10_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_10_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_in_11_address0": {
      "dir": "out",
      "width": "3"
    },
    "buffer_in_11_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_in_11_q0": {
      "dir": "in",
      "width": "32"
    },
    "buffer_out_address0": {
      "dir": "out",
      "width": "5"
    },
    "buffer_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_out_d0": {
      "dir": "out",
      "width": "32"
    },
    "buffer_out_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "LLSSineReconstruction",
      "Instances": [
        {
          "ModuleName": "computeFirstChannel",
          "InstanceName": "grp_computeFirstChannel_fu_670",
          "Instances": [
            {
              "ModuleName": "computeLeastSquaresSolution_160_3_s",
              "InstanceName": "grp_computeLeastSquaresSolution_160_3_s_fu_3024",
              "Instances": [{
                  "ModuleName": "gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s",
                  "InstanceName": "grp_gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s_fu_478",
                  "Instances": [
                    {
                      "ModuleName": "svd_and_conv_ap_fixed_64_21_0_3_0_s",
                      "InstanceName": "grp_svd_and_conv_ap_fixed_64_21_0_3_0_s_fu_1239",
                      "Instances": [
                        {
                          "ModuleName": "jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_s",
                          "InstanceName": "jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_U0"
                        },
                        {
                          "ModuleName": "calc_converge_ap_fixed_64_21_0_3_0_s",
                          "InstanceName": "calc_converge_ap_fixed_64_21_0_3_0_U0"
                        },
                        {
                          "ModuleName": "svd_and_conv_ap_fixed_64_21_0_3_0_entry61",
                          "InstanceName": "svd_and_conv_ap_fixed_64_21_0_3_0_entry61_U0"
                        }
                      ]
                    },
                    {
                      "ModuleName": "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s",
                      "InstanceName": "grp_read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s_fu_1252",
                      "Instances": [
                        {
                          "ModuleName": "read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s",
                          "InstanceName": "read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_U0"
                        },
                        {
                          "ModuleName": "read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_s",
                          "InstanceName": "read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_U0"
                        },
                        {
                          "ModuleName": "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57",
                          "InstanceName": "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57_U0"
                        }
                      ]
                    },
                    {
                      "ModuleName": "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s",
                      "InstanceName": "grp_update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s_fu_1288",
                      "Instances": [
                        {
                          "ModuleName": "update_A_ap_fixed_64_21_0_3_0_160_3_2_80_s",
                          "InstanceName": "update_A_ap_fixed_64_21_0_3_0_160_3_2_80_U0"
                        },
                        {
                          "ModuleName": "update_V_ap_fixed_64_21_0_3_0_3_2_2_s",
                          "InstanceName": "update_V_ap_fixed_64_21_0_3_0_3_2_2_U0"
                        },
                        {
                          "ModuleName": "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65",
                          "InstanceName": "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65_U0"
                        }
                      ]
                    }
                  ]
                }]
            },
            {
              "ModuleName": "atan2_cordic_float_s",
              "InstanceName": "grp_atan2_cordic_float_s_fu_3071",
              "Instances": [{
                  "ModuleName": "atan2_generic_float_s",
                  "InstanceName": "grp_atan2_generic_float_s_fu_171"
                }]
            },
            {
              "ModuleName": "generic_sincos_float_s",
              "InstanceName": "grp_generic_sincos_float_s_fu_3079"
            }
          ]
        },
        {
          "ModuleName": "computeRemainingChannels",
          "InstanceName": "grp_computeRemainingChannels_fu_928",
          "Instances": [
            {
              "ModuleName": "computeLeastSquaresSolution_160_3_1",
              "InstanceName": "grp_computeLeastSquaresSolution_160_3_1_fu_2942",
              "Instances": [{
                  "ModuleName": "gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s",
                  "InstanceName": "grp_gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s_fu_478",
                  "Instances": [
                    {
                      "ModuleName": "svd_and_conv_ap_fixed_64_21_0_3_0_s",
                      "InstanceName": "grp_svd_and_conv_ap_fixed_64_21_0_3_0_s_fu_1239",
                      "Instances": [
                        {
                          "ModuleName": "jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_s",
                          "InstanceName": "jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_U0"
                        },
                        {
                          "ModuleName": "calc_converge_ap_fixed_64_21_0_3_0_s",
                          "InstanceName": "calc_converge_ap_fixed_64_21_0_3_0_U0"
                        },
                        {
                          "ModuleName": "svd_and_conv_ap_fixed_64_21_0_3_0_entry61",
                          "InstanceName": "svd_and_conv_ap_fixed_64_21_0_3_0_entry61_U0"
                        }
                      ]
                    },
                    {
                      "ModuleName": "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s",
                      "InstanceName": "grp_read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s_fu_1252",
                      "Instances": [
                        {
                          "ModuleName": "read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s",
                          "InstanceName": "read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_U0"
                        },
                        {
                          "ModuleName": "read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_s",
                          "InstanceName": "read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_U0"
                        },
                        {
                          "ModuleName": "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57",
                          "InstanceName": "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57_U0"
                        }
                      ]
                    },
                    {
                      "ModuleName": "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s",
                      "InstanceName": "grp_update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s_fu_1288",
                      "Instances": [
                        {
                          "ModuleName": "update_A_ap_fixed_64_21_0_3_0_160_3_2_80_s",
                          "InstanceName": "update_A_ap_fixed_64_21_0_3_0_160_3_2_80_U0"
                        },
                        {
                          "ModuleName": "update_V_ap_fixed_64_21_0_3_0_3_2_2_s",
                          "InstanceName": "update_V_ap_fixed_64_21_0_3_0_3_2_2_U0"
                        },
                        {
                          "ModuleName": "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65",
                          "InstanceName": "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65_U0"
                        }
                      ]
                    }
                  ]
                }]
            },
            {
              "ModuleName": "sin_or_cos_float_s",
              "InstanceName": "grp_sin_or_cos_float_s_fu_2989"
            }
          ]
        },
        {
          "ModuleName": "loadSlidingWindow",
          "InstanceName": "grp_loadSlidingWindow_fu_1180"
        },
        {
          "ModuleName": "loadData",
          "InstanceName": "grp_loadData_fu_1598"
        }
      ]
    },
    "Info": {
      "loadSlidingWindow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "loadData": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_sincos_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "svd_and_conv_ap_fixed_64_21_0_3_0_entry61": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "calc_converge_ap_fixed_64_21_0_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "svd_and_conv_ap_fixed_64_21_0_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "update_A_ap_fixed_64_21_0_3_0_160_3_2_80_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "update_V_ap_fixed_64_21_0_3_0_3_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "computeLeastSquaresSolution_160_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atan2_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "atan2_cordic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "computeFirstChannel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_or_cos_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "computeLeastSquaresSolution_160_3_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "computeRemainingChannels": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "LLSSineReconstruction": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "loadSlidingWindow": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "39",
          "LatencyWorst": "50",
          "PipelineIIMin": "32",
          "PipelineIIMax": "50",
          "PipelineII": "32 ~ 50",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.563"
        },
        "Loops": [
          {
            "Name": "load_sliding_window_loop",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "sample_period_init_loop",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "FF": "4913",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "5619",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "7",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "loadData": {
        "Latency": {
          "LatencyBest": "3654",
          "LatencyAvg": "3654",
          "LatencyWorst": "3654",
          "PipelineII": "3654",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.170"
        },
        "Loops": [
          {
            "Name": "load_data_periods_loop",
            "TripCount": "20",
            "Latency": "3640",
            "PipelineII": "",
            "PipelineDepth": "182",
            "Loops": [{
                "Name": "load_data_sample_loop",
                "TripCount": "8",
                "Latency": "176",
                "PipelineII": "",
                "PipelineDepth": "22",
                "Loops": [{
                    "Name": "load_data_channels_loop",
                    "TripCount": "12",
                    "Latency": "13",
                    "PipelineII": "1",
                    "PipelineDepth": "3"
                  }]
              }]
          },
          {
            "Name": "load_data_min_max_diff_loop",
            "TripCount": "11",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1573",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "4069",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_sincos_float_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.815"
        },
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "3",
          "FF": "1723",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "3426",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry57": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.167"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_and_gen_2x2_ap_fixed_64_21_0_3_0_160_3_2_80_s": {
        "Latency": {
          "LatencyBest": "156",
          "LatencyAvg": "156",
          "LatencyWorst": "156",
          "PipelineII": "156",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.902"
        },
        "Loops": [
          {
            "Name": "INIT_ACC",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "CALC_ELEMENTS",
            "TripCount": "80",
            "Latency": "81",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "ACCU",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "2",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_278_4",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_289_5",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_299_6",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "48",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "13",
          "FF": "7694",
          "AVAIL_FF": "141120",
          "UTIL_FF": "5",
          "LUT": "3763",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_V_2cols_ap_fixed_64_21_0_3_0_3_2_2_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.845"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_319_1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_to_2cols_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s": {
        "Latency": {
          "LatencyBest": "157",
          "LatencyAvg": "157",
          "LatencyWorst": "157",
          "PipelineII": "157",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.902"
        },
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "48",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "13",
          "FF": "8213",
          "AVAIL_FF": "141120",
          "UTIL_FF": "5",
          "LUT": "4360",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "svd_and_conv_ap_fixed_64_21_0_3_0_entry61": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.167"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "jacobi_rotation_2x2_ap_fixed_64_21_0_3_0_s": {
        "Latency": {
          "LatencyBest": "117",
          "LatencyAvg": "117",
          "LatencyWorst": "117",
          "PipelineII": "1",
          "PipelineDepth": "118",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Area": {
          "DSP": "33",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "9",
          "FF": "4968",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "10607",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "calc_converge_ap_fixed_64_21_0_3_0_s": {
        "Latency": {
          "LatencyBest": "126",
          "LatencyAvg": "126",
          "LatencyWorst": "126",
          "PipelineII": "126",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.076"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "1758",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "7606",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "svd_and_conv_ap_fixed_64_21_0_3_0_s": {
        "Latency": {
          "LatencyBest": "127",
          "LatencyAvg": "127",
          "LatencyWorst": "127",
          "PipelineII": "127",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Area": {
          "DSP": "41",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "11",
          "FF": "7323",
          "AVAIL_FF": "141120",
          "UTIL_FF": "5",
          "LUT": "18697",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "26",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_entry65": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.167"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "update_A_ap_fixed_64_21_0_3_0_160_3_2_80_s": {
        "Latency": {
          "LatencyBest": "84",
          "LatencyAvg": "84",
          "LatencyWorst": "84",
          "PipelineII": "84",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.186"
        },
        "Loops": [{
            "Name": "UPDATE_A",
            "TripCount": "80",
            "Latency": "82",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "17",
          "FF": "1308",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1399",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "update_V_ap_fixed_64_21_0_3_0_3_2_2_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.186"
        },
        "Loops": [{
            "Name": "CALC_V",
            "TripCount": "2",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "17",
          "FF": "1288",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1377",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "update_AV_ap_fixed_64_21_0_3_0_160_3_2_80_2_2_s": {
        "Latency": {
          "LatencyBest": "85",
          "LatencyAvg": "85",
          "LatencyWorst": "85",
          "PipelineII": "85",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.186"
        },
        "Area": {
          "DSP": "128",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "35",
          "FF": "3393",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "3442",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "gesvj_ap_fixed_64_21_0_3_0_160_3_2_2_s": {
        "Latency": {
          "LatencyBest": "58042",
          "LatencyAvg": "63983",
          "LatencyWorst": "70191",
          "PipelineIIMin": "58042",
          "PipelineIIMax": "70191",
          "PipelineII": "58042 ~ 70191",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [
          {
            "Name": "INIT_S",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "INIT_U_VITIS_LOOP_415_1",
            "TripCount": "25600",
            "Latency": "25600",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "INIT_V_VITIS_LOOP_429_2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "READ_A_VITIS_LOOP_444_3",
            "TripCount": "480",
            "Latency": "483",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "CONV_WHILE",
            "TripCount": "",
            "LatencyMin": "5665",
            "LatencyMax": "16995",
            "Latency": "5665 ~ 16995",
            "PipelineII": "",
            "PipelineDepth": "1133",
            "Loops": [{
                "Name": "LOOP_COLS",
                "TripCount": "3",
                "Latency": "1131",
                "PipelineII": "",
                "PipelineDepth": "377",
                "Loops": [{
                    "Name": "LOOP_i",
                    "TripCount": "1",
                    "Latency": "375",
                    "PipelineII": "",
                    "PipelineDepth": "375"
                  }]
              }]
          },
          {
            "Name": "CALC_US",
            "TripCount": "3",
            "LatencyMin": "654",
            "LatencyMax": "1473",
            "Latency": "654 ~ 1473",
            "PipelineII": "",
            "PipelineDepthMin": "218",
            "PipelineDepthMax": "491",
            "PipelineDepth": "218 ~ 491",
            "Loops": [
              {
                "Name": "VITIS_LOOP_532_5",
                "TripCount": "160",
                "Latency": "162",
                "PipelineII": "1",
                "PipelineDepth": "4"
              },
              {
                "Name": "VITIS_LOOP_542_6",
                "TripCount": "8",
                "Latency": "8",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_548_7",
                "TripCount": "4",
                "Latency": "4",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_554_8",
                "TripCount": "2",
                "Latency": "2",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_569_9",
                "TripCount": "160",
                "Latency": "270",
                "PipelineII": "1",
                "PipelineDepth": "112"
              }
            ]
          },
          {
            "Name": "OUT_U_VITIS_LOOP_583_10",
            "TripCount": "25600",
            "Latency": "25600",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "OUT_S",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "OUT_V_VITIS_LOOP_600_11",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "26",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "6",
          "DSP": "226",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "62",
          "FF": "32825",
          "AVAIL_FF": "141120",
          "UTIL_FF": "23",
          "LUT": "41296",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "58",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "computeLeastSquaresSolution_160_3_s": {
        "Latency": {
          "LatencyBest": "65862",
          "LatencyAvg": "71803",
          "LatencyWorst": "78011",
          "PipelineIIMin": "65862",
          "PipelineIIMax": "78011",
          "PipelineII": "65862 ~ 78011",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_351_1_VITIS_LOOP_352_2",
            "TripCount": "480",
            "Latency": "480",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "mat_transpose_N_loop_mat_transpose_M_loop",
            "TripCount": "480",
            "Latency": "480",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_360_3_VITIS_LOOP_361_4",
            "TripCount": "9",
            "Latency": "119",
            "PipelineII": "1",
            "PipelineDepth": "112"
          },
          {
            "Name": "mat_mul_N_loop",
            "TripCount": "3",
            "Latency": "5286",
            "PipelineII": "",
            "PipelineDepth": "1762",
            "Loops": [{
                "Name": "mat_mul_L_loop",
                "TripCount": "160",
                "Latency": "1760",
                "PipelineII": "",
                "PipelineDepth": "11",
                "Loops": [{
                    "Name": "mat_mul_M_loop",
                    "TripCount": "3",
                    "Latency": "9",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              }]
          },
          {
            "Name": "mat_mul_N_loop",
            "TripCount": "3",
            "Latency": "1446",
            "PipelineII": "",
            "PipelineDepth": "482",
            "Loops": [{
                "Name": "mat_mul_M_loop",
                "TripCount": "160",
                "Latency": "480",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "26",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "6",
          "DSP": "240",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "66",
          "FF": "42404",
          "AVAIL_FF": "141120",
          "UTIL_FF": "30",
          "LUT": "49622",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "70",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "atan2_generic_float_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "26",
          "LatencyWorst": "47",
          "PipelineIIMin": "1",
          "PipelineIIMax": "47",
          "PipelineII": "1 ~ 47",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.255"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "42",
            "Latency": "43",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "FF": "297",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2396",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "atan2_cordic_float_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "6",
          "LatencyWorst": "61",
          "PipelineIIMin": "1",
          "PipelineIIMax": "61",
          "PipelineII": "1 ~ 61",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.255"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "796",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "3179",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "computeFirstChannel": {
        "Latency": {
          "LatencyBest": "67389",
          "LatencyAvg": "73335",
          "LatencyWorst": "79598",
          "PipelineIIMin": "67389",
          "PipelineIIMax": "79598",
          "PipelineII": "67389 ~ 79598",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [{
            "Name": "load_data_periods_loop",
            "TripCount": "20",
            "Latency": "1520",
            "PipelineII": "",
            "PipelineDepth": "76",
            "Loops": [{
                "Name": "load_data_sample_loop",
                "TripCount": "8",
                "Latency": "69",
                "PipelineII": "7",
                "PipelineDepth": "21"
              }]
          }],
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "6",
          "DSP": "258",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "71",
          "FF": "46733",
          "AVAIL_FF": "141120",
          "UTIL_FF": "33",
          "LUT": "64713",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "91",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_or_cos_float_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.815"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "1479",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "2700",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "computeLeastSquaresSolution_160_3_1": {
        "Latency": {
          "LatencyBest": "62333",
          "LatencyAvg": "68274",
          "LatencyWorst": "74482",
          "PipelineIIMin": "62333",
          "PipelineIIMax": "74482",
          "PipelineII": "62333 ~ 74482",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_351_1_VITIS_LOOP_352_2",
            "TripCount": "320",
            "Latency": "320",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "mat_transpose_N_loop_mat_transpose_M_loop",
            "TripCount": "320",
            "Latency": "320",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_360_3_VITIS_LOOP_361_4",
            "TripCount": "4",
            "Latency": "114",
            "PipelineII": "1",
            "PipelineDepth": "112"
          },
          {
            "Name": "mat_mul_N_loop",
            "TripCount": "2",
            "Latency": "2564",
            "PipelineII": "",
            "PipelineDepth": "1282",
            "Loops": [{
                "Name": "mat_mul_L_loop",
                "TripCount": "160",
                "Latency": "1280",
                "PipelineII": "",
                "PipelineDepth": "8",
                "Loops": [{
                    "Name": "mat_mul_M_loop",
                    "TripCount": "2",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              }]
          },
          {
            "Name": "mat_mul_N_loop",
            "TripCount": "2",
            "Latency": "964",
            "PipelineII": "",
            "PipelineDepth": "482",
            "Loops": [{
                "Name": "mat_mul_M_loop",
                "TripCount": "160",
                "Latency": "480",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "26",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "6",
          "DSP": "240",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "66",
          "FF": "42348",
          "AVAIL_FF": "141120",
          "UTIL_FF": "30",
          "LUT": "49496",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "70",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "computeRemainingChannels": {
        "Latency": {
          "LatencyBest": "766070",
          "LatencyAvg": "837362",
          "LatencyWorst": "911858",
          "PipelineIIMin": "766070",
          "PipelineIIMax": "911858",
          "PipelineII": "766070 ~ 911858",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [{
            "Name": "compute_rem_channel_ch_loop",
            "TripCount": "12",
            "LatencyMin": "766068",
            "LatencyMax": "911856",
            "Latency": "766068 ~ 911856",
            "PipelineII": "",
            "PipelineDepthMin": "63839",
            "PipelineDepthMax": "75988",
            "PipelineDepth": "63839 ~ 75988",
            "Loops": [{
                "Name": "load_data_periods_loop",
                "TripCount": "20",
                "Latency": "1500",
                "PipelineII": "",
                "PipelineDepth": "75",
                "Loops": [{
                    "Name": "load_data_sample_loop",
                    "TripCount": "8",
                    "Latency": "68",
                    "PipelineII": "7",
                    "PipelineDepth": "20"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "26",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "6",
          "DSP": "253",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "70",
          "FF": "45481",
          "AVAIL_FF": "141120",
          "UTIL_FF": "32",
          "LUT": "60758",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "86",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "LLSSineReconstruction": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "457239",
          "LatencyWorst": "995207",
          "PipelineIIMin": "35",
          "PipelineIIMax": "995208",
          "PipelineII": "35 ~ 995208",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [
          {
            "Name": "return_sine_params_loop",
            "TripCount": "12",
            "Latency": "12",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "write_output_loop",
            "TripCount": "12",
            "Latency": "24",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "280",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "64",
          "DSP": "514",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "142",
          "FF": "105513",
          "AVAIL_FF": "141120",
          "UTIL_FF": "74",
          "LUT": "147745",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "209",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-08 12:00:52 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
