
<!DOCTYPE HTML SYSTEM "htm.dtd">
<HTML CHARSET="head">
<HEAD>   <TITLE>Welcome to CS152</TITLE>	</HEAD>

<center>
<font color="cc9876">
<BODY><H2> CS152 Computer Systems Architecture
</H2> 
</font>
</center>

<A HREF="./HTML/L0/index.htm"> Lecture 1 </A> Introduction and Computer Performance<BR>
<A HREF="./HTML/L1/index.htm"> Lecture 2 </A> Instruction set design and the MIPS ISA <BR>
<A HREF="./HTML/L2/index.htm"> Lecture 3 </A> More MIPS ISA <BR>
<A HREF="./HTML/L3/index.htm"> Lecture 4 </A> ALU Design, mul, div <BR>
<A HREF="./HTML/L4/index.htm"> Lecture 5 </A> F.-p. arithmetic <BR>
<A HREF="./HTML/L5/index.htm"> Lecture 6 </A> Data path design <BR>
<A HREF="./HTML/L6/index.htm"> Lecture 7-8 </A> Single-Cycle Control, multi-cycle control, implementation <BR>
<A HREF="./HTML/L8/index.htm"> Lectures 9-10 </A>  Pipelining <br>
<A HREF="./HTML/L11-Cache1/index.htm"> Lecture 11 </A> Memory Hierarchy <br>
<A HREF="./HTML/L13-Cache2/index.htm"> Lecture 13 </A> Memory Hierarchy II <br>
<A HREF="./HTML/L14/index.htm"> Lecture 14 </A> Improving cache performance, Virtual Memory <br>
<A HREF="./HTML/L15_VM-ILP/index.htm"> Lecture 15-16 </A> Virtual Memory II.  More on ILP <br>
<A HREF="./HTML/L16-MP+/index.htm"> Lecture 17 </A> Vector, multiprocessor and multithreaded architectures <br>
<A HREF="./HTML/fin_rev"> Final review </A>  <br>

<BR>

</BODY></HTML>
