{"vcs1":{"timestamp_begin":1759407295.918804765, "rt":0.90, "ut":0.36, "st":0.16}}
{"vcselab":{"timestamp_begin":1759407296.889043220, "rt":0.55, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1759407297.496186042, "rt":0.20, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759407295.575378824}
{"VCS_COMP_START_TIME": 1759407295.575378824}
{"VCS_COMP_END_TIME": 1759407298.828502613}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 371832}}
{"vcselab": {"peak_mem": 229968}}
