# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../3_bit_counter_up_down.srcs/sources_1/new/3_bit_counter_up_down.vhd" \
"../../../../3_bit_counter_up_down.srcs/sim_1/new/3_bit_counter_up_down_tb.vhd" \

# Do not sort compile order
nosort
