// Seed: 4052109485
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2
    , id_9,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply0 id_7
);
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output wand id_2,
    output uwire id_3,
    input supply0 id_4,
    output wand id_5
    , id_17,
    output tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri0 id_11,
    output wire id_12,
    input supply1 id_13,
    output tri id_14,
    input tri id_15
);
  assign id_12 = 1'b0;
  module_0(
      id_6, id_11, id_13, id_4, id_15, id_5, id_0, id_12
  );
  wand id_18 = id_4;
endmodule
