#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000273125cbbb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027312472b50 .scope module, "sin_tb" "sin_tb" 3 4;
 .timescale -9 -12;
v0000027312472e70_0 .var "clk_in", 0 0;
v0000027312472f10_0 .var/s "num", 10 0;
v00000273124e9c40_0 .var/real "pi", 0 0;
v00000273124e9ce0_0 .var "rst_in", 0 0;
S_0000027312472ce0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 29, 3 29 0, S_0000027312472b50;
 .timescale -9 -12;
v00000273125cbf10_0 .var/2s "i", 31 0;
    .scope S_0000027312472b50;
T_0 ;
    %delay 10000, 0;
    %load/vec4 v0000027312472e70_0;
    %nor/r;
    %store/vec4 v0000027312472e70_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027312472b50;
T_1 ;
    %vpi_call/w 3 20 "$dumpfile", "sin.vcd" {0 0 0};
    %vpi_call/w 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027312472b50 {0 0 0};
    %vpi_call/w 3 22 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027312472e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000273124e9ce0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000273124e9ce0_0, 0, 1;
    %pushi/real 1686110208, 4073; load=201.000
    %store/real v00000273124e9c40_0;
    %delay 20000, 0;
    %fork t_1, S_0000027312472ce0;
    %jmp t_0;
    .scope S_0000027312472ce0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000273125cbf10_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000273125cbf10_0;
    %cmpi/s 360, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/real v00000273124e9c40_0;
    %pushi/vec4 64, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %load/vec4 v00000273125cbf10_0;
    %cvt/rv/s;
    %mul/wr;
    %pushi/vec4 180, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %vpi_func/r 3 30 "$sin", W<0,r> {0 1 0};
    %pushi/vec4 512, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %cvt/vr 11;
    %store/vec4 v0000027312472f10_0, 0, 11;
    %vpi_call/w 3 31 "$display", "x_out=%3d     %11b", v00000273125cbf10_0, v0000027312472f10_0 {0 0 0};
    %delay 20000, 0;
    %load/vec4 v00000273125cbf10_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000273125cbf10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0000027312472b50;
t_0 %join;
    %delay 10000000, 0;
    %vpi_call/w 3 38 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "sim/sin_tb.sv";
