INFO: [VRFC 10-163] Analyzing VHDL file "/home/nicolasbenatti/SynologyDrive/Polimi/3o_anno/reti_logiche/progetto/progetto_rl/progetto_rl.sim/sim_1/synth/func/xsim/tb_1_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
