# AXIS SPI Slave

SPI Slave module with AXI4-Stream interface in verilog/systemverilog. Using sync interface.

