`define START 2'b00
`define DATA 2'b01
`define STOP 2'b10
`define IDLE 2'b11

module uart_tx
    #(parameter BAUD = 9600, F = 50000000)
    (
            input wire rst,
            input wire clk,
            input wire [7:0] data,
            output wire tx
);

    reg [1:0] state = `IDLE;
    reg [7:0] data_reg;

    counter #(.N((F+BAUD/2)/BAUD)) ctx (
        .clk(clk),
        .rst(1'b0),
        .ce(1'b1),
        .q(),
        .ov()
    );

endmodule
