Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 01:27:15 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  82          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (192)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLK_top (HIGH)

 There are 69 register/latch pins with no clock driven by root clock pin: inst_DivisorReloj/clk_temp_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: inst_temporizador/fin_tiempo_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (192)
--------------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  203          inf        0.000                      0                  203           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.181ns  (logic 4.506ns (55.081%)  route 3.675ns (44.919%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          0.895     1.314    inst_controlador_nivel/Q[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.324     1.638 r  inst_controlador_nivel/display_top_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.780     4.418    display_top_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     8.181 r  display_top_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.181    display_top[5]
    R10                                                               r  display_top[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 4.390ns (54.923%)  route 3.603ns (45.077%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=42, routed)          0.855     1.311    inst_controlador_nivel/Q[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.154     1.465 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.748     4.213    display_top_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.780     7.993 r  display_top_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.993    display_top[6]
    T10                                                               r  display_top[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.363ns (55.424%)  route 3.509ns (44.576%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=42, routed)          0.855     1.311    inst_controlador_nivel/Q[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.154     1.465 r  inst_controlador_nivel/display_top_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.655     4.119    display_top_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     7.873 r  display_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.873    display_top[3]
    K13                                                               r  display_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 4.141ns (55.212%)  route 3.359ns (44.788%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[0]/Q
                         net (fo=42, routed)          0.855     1.311    inst_controlador_nivel/Q[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.124     1.435 r  inst_controlador_nivel/display_top_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.504     3.939    display_top_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.500 r  display_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.500    display_top[1]
    T11                                                               r  display_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.208ns (57.173%)  route 3.152ns (42.827%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          0.895     1.314    inst_controlador_nivel/Q[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.296     1.610 r  inst_controlador_nivel/display_top_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.257     3.867    display_top_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.360 r  display_top_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.360    display_top[4]
    K16                                                               r  display_top[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 4.249ns (58.074%)  route 3.067ns (41.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE                         0.000     0.000 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/C
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  inst_controlador_nivel/FSM_sequential_estado_actual_reg[2]/Q
                         net (fo=43, routed)          0.902     1.321    inst_controlador_nivel/Q[2]
    SLICE_X0Y84          LUT3 (Prop_lut3_I0_O)        0.296     1.617 r  inst_controlador_nivel/display_top_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.165     3.782    display_top_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.316 r  display_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.316    display_top[2]
    P15                                                               r  display_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CondeSec/elemento_s_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_top[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.269ns  (logic 4.133ns (56.855%)  route 3.136ns (43.145%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  inst_CondeSec/elemento_s_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  inst_CondeSec/elemento_s_reg[1]/Q
                         net (fo=4, routed)           0.672     1.128    inst_DLS/led_top[1][1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.124     1.252 r  inst_DLS/led_top_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.464     3.716    led_top_OBUF[3]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.269 r  led_top_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.269    led_top[3]
    J13                                                               r  led_top[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CondeSec/elemento_s_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 4.100ns (56.869%)  route 3.110ns (43.131%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  inst_CondeSec/elemento_s_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  inst_CondeSec/elemento_s_reg[1]/Q
                         net (fo=4, routed)           0.669     1.125    inst_DLS/led_top[1][1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I2_O)        0.124     1.249 r  inst_DLS/led_top_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.441     3.690    led_top_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.210 r  led_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.210    led_top[1]
    H17                                                               r  led_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CompSecuencia/indice_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_CompSecuencia/indice_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 1.565ns (21.721%)  route 5.640ns (78.279%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  inst_CompSecuencia/indice_reg[4]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_CompSecuencia/indice_reg[4]/Q
                         net (fo=7, routed)           1.265     1.721    inst_CompSecuencia/indice_reg[4]
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.146     1.867 r  inst_CompSecuencia/boton_anterior[0]_i_23/O
                         net (fo=1, routed)           1.157     3.023    inst_CompSecuencia/boton_anterior[0]_i_23_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.328     3.351 r  inst_CompSecuencia/boton_anterior[0]_i_12/O
                         net (fo=1, routed)           0.000     3.351    inst_CompSecuencia/boton_anterior[0]_i_12_n_0
    SLICE_X6Y85          MUXF7 (Prop_muxf7_I1_O)      0.214     3.565 r  inst_CompSecuencia/boton_anterior_reg[0]_i_7/O
                         net (fo=2, routed)           1.453     5.018    inst_CompSecuencia/p_2_in[2]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.297     5.315 r  inst_CompSecuencia/boton_anterior[0]_i_4/O
                         net (fo=3, routed)           1.104     6.419    inst_CompSecuencia/error_s1__1
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.543 r  inst_CompSecuencia/boton_anterior[0]_i_2/O
                         net (fo=9, routed)           0.662     7.205    inst_CompSecuencia/boton_anterior[0]_i_2_n_0
    SLICE_X5Y85          FDRE                                         r  inst_CompSecuencia/indice_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_CompSecuencia/indice_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_CompSecuencia/indice_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 1.565ns (21.721%)  route 5.640ns (78.279%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  inst_CompSecuencia/indice_reg[4]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_CompSecuencia/indice_reg[4]/Q
                         net (fo=7, routed)           1.265     1.721    inst_CompSecuencia/indice_reg[4]
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.146     1.867 r  inst_CompSecuencia/boton_anterior[0]_i_23/O
                         net (fo=1, routed)           1.157     3.023    inst_CompSecuencia/boton_anterior[0]_i_23_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.328     3.351 r  inst_CompSecuencia/boton_anterior[0]_i_12/O
                         net (fo=1, routed)           0.000     3.351    inst_CompSecuencia/boton_anterior[0]_i_12_n_0
    SLICE_X6Y85          MUXF7 (Prop_muxf7_I1_O)      0.214     3.565 r  inst_CompSecuencia/boton_anterior_reg[0]_i_7/O
                         net (fo=2, routed)           1.453     5.018    inst_CompSecuencia/p_2_in[2]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.297     5.315 r  inst_CompSecuencia/boton_anterior[0]_i_4/O
                         net (fo=3, routed)           1.104     6.419    inst_CompSecuencia/error_s1__1
    SLICE_X2Y81          LUT3 (Prop_lut3_I0_O)        0.124     6.543 r  inst_CompSecuencia/boton_anterior[0]_i_2/O
                         net (fo=9, routed)           0.662     7.205    inst_CompSecuencia/boton_anterior[0]_i_2_n_0
    SLICE_X5Y85          FDRE                                         r  inst_CompSecuencia/indice_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            inst_Control_Juego/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE                         0.000     0.000 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/C
    SLICE_X1Y82          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  inst_Control_Juego/FSM_onehot_nxt_state_reg[0]/Q
                         net (fo=2, routed)           0.067     0.208    inst_Control_Juego/FSM_onehot_nxt_state_reg_n_0_[0]
    SLICE_X1Y82          FDPE                                         r  inst_Control_Juego/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_sync/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_sync/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.647%)  route 0.161ns (53.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  inst_sync/sreg_reg[0]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_sync/sreg_reg[0]/Q
                         net (fo=1, routed)           0.161     0.302    inst_sync/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  inst_sync/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_EDGEDTCTR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_EDGEDTCTR/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.148ns (46.488%)  route 0.170ns (53.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  inst_EDGEDTCTR/sreg_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  inst_EDGEDTCTR/sreg_reg[0]/Q
                         net (fo=2, routed)           0.170     0.318    inst_EDGEDTCTR/sreg[0]
    SLICE_X1Y81          FDRE                                         r  inst_EDGEDTCTR/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_EDGEDTCTR/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_EDGEDTCTR/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  inst_EDGEDTCTR/sreg_reg[1]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_EDGEDTCTR/sreg_reg[1]/Q
                         net (fo=2, routed)           0.181     0.322    inst_EDGEDTCTR/sreg[1]
    SLICE_X1Y81          FDRE                                         r  inst_EDGEDTCTR/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[0]/Q
                         net (fo=7, routed)           0.141     0.282    inst_DivisorReloj/contador[0]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.327 r  inst_DivisorReloj/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.327    inst_DivisorReloj/p_1_in[1]
    SLICE_X52Y95         FDRE                                         r  inst_DivisorReloj/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[0]/Q
                         net (fo=7, routed)           0.142     0.283    inst_DivisorReloj/contador[0]
    SLICE_X52Y95         LUT4 (Prop_lut4_I1_O)        0.045     0.328 r  inst_DivisorReloj/contador[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    inst_DivisorReloj/p_1_in[3]
    SLICE_X52Y95         FDRE                                         r  inst_DivisorReloj/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[0]/Q
                         net (fo=7, routed)           0.141     0.282    inst_DivisorReloj/contador[0]
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.048     0.330 r  inst_DivisorReloj/contador[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    inst_DivisorReloj/p_1_in[2]
    SLICE_X52Y95         FDRE                                         r  inst_DivisorReloj/contador_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_DivisorReloj/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_DivisorReloj/contador_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.190ns (57.180%)  route 0.142ns (42.820%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE                         0.000     0.000 r  inst_DivisorReloj/contador_reg[0]/C
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_DivisorReloj/contador_reg[0]/Q
                         net (fo=7, routed)           0.142     0.283    inst_DivisorReloj/contador[0]
    SLICE_X52Y95         LUT5 (Prop_lut5_I1_O)        0.049     0.332 r  inst_DivisorReloj/contador[4]_i_1/O
                         net (fo=1, routed)           0.000     0.332    inst_DivisorReloj/p_1_in[4]
    SLICE_X52Y95         FDRE                                         r  inst_DivisorReloj/contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_Control_Juego/enable_CompS_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_CompSecuencia/fin_comparacion_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.227ns (65.457%)  route 0.120ns (34.543%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  inst_Control_Juego/enable_CompS_s_reg/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_Control_Juego/enable_CompS_s_reg/Q
                         net (fo=4, routed)           0.120     0.248    inst_CompSecuencia/fin_comparacion_s_reg_0
    SLICE_X2Y82          LUT5 (Prop_lut5_I4_O)        0.099     0.347 r  inst_CompSecuencia/fin_comparacion_s_i_1/O
                         net (fo=1, routed)           0.000     0.347    inst_CompSecuencia/fin_comparacion_s_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  inst_CompSecuencia/fin_comparacion_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_temporizador/activo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_temporizador/fin_tiempo_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  inst_temporizador/activo_reg/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_temporizador/activo_reg/Q
                         net (fo=4, routed)           0.168     0.309    inst_temporizador/activo
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  inst_temporizador/fin_tiempo_s_i_1/O
                         net (fo=1, routed)           0.000     0.351    inst_temporizador/fin_tiempo_s_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  inst_temporizador/fin_tiempo_s_reg/D
  -------------------------------------------------------------------    -------------------





