Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System\simulation" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_ADCL_Dat [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_ADCL_Dat
Progress: Adding Audio_DACL_Dat [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_DACL_Dat
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Audio_ctrl [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_ctrl
Progress: Adding Audio_space [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_space
Progress: Adding Expansion_JP1 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding Expansion_JP2 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP2
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 18.0]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: Computer_System: Generating Computer_System "Computer_System" for SIM_VERILOG
Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio_ADCL_Dat: Starting RTL generation for module 'Computer_System_Audio_ADCL_Dat'
Info: Audio_ADCL_Dat:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ADCL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen//Computer_System_Audio_ADCL_Dat_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0003_Audio_ADCL_Dat_gen/  ]
Info: Audio_ADCL_Dat: Done RTL generation for module 'Computer_System_Audio_ADCL_Dat'
Info: Audio_ADCL_Dat: "Computer_System" instantiated altera_avalon_pio "Audio_ADCL_Dat"
Info: Audio_DACL_Dat: Starting RTL generation for module 'Computer_System_Audio_DACL_Dat'
Info: Audio_DACL_Dat:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_DACL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen//Computer_System_Audio_DACL_Dat_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0004_Audio_DACL_Dat_gen/  ]
Info: Audio_DACL_Dat: Done RTL generation for module 'Computer_System_Audio_DACL_Dat'
Info: Audio_DACL_Dat: "Computer_System" instantiated altera_avalon_pio "Audio_DACL_Dat"
Info: Audio_ctrl: Starting RTL generation for module 'Computer_System_Audio_ctrl'
Info: Audio_ctrl:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ctrl --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen//Computer_System_Audio_ctrl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0005_Audio_ctrl_gen/  ]
Info: Audio_ctrl: Done RTL generation for module 'Computer_System_Audio_ctrl'
Info: Audio_ctrl: "Computer_System" instantiated altera_avalon_pio "Audio_ctrl"
Info: Audio_space: Starting RTL generation for module 'Computer_System_Audio_space'
Info: Audio_space:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_space --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen//Computer_System_Audio_space_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0006_Audio_space_gen/  ]
Info: Audio_space: Done RTL generation for module 'Computer_System_Audio_space'
Info: Audio_space: "Computer_System" instantiated altera_avalon_pio "Audio_space"
Info: F2H_Mem_Window_00000000: "Computer_System" instantiated altera_address_span_extender "F2H_Mem_Window_00000000"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0008_HEX3_HEX0_gen/  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0009_LEDs_gen/  ]
Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0010_Onchip_SRAM_gen/  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0012_Pushbuttons_gen/  ]
Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0013_SDRAM_gen/  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0014_Slider_Switches_gen/  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "Computer_System" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: Generating simgen model
Info: sys_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Sep 25 09:39:30 2023 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Sep 25 09:39:31 2023 Info: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected Info (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v     Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2 Info (12127): Elaborating entity "Computer_System_System_PLL_sys_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0020_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "2"     Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"     Info (12134): Parameter "phase_shift1" = "-3000 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4778 megabytes     Info: Processing ended: Mon Sep 25 09:39:40 2023     Info: Elapsed time: 00:00:09     Info: Total CPU time (on all processors): 00:00:01 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4647 megabytes     Info: Processing ended: Mon Sep 25 09:39:41 2023     Info: Elapsed time: 00:00:11     Info: Total CPU time (on all processors): 00:00:02
Info: sys_pll: Simgen was successful
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: F2H_Mem_Window_00000000_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "F2H_Mem_Window_00000000_expanded_master_translator"
Info: F2H_Mem_Window_00000000_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "F2H_Mem_Window_00000000_expanded_master_agent"
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: F2H_Mem_Window_00000000_expanded_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "F2H_Mem_Window_00000000_expanded_master_limiter"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: VGA_Subsystem_char_buffer_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "VGA_Subsystem_char_buffer_slave_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_address_alignment.sv
Info: VGA_Subsystem_char_buffer_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "VGA_Subsystem_char_buffer_slave_agent"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_burst_uncompressor.sv
Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "VGA_Subsystem_char_buffer_slave_agent_rsp_fifo"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: VGA_Subsystem_char_buffer_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "VGA_Subsystem_char_buffer_slave_burst_adapter"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/verbosity_pkg.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/avalon_utilities_pkg.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_avalon_clock_source.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/submodules/altera_avalon_reset_source.sv
Info: video_pll: Generating simgen model
Info: video_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Sep 25 09:39:50 2023 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Mon Sep 25 09:39:50 2023 Info: Command: quartus_map Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected Info (12021): Found 1 design units, including 1 entities, in source file computer_system_vga_subsystem_vga_pll_video_pll.v     Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 2 Info (12127): Elaborating entity "Computer_System_VGA_Subsystem_VGA_PLL_video_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0070_video_pll_gen/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v Line: 91     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "3"     Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4778 megabytes     Info: Processing ended: Mon Sep 25 09:39:59 2023     Info: Elapsed time: 00:00:09     Info: Total CPU time (on all processors): 00:00:01 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4647 megabytes     Info: Processing ended: Mon Sep 25 09:39:59 2023     Info: Elapsed time: 00:00:09     Info: Total CPU time (on all processors): 00:00:02
Info: video_pll: Simgen was successful
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 85 modules, 135 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System\Computer_System.spd" --output-directory="C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System\Computer_System.spd --output-directory=C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	71 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System.qsys" --block-symbol-file --output-directory="C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_ADCL_Dat [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_ADCL_Dat
Progress: Adding Audio_DACL_Dat [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_DACL_Dat
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Audio_ctrl [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_ctrl
Progress: Adding Audio_space [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_space
Progress: Adding Expansion_JP1 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding Expansion_JP2 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP2
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 18.0]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System.qsys" --synthesis=VERILOG --output-directory="C:\Users\grue\OneDrive - Kansas State University\Documents\Courses\ECE 643\DE1-SoC_Computer\DE1-SoC_Computer_KSU\quartus\Computer_System\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 18.0]
Progress: Parameterizing module Audio
Progress: Adding Audio_ADCL_Dat [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_ADCL_Dat
Progress: Adding Audio_DACL_Dat [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_DACL_Dat
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Audio_ctrl [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_ctrl
Progress: Adding Audio_space [altera_avalon_pio 18.1]
Progress: Parameterizing module Audio_space
Progress: Adding Expansion_JP1 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding Expansion_JP2 [altera_avalon_pio 18.1]
Progress: Parameterizing module Expansion_JP2
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 18.0]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 18.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: Computer_System.Audio_ADCL_Dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Computer_System.Audio_space: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info: AV_Config: Starting Generation of Audio and Video Config
Info: AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info: Audio_ADCL_Dat: Starting RTL generation for module 'Computer_System_Audio_ADCL_Dat'
Info: Audio_ADCL_Dat:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ADCL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0076_Audio_ADCL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0076_Audio_ADCL_Dat_gen//Computer_System_Audio_ADCL_Dat_component_configuration.pl  --do_build_sim=0  ]
Info: Audio_ADCL_Dat: Done RTL generation for module 'Computer_System_Audio_ADCL_Dat'
Info: Audio_ADCL_Dat: "Computer_System" instantiated altera_avalon_pio "Audio_ADCL_Dat"
Info: Audio_DACL_Dat: Starting RTL generation for module 'Computer_System_Audio_DACL_Dat'
Info: Audio_DACL_Dat:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_DACL_Dat --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0077_Audio_DACL_Dat_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0077_Audio_DACL_Dat_gen//Computer_System_Audio_DACL_Dat_component_configuration.pl  --do_build_sim=0  ]
Info: Audio_DACL_Dat: Done RTL generation for module 'Computer_System_Audio_DACL_Dat'
Info: Audio_DACL_Dat: "Computer_System" instantiated altera_avalon_pio "Audio_DACL_Dat"
Info: Audio_ctrl: Starting RTL generation for module 'Computer_System_Audio_ctrl'
Info: Audio_ctrl:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_ctrl --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0078_Audio_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0078_Audio_ctrl_gen//Computer_System_Audio_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: Audio_ctrl: Done RTL generation for module 'Computer_System_Audio_ctrl'
Info: Audio_ctrl: "Computer_System" instantiated altera_avalon_pio "Audio_ctrl"
Info: Audio_space: Starting RTL generation for module 'Computer_System_Audio_space'
Info: Audio_space:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Audio_space --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0079_Audio_space_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0079_Audio_space_gen//Computer_System_Audio_space_component_configuration.pl  --do_build_sim=0  ]
Info: Audio_space: Done RTL generation for module 'Computer_System_Audio_space'
Info: Audio_space: "Computer_System" instantiated altera_avalon_pio "Audio_space"
Info: F2H_Mem_Window_00000000: "Computer_System" instantiated altera_address_span_extender "F2H_Mem_Window_00000000"
Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0081_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0081_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info: HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info: LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0082_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0082_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info: LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info: Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0083_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0083_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info: Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info: Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0085_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0085_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info: Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0086_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0086_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info: SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0087_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/grue/AppData/Local/Temp/alt9625_1444785780309712673.dir/0087_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info: Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info: mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "Computer_System" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info: VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info: VGA_Char_Buffer: Starting Generation of Character Buffer
Info: VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info: VGA_Controller: Starting Generation of VGA Controller
Info: VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info: VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info: VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info: VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info: VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info: VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info: VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info: VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info: F2H_Mem_Window_00000000_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "F2H_Mem_Window_00000000_expanded_master_translator"
Info: F2H_Mem_Window_00000000_expanded_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "F2H_Mem_Window_00000000_expanded_master_agent"
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: F2H_Mem_Window_00000000_expanded_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "F2H_Mem_Window_00000000_expanded_master_limiter"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: VGA_Subsystem_char_buffer_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "VGA_Subsystem_char_buffer_slave_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: VGA_Subsystem_char_buffer_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "VGA_Subsystem_char_buffer_slave_agent"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: VGA_Subsystem_char_buffer_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "VGA_Subsystem_char_buffer_slave_agent_rsp_fifo"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: VGA_Subsystem_char_buffer_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "VGA_Subsystem_char_buffer_slave_burst_adapter"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/grue/OneDrive - Kansas State University/Documents/Courses/ECE 643/DE1-SoC_Computer/DE1-SoC_Computer_KSU/quartus/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: Computer_System: Done "Computer_System" with 85 modules, 167 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
