# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile {/home/gabriel-lucas/Documentos/Quartus/RISC-V Single-Cycle Verilog/tb_instruction_memory.v}
run -all
# No Design Loaded!
vlog Instruction_Memory.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:16:31 on Apr 18,2025
# vlog -reportprogress 300 Instruction_Memory.v 
# -- Compiling module Instruction_Memory
# 
# Top level modules:
# 	Instruction_Memory
# End time: 01:16:31 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog tb_instruction_memory.v
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:16:43 on Apr 18,2025
# vlog -reportprogress 300 tb_instruction_memory.v 
# -- Compiling module tb_instruction_memory
# 
# Top level modules:
# 	tb_instruction_memory
# End time: 01:16:43 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tb_instruction_memory.v
# OpenFile tb_instruction_memory.v
run -all
# No Design Loaded!
do sim.do
# Cannot open macro file: sim.do
vsim tb_instruction_memory.v
# OpenFile tb_instruction_memory.v
vsim Instruction_Memory.v
# OpenFile Instruction_Memory.v
add wave Instruction_Memory.v
view -new schematic
# .main_pane.schematic.interior.cs.body.pw.df.c
