--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml RISC.twx RISC.ncd -o RISC.twr RISC.pcf

Design file:              RISC.ncd
Physical constraint file: RISC.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    7.788(R)|      SLOW  |    1.031(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock MEMCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    0.369(R)|      FAST  |    2.719(R)|      SLOW  |MEMCLK_BUFGP      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
PC<0>       |        10.340(R)|      SLOW  |         3.464(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<1>       |        10.555(R)|      SLOW  |         3.552(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<2>       |        10.344(R)|      SLOW  |         3.471(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<3>       |        10.631(R)|      SLOW  |         3.576(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<4>       |        10.313(R)|      SLOW  |         3.453(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<5>       |        10.400(R)|      SLOW  |         3.479(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<6>       |        10.238(R)|      SLOW  |         3.416(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<7>       |        10.100(R)|      SLOW  |         3.376(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<8>       |         9.978(R)|      SLOW  |         3.344(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<9>       |        10.455(R)|      SLOW  |         3.486(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<10>      |         9.727(R)|      SLOW  |         3.164(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<11>      |        10.031(R)|      SLOW  |         3.287(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<12>      |         9.973(R)|      SLOW  |         3.271(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<13>      |         9.779(R)|      SLOW  |         3.201(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<14>      |         9.770(R)|      SLOW  |         3.163(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<15>      |         9.903(R)|      SLOW  |         3.210(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<16>      |         9.831(R)|      SLOW  |         3.217(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<17>      |         9.832(R)|      SLOW  |         3.213(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<18>      |         9.732(R)|      SLOW  |         3.161(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<19>      |         9.868(R)|      SLOW  |         3.228(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<20>      |        10.126(R)|      SLOW  |         3.342(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<21>      |         9.962(R)|      SLOW  |         3.268(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<22>      |        10.255(R)|      SLOW  |         3.374(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<23>      |        10.105(R)|      SLOW  |         3.325(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<24>      |        10.160(R)|      SLOW  |         3.347(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<25>      |        10.362(R)|      SLOW  |         3.448(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<26>      |         9.978(R)|      SLOW  |         3.281(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<27>      |        10.039(R)|      SLOW  |         3.319(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<28>      |        10.255(R)|      SLOW  |         3.357(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<29>      |        10.349(R)|      SLOW  |         3.463(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<30>      |        10.176(R)|      SLOW  |         3.366(R)|      FAST  |CLK_BUFGP         |   0.000|
PC<31>      |        10.136(R)|      SLOW  |         3.323(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<0>   |        11.246(R)|      SLOW  |         3.841(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<1>   |        11.271(R)|      SLOW  |         3.798(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<2>   |        11.151(R)|      SLOW  |         3.766(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<3>   |        11.121(R)|      SLOW  |         3.725(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<4>   |        10.115(R)|      SLOW  |         3.368(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<5>   |        10.201(R)|      SLOW  |         3.436(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<6>   |        10.186(R)|      SLOW  |         3.438(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<7>   |        10.206(R)|      SLOW  |         3.434(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<8>   |        10.691(R)|      SLOW  |         3.547(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<9>   |        11.211(R)|      SLOW  |         3.705(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<10>  |        10.985(R)|      SLOW  |         3.618(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<11>  |        11.213(R)|      SLOW  |         3.771(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<12>  |        10.310(R)|      SLOW  |         3.408(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<13>  |        10.175(R)|      SLOW  |         3.363(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<14>  |        10.358(R)|      SLOW  |         3.434(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<15>  |        10.234(R)|      SLOW  |         3.400(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<16>  |         9.776(R)|      SLOW  |         3.233(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<17>  |         9.993(R)|      SLOW  |         3.300(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<18>  |        11.796(R)|      SLOW  |         4.053(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<19>  |        11.836(R)|      SLOW  |         4.086(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<20>  |        11.528(R)|      SLOW  |         3.954(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<21>  |        11.615(R)|      SLOW  |         3.984(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<22>  |        11.506(R)|      SLOW  |         3.961(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<23>  |        11.414(R)|      SLOW  |         3.941(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<24>  |        11.770(R)|      SLOW  |         4.011(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<25>  |        11.462(R)|      SLOW  |         3.969(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<26>  |        11.518(R)|      SLOW  |         3.979(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<27>  |        11.212(R)|      SLOW  |         3.890(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<28>  |        11.362(R)|      SLOW  |         4.028(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<29>  |        10.953(R)|      SLOW  |         3.820(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<30>  |        11.224(R)|      SLOW  |         3.990(R)|      FAST  |CLK_BUFGP         |   0.000|
resOut<31>  |        10.760(R)|      SLOW  |         3.680(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.906|         |         |         |
MEMCLK         |   17.096|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MEMCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.925|         |         |         |
MEMCLK         |   14.665|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 10 13:05:34 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 793 MB



