<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RegisterFile_part1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUSTAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUtest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CONTROL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CONTROL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECODE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DECODE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DECODE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DECSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DECSTAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dir_or_Zerof.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dir_or_Zerof.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Dir_or_Zerof.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IFSTAGE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IFSTAGE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IFSTAGE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IFSTAGE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IFSTAGE.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IFSTAGE.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IFSTAGE.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IFSTAGE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IFSTAGE.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IFSTAGE_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFSTAGE_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IFSTAGE_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFSTAGE_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IFSTAGE_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IFSTAGE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Imm_conv_16_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Imm_conv_16_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Imm_conv_16_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Immed_sel.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Immed_sel.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Immed_sel.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMSTAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMSTAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMSTAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX2_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX2_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX2_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX2_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX2_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PROCESSOR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PROCESSOR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PROCESSOR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PROCESSOR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROCESSOR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PROCESSOR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PROCESSOR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PROCESSOR_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROCESSOR_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PROCESSOR_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROCESSOR_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PROCESSOR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROMmem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ROMmem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ROMmem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROMmem_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROMmem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decoder32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dem_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="dem_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dem_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="demux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="demux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="demux.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memtest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memtest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memtest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="register.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="register.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="register.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="register.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="register.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="register.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="register.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerPC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registerPC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registerPC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="register_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="register_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registerfile.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registerfile.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="registerfile.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="registerfile.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerfile.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="registerfile.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registerfile.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registerfile.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registerfile_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registerfile_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="registerfile_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerfile_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registerfile_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1639582841" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1639582841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642171179" xil_pn:in_ck="-283276620489876219" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1642171179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUSTAGE.v"/>
      <outfile xil_pn:name="ALUtest.v"/>
      <outfile xil_pn:name="CONTROL.v"/>
      <outfile xil_pn:name="CONTROL_tb.v"/>
      <outfile xil_pn:name="DECSTAGE.v"/>
      <outfile xil_pn:name="Dir_or_ZeroF.v"/>
      <outfile xil_pn:name="IFSTAGE.v"/>
      <outfile xil_pn:name="IFSTAGE_tb.v"/>
      <outfile xil_pn:name="Imm_conv_16_32.v"/>
      <outfile xil_pn:name="MEMSTAGE.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX2_1.v"/>
      <outfile xil_pn:name="MUX2_1_5b.v"/>
      <outfile xil_pn:name="PROCESSOR.v"/>
      <outfile xil_pn:name="PROCESSOR_tb.v"/>
      <outfile xil_pn:name="ROMmem.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="decoder32.v"/>
      <outfile xil_pn:name="dem_test.v"/>
      <outfile xil_pn:name="memtest.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="registerPC.v"/>
      <outfile xil_pn:name="registerfile.v"/>
      <outfile xil_pn:name="registerfile_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1642010752" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4326109051461101356" xil_pn:start_ts="1642010752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642010752" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4167186721958254314" xil_pn:start_ts="1642010752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642005407" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1702951444605245976" xil_pn:start_ts="1642005407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1642171179" xil_pn:in_ck="-283276620489876219" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1642171179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUSTAGE.v"/>
      <outfile xil_pn:name="ALUtest.v"/>
      <outfile xil_pn:name="CONTROL.v"/>
      <outfile xil_pn:name="CONTROL_tb.v"/>
      <outfile xil_pn:name="DECSTAGE.v"/>
      <outfile xil_pn:name="Dir_or_ZeroF.v"/>
      <outfile xil_pn:name="IFSTAGE.v"/>
      <outfile xil_pn:name="IFSTAGE_tb.v"/>
      <outfile xil_pn:name="Imm_conv_16_32.v"/>
      <outfile xil_pn:name="MEMSTAGE.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX2_1.v"/>
      <outfile xil_pn:name="MUX2_1_5b.v"/>
      <outfile xil_pn:name="PROCESSOR.v"/>
      <outfile xil_pn:name="PROCESSOR_tb.v"/>
      <outfile xil_pn:name="ROMmem.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="decoder32.v"/>
      <outfile xil_pn:name="dem_test.v"/>
      <outfile xil_pn:name="memtest.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="registerPC.v"/>
      <outfile xil_pn:name="registerfile.v"/>
      <outfile xil_pn:name="registerfile_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1642171184" xil_pn:in_ck="-283276620489876219" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6190973549219787529" xil_pn:start_ts="1642171179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESSOR_tb_beh.prj"/>
      <outfile xil_pn:name="PROCESSOR_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1643042366" xil_pn:in_ck="3121125618359763349" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1670178602411148044" xil_pn:start_ts="1643042366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PROCESSOR_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1639427617" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1639427617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641493790" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7519855938861421771" xil_pn:start_ts="1641493790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641493790" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1702951444605245976" xil_pn:start_ts="1641493790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641493790" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1641493790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641493790" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5322883776828853623" xil_pn:start_ts="1641493790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641493790" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311098429560" xil_pn:start_ts="1641493790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641493790" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3508089713331494494" xil_pn:start_ts="1641493790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641911690" xil_pn:in_ck="-2379950991114980810" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="2431558340362316583" xil_pn:start_ts="1641911676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IFSTAGE.ngr"/>
      <outfile xil_pn:name="PROCESSOR.lso"/>
      <outfile xil_pn:name="PROCESSOR.ngc"/>
      <outfile xil_pn:name="PROCESSOR.ngr"/>
      <outfile xil_pn:name="PROCESSOR.prj"/>
      <outfile xil_pn:name="PROCESSOR.stx"/>
      <outfile xil_pn:name="PROCESSOR.syr"/>
      <outfile xil_pn:name="PROCESSOR.xst"/>
      <outfile xil_pn:name="PROCESSOR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="register.ngr"/>
      <outfile xil_pn:name="registerfile.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
