{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529504850952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529504850962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 20 15:27:30 2018 " "Processing started: Wed Jun 20 15:27:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529504850962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504850962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Soft-core_CPU -c CPU_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Soft-core_CPU -c CPU_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504850962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529504851681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529504851681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_18_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_18_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_18_INPUTS " "Found entity 1: OR_GATE_18_INPUTS" {  } { { "gates/OR_GATE_18_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_18_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_quartus_16.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_quartus_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_QUARTUS_16 " "Found entity 1: ROM_QUARTUS_16" {  } { { "ROM_QUARTUS_16.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_QUARTUS_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_quartus_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_quartus_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_QUARTUS_16 " "Found entity 1: RAM_QUARTUS_16" {  } { { "RAM_QUARTUS_16.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_QUARTUS_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/top_level_processor_with_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/top_level_processor_with_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_level_processor_with_wrapper " "Found entity 1: Top_level_processor_with_wrapper" {  } { { "circuit/Top_level_processor_with_wrapper.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Top_level_processor_with_wrapper.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "circuit/State_machine.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/right_shift_block.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/right_shift_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 RIGHT_SHIFT_BLOCK " "Found entity 1: RIGHT_SHIFT_BLOCK" {  } { { "circuit/RIGHT_SHIFT_BLOCK.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/processor_ctrl_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/processor_ctrl_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESSOR_CTRL_UNIT " "Found entity 1: PROCESSOR_CTRL_UNIT" {  } { { "circuit/PROCESSOR_CTRL_UNIT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/pc_ram_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/pc_ram_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_RAM_DECODER " "Found entity 1: PC_RAM_DECODER" {  } { { "circuit/PC_RAM_DECODER.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/left_shift_block.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/left_shift_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEFT_SHIFT_BLOCK " "Found entity 1: LEFT_SHIFT_BLOCK" {  } { { "circuit/LEFT_SHIFT_BLOCK.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/LEFT_SHIFT_BLOCK.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/flag_register.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/flag_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLAG_REGISTER " "Found entity 1: FLAG_REGISTER" {  } { { "circuit/FLAG_REGISTER.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/FLAG_REGISTER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/ctrl_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/ctrl_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTRL_DECODER " "Found entity 1: CTRL_DECODER" {  } { { "circuit/CTRL_DECODER.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/cpu_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/cpu_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_REGISTERS " "Found entity 1: CPU_REGISTERS" {  } { { "circuit/CPU_REGISTERS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/cond_flag_chk.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/cond_flag_chk.v" { { "Info" "ISGN_ENTITY_NAME" "1 COND_FLAG_CHK " "Found entity 1: COND_FLAG_CHK" {  } { { "circuit/COND_FLAG_CHK.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_FLAG_CHK.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "circuit/ALU.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper/soft_core_cpu_wrapper_top.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper/soft_core_cpu_wrapper_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soft_core_CPU_wrapper_top " "Found entity 1: Soft_core_CPU_wrapper_top" {  } { { "wrapper/Soft_core_CPU_wrapper_top.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper/pluse_gen_extra_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper/pluse_gen_extra_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 pluse_gen_extra_delay " "Found entity 1: pluse_gen_extra_delay" {  } { { "wrapper/pluse_gen_extra_delay.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/pluse_gen_extra_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper/pluse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper/pluse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pluse_gen " "Found entity 1: pluse_gen" {  } { { "wrapper/pluse_gen.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/pluse_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper/output_display.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper/output_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Soft_core_CPU_output_display " "Found entity 1: Soft_core_CPU_output_display" {  } { { "wrapper/output_display.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/output_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper/hex27seg.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper/hex27seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex27seg " "Found entity 1: hex27seg" {  } { { "wrapper/hex27seg.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/hex27seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper/cpu_en_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper/cpu_en_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_EN_GEN " "Found entity 1: CPU_EN_GEN" {  } { { "wrapper/CPU_EN_CTRL.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/CPU_EN_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shifter_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shifter_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_32_bit " "Found entity 1: Shifter_32_bit" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "arithmetic/FullAdder.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/FullAdder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "arithmetic/Comparator.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Comparator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "arithmetic/Adder.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Adder.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base/logisimtickgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file base/logisimtickgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimTickGenerator " "Found entity 1: LogisimTickGenerator" {  } { { "base/LogisimTickGenerator.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimTickGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base/logisimclockcomponent.v 1 1 " "Found 1 design units, including 1 entities, in source file base/logisimclockcomponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimClockComponent " "Found entity 1: LogisimClockComponent" {  } { { "base/LogisimClockComponent.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimClockComponent.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869197 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "circuit/ROM_on_Quartus.v " "Can't analyze file -- file circuit/ROM_on_Quartus.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1529504869204 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "circuit/RAM_on_Quartus.v " "Can't analyze file -- file circuit/RAM_on_Quartus.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1529504869210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/ram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/ram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_INTERFACE " "Found entity 1: RAM_INTERFACE" {  } { { "circuit/RAM_interface.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/decoder_state_machine_combination_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/decoder_state_machine_combination_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_state_machine_combination_circuit " "Found entity 1: Decoder_state_machine_combination_circuit" {  } { { "circuit/Decoder_state_machine_combination_circuit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Decoder_state_machine_combination_circuit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/decoder_alu_reg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/decoder_alu_reg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_ALU_Reg_Ctrl " "Found entity 1: Decoder_ALU_Reg_Ctrl" {  } { { "circuit/Decoder_ALU_Reg_Ctrl.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Decoder_ALU_Reg_Ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/cpu_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/cpu_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_REG " "Found entity 1: CPU_REG" {  } { { "circuit/CPU_REG.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REG.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869224 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 CPU_main.v(127) " "Verilog HDL Expression warning at CPU_main.v(127): truncated literal to match 32 bits" {  } { { "circuit/CPU_main.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1529504869228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/cpu_main.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/cpu_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_main " "Found entity 1: CPU_main" {  } { { "circuit/CPU_main.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/condition_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/condition_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Reg " "Found entity 1: Condition_Reg" {  } { { "circuit/Condition_Reg.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/Condition_Reg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/cond_chk.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/cond_chk.v" { { "Info" "ISGN_ENTITY_NAME" "1 COND_CHK " "Found entity 1: COND_CHK" {  } { { "circuit/COND_CHK.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_CHK.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/alu_right_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/alu_right_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_RIGHT_SHIFT " "Found entity 1: ALU_RIGHT_SHIFT" {  } { { "circuit/ALU_RIGHT_SHIFT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_RIGHT_SHIFT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/alu_left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/alu_left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_LEFT_SHIFT " "Found entity 1: ALU_LEFT_SHIFT" {  } { { "circuit/ALU_LEFT_SHIFT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_LEFT_SHIFT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/alu_enhanced.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/alu_enhanced.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_enhanced " "Found entity 1: ALU_enhanced" {  } { { "circuit/ALU_enhanced.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_enhanced.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit/alu_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file circuit/alu_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ADDER " "Found entity 1: ALU_ADDER" {  } { { "circuit/ALU_ADDER.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/xor_gate_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/xor_gate_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_GATE_ONEHOT " "Found entity 1: XOR_GATE_ONEHOT" {  } { { "gates/XOR_GATE_ONEHOT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_ONEHOT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869256 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit XOR_GATE_BUS_ONEHOT.v(51) " "Verilog HDL Declaration warning at XOR_GATE_BUS_ONEHOT.v(51): \"bit\" is SystemVerilog-2005 keyword" {  } { { "gates/XOR_GATE_BUS_ONEHOT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_BUS_ONEHOT.v" 51 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1529504869259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/xor_gate_bus_onehot.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/xor_gate_bus_onehot.v" { { "Info" "ISGN_ENTITY_NAME" "1 XOR_GATE_BUS_ONEHOT " "Found entity 1: XOR_GATE_BUS_ONEHOT" {  } { { "gates/XOR_GATE_BUS_ONEHOT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_BUS_ONEHOT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_BUS " "Found entity 1: OR_GATE_BUS" {  } { { "gates/OR_GATE_BUS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_BUS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_17_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_17_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_17_INPUTS " "Found entity 1: OR_GATE_17_INPUTS" {  } { { "gates/OR_GATE_17_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_17_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_9_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_9_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_9_INPUTS " "Found entity 1: OR_GATE_9_INPUTS" {  } { { "gates/OR_GATE_9_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_9_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_7_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_7_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_7_INPUTS " "Found entity 1: OR_GATE_7_INPUTS" {  } { { "gates/OR_GATE_7_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_7_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_6_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_6_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_6_INPUTS " "Found entity 1: OR_GATE_6_INPUTS" {  } { { "gates/OR_GATE_6_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_6_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_5_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_5_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_5_INPUTS " "Found entity 1: OR_GATE_5_INPUTS" {  } { { "gates/OR_GATE_5_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_5_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_4_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_4_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_4_INPUTS " "Found entity 1: OR_GATE_4_INPUTS" {  } { { "gates/OR_GATE_4_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_4_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate_3_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate_3_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE_3_INPUTS " "Found entity 1: OR_GATE_3_INPUTS" {  } { { "gates/OR_GATE_3_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_3_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Found entity 1: OR_GATE" {  } { { "gates/OR_GATE.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/not_gate_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/not_gate_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_GATE_BUS " "Found entity 1: NOT_GATE_BUS" {  } { { "gates/NOT_GATE_BUS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NOT_GATE_BUS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_GATE " "Found entity 1: NOT_GATE" {  } { { "gates/NOT_GATE.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NOT_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/nand_gate_5_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/nand_gate_5_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_GATE_5_INPUTS " "Found entity 1: NAND_GATE_5_INPUTS" {  } { { "gates/NAND_GATE_5_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_5_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/nand_gate_4_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/nand_gate_4_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_GATE_4_INPUTS " "Found entity 1: NAND_GATE_4_INPUTS" {  } { { "gates/NAND_GATE_4_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_4_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/nand_gate_3_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/nand_gate_3_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_GATE_3_INPUTS " "Found entity 1: NAND_GATE_3_INPUTS" {  } { { "gates/NAND_GATE_3_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_3_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_BUS " "Found entity 1: AND_GATE_BUS" {  } { { "gates/AND_GATE_BUS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_BUS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_10_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_10_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_10_INPUTS " "Found entity 1: AND_GATE_10_INPUTS" {  } { { "gates/AND_GATE_10_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_10_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_9_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_9_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_9_INPUTS " "Found entity 1: AND_GATE_9_INPUTS" {  } { { "gates/AND_GATE_9_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_9_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_8_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_8_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_8_INPUTS " "Found entity 1: AND_GATE_8_INPUTS" {  } { { "gates/AND_GATE_8_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_8_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_7_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_7_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_7_INPUTS " "Found entity 1: AND_GATE_7_INPUTS" {  } { { "gates/AND_GATE_7_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_7_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_6_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_6_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_6_INPUTS " "Found entity 1: AND_GATE_6_INPUTS" {  } { { "gates/AND_GATE_6_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_6_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_5_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_5_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_5_INPUTS " "Found entity 1: AND_GATE_5_INPUTS" {  } { { "gates/AND_GATE_5_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_5_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_4_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_4_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_4_INPUTS " "Found entity 1: AND_GATE_4_INPUTS" {  } { { "gates/AND_GATE_4_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_4_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate_3_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate_3_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE_3_INPUTS " "Found entity 1: AND_GATE_3_INPUTS" {  } { { "gates/AND_GATE_3_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_3_INPUTS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates/and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file gates/and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Found entity 1: AND_GATE" {  } { { "gates/AND_GATE.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/register_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/register_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FLIP_FLOP " "Found entity 1: REGISTER_FLIP_FLOP" {  } { { "memory/REGISTER_FLIP_FLOP.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/memory/REGISTER_FLIP_FLOP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexers/multiplexer_bus_16.v 1 1 " "Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_16 " "Found entity 1: Multiplexer_bus_16" {  } { { "plexers/Multiplexer_bus_16.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexers/multiplexer_bus_8.v 1 1 " "Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_8 " "Found entity 1: Multiplexer_bus_8" {  } { { "plexers/Multiplexer_bus_8.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexers/multiplexer_bus_4.v 1 1 " "Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_4 " "Found entity 1: Multiplexer_bus_4" {  } { { "plexers/Multiplexer_bus_4.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexers/multiplexer_bus_2.v 1 1 " "Found 1 design units, including 1 entities, in source file plexers/multiplexer_bus_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_bus_2 " "Found entity 1: Multiplexer_bus_2" {  } { { "plexers/Multiplexer_bus_2.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_bus_2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexers/multiplexer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file plexers/multiplexer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2 " "Found entity 1: Multiplexer_2" {  } { { "plexers/Multiplexer_2.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Multiplexer_2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plexers/decoder_16.v 1 1 " "Found 1 design units, including 1 entities, in source file plexers/decoder_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_16 " "Found entity 1: Decoder_16" {  } { { "plexers/Decoder_16.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/plexers/Decoder_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel/logisimtoplevelshell.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel/logisimtoplevelshell.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogisimToplevelShell " "Found entity 1: LogisimToplevelShell" {  } { { "toplevel/LogisimToplevelShell.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/LogisimToplevelShell.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel/processor_top_shell.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel/processor_top_shell.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_top_shell " "Found entity 1: processor_top_shell" {  } { { "toplevel/processor_top_shell.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper/en_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper/en_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_buffer " "Found entity 1: en_buffer" {  } { { "wrapper/EN_BUFF.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/EN_BUFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_CPU " "Found entity 1: ROM_CPU" {  } { { "ROM_CPU.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_CPU " "Found entity 1: RAM_CPU" {  } { { "RAM_CPU.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504869370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504869370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_top_shell " "Elaborating entity \"processor_top_shell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529504869534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogisimTickGenerator LogisimTickGenerator:LogisimTickGenerator_0 " "Elaborating entity \"LogisimTickGenerator\" for hierarchy \"LogisimTickGenerator:LogisimTickGenerator_0\"" {  } { { "toplevel/processor_top_shell.v" "LogisimTickGenerator_0" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 LogisimTickGenerator.v(46) " "Verilog HDL assignment warning at LogisimTickGenerator.v(46): truncated value with size 32 to match size of target (26)" {  } { { "base/LogisimTickGenerator.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimTickGenerator.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869534 "|processor_top_shell|LogisimTickGenerator:LogisimTickGenerator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogisimClockComponent LogisimClockComponent:CLOCKGEN_0 " "Elaborating entity \"LogisimClockComponent\" for hierarchy \"LogisimClockComponent:CLOCKGEN_0\"" {  } { { "toplevel/processor_top_shell.v" "CLOCKGEN_0" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LogisimClockComponent.v(57) " "Verilog HDL assignment warning at LogisimClockComponent.v(57): truncated value with size 32 to match size of target (1)" {  } { { "base/LogisimClockComponent.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/base/LogisimClockComponent.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 "|processor_top_shell|LogisimClockComponent:CLOCKGEN_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soft_core_CPU_wrapper_top Soft_core_CPU_wrapper_top:CPU_wrapper " "Elaborating entity \"Soft_core_CPU_wrapper_top\" for hierarchy \"Soft_core_CPU_wrapper_top:CPU_wrapper\"" {  } { { "toplevel/processor_top_shell.v" "CPU_wrapper" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex27seg Soft_core_CPU_wrapper_top:CPU_wrapper\|hex27seg:PC_display1 " "Elaborating entity \"hex27seg\" for hierarchy \"Soft_core_CPU_wrapper_top:CPU_wrapper\|hex27seg:PC_display1\"" {  } { { "wrapper/Soft_core_CPU_wrapper_top.v" "PC_display1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pluse_gen_extra_delay Soft_core_CPU_wrapper_top:CPU_wrapper\|pluse_gen_extra_delay:pluse_gen_extra_delay " "Elaborating entity \"pluse_gen_extra_delay\" for hierarchy \"Soft_core_CPU_wrapper_top:CPU_wrapper\|pluse_gen_extra_delay:pluse_gen_extra_delay\"" {  } { { "wrapper/Soft_core_CPU_wrapper_top.v" "pluse_gen_extra_delay" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soft_core_CPU_output_display Soft_core_CPU_wrapper_top:CPU_wrapper\|Soft_core_CPU_output_display:CPU_output_display " "Elaborating entity \"Soft_core_CPU_output_display\" for hierarchy \"Soft_core_CPU_wrapper_top:CPU_wrapper\|Soft_core_CPU_output_display:CPU_output_display\"" {  } { { "wrapper/Soft_core_CPU_wrapper_top.v" "CPU_output_display" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_EN_GEN Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR " "Elaborating entity \"CPU_EN_GEN\" for hierarchy \"Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\"" {  } { { "wrapper/Soft_core_CPU_wrapper_top.v" "CPU_EN_GENERATOR" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/Soft_core_CPU_wrapper_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CPU_EN_BUFF CPU_EN_CTRL.v(35) " "Verilog HDL Always Construct warning at CPU_EN_CTRL.v(35): variable \"CPU_EN_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "wrapper/CPU_EN_CTRL.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/CPU_EN_CTRL.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529504869544 "|processor_top_shell|Soft_core_CPU_wrapper_top:CPU_wrapper|CPU_EN_GEN:CPU_EN_GENERATOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pluse_gen Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|pluse_gen:ONCE_CPU_EN_pulse_gen " "Elaborating entity \"pluse_gen\" for hierarchy \"Soft_core_CPU_wrapper_top:CPU_wrapper\|CPU_EN_GEN:CPU_EN_GENERATOR\|pluse_gen:ONCE_CPU_EN_pulse_gen\"" {  } { { "wrapper/CPU_EN_CTRL.v" "ONCE_CPU_EN_pulse_gen" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/wrapper/CPU_EN_CTRL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_main CPU_main:CPU_main_0 " "Elaborating entity \"CPU_main\" for hierarchy \"CPU_main:CPU_main_0\"" {  } { { "toplevel/processor_top_shell.v" "CPU_main_0" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/toplevel/processor_top_shell.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_2 CPU_main:CPU_main_0\|Multiplexer_bus_2:MUX_1 " "Elaborating entity \"Multiplexer_bus_2\" for hierarchy \"CPU_main:CPU_main_0\|Multiplexer_bus_2:MUX_1\"" {  } { { "circuit/CPU_main.v" "MUX_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU_main:CPU_main_0\|Adder:ADDER2C_1 " "Elaborating entity \"Adder\" for hierarchy \"CPU_main:CPU_main_0\|Adder:ADDER2C_1\"" {  } { { "circuit/CPU_main.v" "ADDER2C_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_2 CPU_main:CPU_main_0\|Multiplexer_bus_2:MUX_3 " "Elaborating entity \"Multiplexer_bus_2\" for hierarchy \"CPU_main:CPU_main_0\|Multiplexer_bus_2:MUX_3\"" {  } { { "circuit/CPU_main.v" "MUX_3" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_GATE_4_INPUTS CPU_main:CPU_main_0\|NAND_GATE_4_INPUTS:GATE_1 " "Elaborating entity \"NAND_GATE_4_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|NAND_GATE_4_INPUTS:GATE_1\"" {  } { { "circuit/CPU_main.v" "GATE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NAND_GATE_4_INPUTS.v(46) " "Verilog HDL assignment warning at NAND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4)" {  } { { "gates/NAND_GATE_4_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_4_INPUTS.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869564 "|processor_top_shell|CPU_main:CPU_main_0|NAND_GATE_4_INPUTS:GATE_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_4 CPU_main:CPU_main_0\|Multiplexer_bus_4:MUX_4 " "Elaborating entity \"Multiplexer_bus_4\" for hierarchy \"CPU_main:CPU_main_0\|Multiplexer_bus_4:MUX_4\"" {  } { { "circuit/CPU_main.v" "MUX_4" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU_main:CPU_main_0\|ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\"" {  } { { "circuit/CPU_main.v" "ALU_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_8 CPU_main:CPU_main_0\|ALU:ALU_1\|Multiplexer_bus_8:MUX_1 " "Elaborating entity \"Multiplexer_bus_8\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|Multiplexer_bus_8:MUX_1\"" {  } { { "circuit/ALU.v" "MUX_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator CPU_main:CPU_main_0\|ALU:ALU_1\|Comparator:Comparator_1 " "Elaborating entity \"Comparator\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|Comparator:Comparator_1\"" {  } { { "circuit/ALU.v" "Comparator_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_BUS CPU_main:CPU_main_0\|ALU:ALU_1\|AND_GATE_BUS:GATE_1 " "Elaborating entity \"AND_GATE_BUS\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|AND_GATE_BUS:GATE_1\"" {  } { { "circuit/ALU.v" "GATE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AND_GATE_BUS.v(41) " "Verilog HDL assignment warning at AND_GATE_BUS.v(41): truncated value with size 32 to match size of target (2)" {  } { { "gates/AND_GATE_BUS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_BUS.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869574 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_BUS:GATE_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_GATE_BUS_ONEHOT CPU_main:CPU_main_0\|ALU:ALU_1\|XOR_GATE_BUS_ONEHOT:GATE_2 " "Elaborating entity \"XOR_GATE_BUS_ONEHOT\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|XOR_GATE_BUS_ONEHOT:GATE_2\"" {  } { { "circuit/ALU.v" "GATE_2" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 XOR_GATE_BUS_ONEHOT.v(41) " "Verilog HDL assignment warning at XOR_GATE_BUS_ONEHOT.v(41): truncated value with size 32 to match size of target (2)" {  } { { "gates/XOR_GATE_BUS_ONEHOT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_BUS_ONEHOT.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|XOR_GATE_BUS_ONEHOT:GATE_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_BUS CPU_main:CPU_main_0\|ALU:ALU_1\|OR_GATE_BUS:GATE_3 " "Elaborating entity \"OR_GATE_BUS\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|OR_GATE_BUS:GATE_3\"" {  } { { "circuit/ALU.v" "GATE_3" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 OR_GATE_BUS.v(41) " "Verilog HDL assignment warning at OR_GATE_BUS.v(41): truncated value with size 32 to match size of target (2)" {  } { { "gates/OR_GATE_BUS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_BUS.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|OR_GATE_BUS:GATE_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2 CPU_main:CPU_main_0\|ALU:ALU_1\|Multiplexer_2:MUX_3 " "Elaborating entity \"Multiplexer_2\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|Multiplexer_2:MUX_3\"" {  } { { "circuit/ALU.v" "MUX_3" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_GATE_BUS CPU_main:CPU_main_0\|ALU:ALU_1\|NOT_GATE_BUS:GATE_4 " "Elaborating entity \"NOT_GATE_BUS\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|NOT_GATE_BUS:GATE_4\"" {  } { { "circuit/ALU.v" "GATE_4" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_5_INPUTS CPU_main:CPU_main_0\|ALU:ALU_1\|AND_GATE_5_INPUTS:GATE_5 " "Elaborating entity \"AND_GATE_5_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|AND_GATE_5_INPUTS:GATE_5\"" {  } { { "circuit/ALU.v" "GATE_5" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AND_GATE_5_INPUTS.v(49) " "Verilog HDL assignment warning at AND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5)" {  } { { "gates/AND_GATE_5_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_5_INPUTS.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RIGHT_SHIFT_BLOCK CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1 " "Elaborating entity \"RIGHT_SHIFT_BLOCK\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1\"" {  } { { "circuit/ALU.v" "RIGHT_SHIFT_BLOCK_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter_32_bit CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_1 " "Elaborating entity \"Shifter_32_bit\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_1\"" {  } { { "circuit/RIGHT_SHIFT_BLOCK.v" "Shifter_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Shifter_32_bit.v(57) " "Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Shifter_32_bit.v(70) " "Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shifter_32_bit.v(87) " "Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shifter_32_bit.v(104) " "Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Shifter_32_bit.v(121) " "Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter_32_bit CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_2 " "Elaborating entity \"Shifter_32_bit\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_2\"" {  } { { "circuit/RIGHT_SHIFT_BLOCK.v" "Shifter_2" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Shifter_32_bit.v(57) " "Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Shifter_32_bit.v(70) " "Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shifter_32_bit.v(87) " "Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shifter_32_bit.v(104) " "Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Shifter_32_bit.v(121) " "Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter_32_bit CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_3 " "Elaborating entity \"Shifter_32_bit\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_3\"" {  } { { "circuit/RIGHT_SHIFT_BLOCK.v" "Shifter_3" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RIGHT_SHIFT_BLOCK.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Shifter_32_bit.v(57) " "Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Shifter_32_bit.v(70) " "Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shifter_32_bit.v(87) " "Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shifter_32_bit.v(104) " "Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Shifter_32_bit.v(121) " "Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|RIGHT_SHIFT_BLOCK:RIGHT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ADDER CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1 " "Elaborating entity \"ALU_ADDER\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\"" {  } { { "circuit/ALU.v" "ALU_ADDER_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_GATE_ONEHOT CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|XOR_GATE_ONEHOT:GATE_1 " "Elaborating entity \"XOR_GATE_ONEHOT\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|XOR_GATE_ONEHOT:GATE_1\"" {  } { { "circuit/ALU_ADDER.v" "GATE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 XOR_GATE_ONEHOT.v(40) " "Verilog HDL assignment warning at XOR_GATE_ONEHOT.v(40): truncated value with size 32 to match size of target (2)" {  } { { "gates/XOR_GATE_ONEHOT.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/XOR_GATE_ONEHOT.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869594 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|XOR_GATE_ONEHOT:GATE_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_GATE CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|NOT_GATE:GATE_3 " "Elaborating entity \"NOT_GATE\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|NOT_GATE:GATE_3\"" {  } { { "circuit/ALU_ADDER.v" "GATE_3" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|FullAdder:ADDER2C_1 " "Elaborating entity \"FullAdder\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|FullAdder:ADDER2C_1\"" {  } { { "circuit/ALU_ADDER.v" "ADDER2C_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|Adder:ADDER2C_2 " "Elaborating entity \"Adder\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|Adder:ADDER2C_2\"" {  } { { "circuit/ALU_ADDER.v" "ADDER2C_2" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|OR_GATE:GATE_5 " "Elaborating entity \"OR_GATE\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|ALU_ADDER:ALU_ADDER_1\|OR_GATE:GATE_5\"" {  } { { "circuit/ALU_ADDER.v" "GATE_5" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU_ADDER.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 OR_GATE.v(40) " "Verilog HDL assignment warning at OR_GATE.v(40): truncated value with size 32 to match size of target (2)" {  } { { "gates/OR_GATE.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|ALU_ADDER:ALU_ADDER_1|OR_GATE:GATE_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEFT_SHIFT_BLOCK CPU_main:CPU_main_0\|ALU:ALU_1\|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1 " "Elaborating entity \"LEFT_SHIFT_BLOCK\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1\"" {  } { { "circuit/ALU.v" "LEFT_SHIFT_BLOCK_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/ALU.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter_32_bit CPU_main:CPU_main_0\|ALU:ALU_1\|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_1 " "Elaborating entity \"Shifter_32_bit\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_1\"" {  } { { "circuit/LEFT_SHIFT_BLOCK.v" "Shifter_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/LEFT_SHIFT_BLOCK.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Shifter_32_bit.v(57) " "Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Shifter_32_bit.v(70) " "Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shifter_32_bit.v(87) " "Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shifter_32_bit.v(104) " "Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Shifter_32_bit.v(121) " "Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter_32_bit CPU_main:CPU_main_0\|ALU:ALU_1\|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_2 " "Elaborating entity \"Shifter_32_bit\" for hierarchy \"CPU_main:CPU_main_0\|ALU:ALU_1\|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1\|Shifter_32_bit:Shifter_2\"" {  } { { "circuit/LEFT_SHIFT_BLOCK.v" "Shifter_2" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/LEFT_SHIFT_BLOCK.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Shifter_32_bit.v(57) " "Verilog HDL assignment warning at Shifter_32_bit.v(57): truncated value with size 32 to match size of target (1)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Shifter_32_bit.v(70) " "Verilog HDL assignment warning at Shifter_32_bit.v(70): truncated value with size 32 to match size of target (2)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shifter_32_bit.v(87) " "Verilog HDL assignment warning at Shifter_32_bit.v(87): truncated value with size 32 to match size of target (4)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shifter_32_bit.v(104) " "Verilog HDL assignment warning at Shifter_32_bit.v(104): truncated value with size 32 to match size of target (8)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Shifter_32_bit.v(121) " "Verilog HDL assignment warning at Shifter_32_bit.v(121): truncated value with size 32 to match size of target (16)" {  } { { "arithmetic/Shifter_32_bit.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/arithmetic/Shifter_32_bit.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 "|processor_top_shell|CPU_main:CPU_main_0|ALU:ALU_1|LEFT_SHIFT_BLOCK:LEFT_SHIFT_BLOCK_1|Shifter_32_bit:Shifter_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESSOR_CTRL_UNIT CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1 " "Elaborating entity \"PROCESSOR_CTRL_UNIT\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\"" {  } { { "circuit/CPU_main.v" "PROCESSOR_CTRL_UNIT_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_RAM_DECODER CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1 " "Elaborating entity \"PC_RAM_DECODER\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\"" {  } { { "circuit/PROCESSOR_CTRL_UNIT.v" "PC_RAM_DECODER_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_4_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE_4_INPUTS:GATE_3 " "Elaborating entity \"AND_GATE_4_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE_4_INPUTS:GATE_3\"" {  } { { "circuit/PC_RAM_DECODER.v" "GATE_3" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AND_GATE_4_INPUTS.v(46) " "Verilog HDL assignment warning at AND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4)" {  } { { "gates/AND_GATE_4_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_4_INPUTS.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869628 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_4_INPUTS:GATE_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_3_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE_3_INPUTS:GATE_4 " "Elaborating entity \"AND_GATE_3_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE_3_INPUTS:GATE_4\"" {  } { { "circuit/PC_RAM_DECODER.v" "GATE_4" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AND_GATE_3_INPUTS.v(43) " "Verilog HDL assignment warning at AND_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3)" {  } { { "gates/AND_GATE_3_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_3_INPUTS.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869631 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_3_INPUTS:GATE_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_5_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE_5_INPUTS:GATE_6 " "Elaborating entity \"AND_GATE_5_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE_5_INPUTS:GATE_6\"" {  } { { "circuit/PC_RAM_DECODER.v" "GATE_6" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AND_GATE_5_INPUTS.v(49) " "Verilog HDL assignment warning at AND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5)" {  } { { "gates/AND_GATE_5_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_5_INPUTS.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869634 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE_5_INPUTS:GATE_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE:GATE_7 " "Elaborating entity \"AND_GATE\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|PC_RAM_DECODER:PC_RAM_DECODER_1\|AND_GATE:GATE_7\"" {  } { { "circuit/PC_RAM_DECODER.v" "GATE_7" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PC_RAM_DECODER.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AND_GATE.v(40) " "Verilog HDL assignment warning at AND_GATE.v(40): truncated value with size 32 to match size of target (2)" {  } { { "gates/AND_GATE.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869634 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|PC_RAM_DECODER:PC_RAM_DECODER_1|AND_GATE:GATE_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COND_FLAG_CHK CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|COND_FLAG_CHK:COND_FLAG_CHK_1 " "Elaborating entity \"COND_FLAG_CHK\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|COND_FLAG_CHK:COND_FLAG_CHK_1\"" {  } { { "circuit/PROCESSOR_CTRL_UNIT.v" "COND_FLAG_CHK_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_6_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|COND_FLAG_CHK:COND_FLAG_CHK_1\|AND_GATE_6_INPUTS:GATE_16 " "Elaborating entity \"AND_GATE_6_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|COND_FLAG_CHK:COND_FLAG_CHK_1\|AND_GATE_6_INPUTS:GATE_16\"" {  } { { "circuit/COND_FLAG_CHK.v" "GATE_16" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_FLAG_CHK.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AND_GATE_6_INPUTS.v(52) " "Verilog HDL assignment warning at AND_GATE_6_INPUTS.v(52): truncated value with size 32 to match size of target (6)" {  } { { "gates/AND_GATE_6_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_6_INPUTS.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869654 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|AND_GATE_6_INPUTS:GATE_16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_18_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|COND_FLAG_CHK:COND_FLAG_CHK_1\|OR_GATE_18_INPUTS:GATE_19 " "Elaborating entity \"OR_GATE_18_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|COND_FLAG_CHK:COND_FLAG_CHK_1\|OR_GATE_18_INPUTS:GATE_19\"" {  } { { "circuit/COND_FLAG_CHK.v" "GATE_19" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/COND_FLAG_CHK.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 OR_GATE_18_INPUTS.v(88) " "Verilog HDL assignment warning at OR_GATE_18_INPUTS.v(88): truncated value with size 32 to match size of target (18)" {  } { { "gates/OR_GATE_18_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_18_INPUTS.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869664 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|COND_FLAG_CHK:COND_FLAG_CHK_1|OR_GATE_18_INPUTS:GATE_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_DECODER CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1 " "Elaborating entity \"CTRL_DECODER\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\"" {  } { { "circuit/PROCESSOR_CTRL_UNIT.v" "CTRL_DECODER_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_7_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_7_INPUTS:GATE_7 " "Elaborating entity \"OR_GATE_7_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_7_INPUTS:GATE_7\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_7" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 OR_GATE_7_INPUTS.v(55) " "Verilog HDL assignment warning at OR_GATE_7_INPUTS.v(55): truncated value with size 32 to match size of target (7)" {  } { { "gates/OR_GATE_7_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_7_INPUTS.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869714 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_7_INPUTS:GATE_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_9_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_9_INPUTS:GATE_14 " "Elaborating entity \"AND_GATE_9_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_9_INPUTS:GATE_14\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_14" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AND_GATE_9_INPUTS.v(61) " "Verilog HDL assignment warning at AND_GATE_9_INPUTS.v(61): truncated value with size 32 to match size of target (9)" {  } { { "gates/AND_GATE_9_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_9_INPUTS.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869726 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_9_INPUTS:GATE_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_GATE_5_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|NAND_GATE_5_INPUTS:GATE_26 " "Elaborating entity \"NAND_GATE_5_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|NAND_GATE_5_INPUTS:GATE_26\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_26" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 NAND_GATE_5_INPUTS.v(49) " "Verilog HDL assignment warning at NAND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5)" {  } { { "gates/NAND_GATE_5_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_5_INPUTS.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869734 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_5_INPUTS:GATE_26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_4 CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|Multiplexer_bus_4:MUX_1 " "Elaborating entity \"Multiplexer_bus_4\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|Multiplexer_bus_4:MUX_1\"" {  } { { "circuit/CTRL_DECODER.v" "MUX_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_8_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_8_INPUTS:GATE_35 " "Elaborating entity \"AND_GATE_8_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_8_INPUTS:GATE_35\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_35" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AND_GATE_8_INPUTS.v(58) " "Verilog HDL assignment warning at AND_GATE_8_INPUTS.v(58): truncated value with size 32 to match size of target (8)" {  } { { "gates/AND_GATE_8_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_8_INPUTS.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869734 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_8_INPUTS:GATE_35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_7_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_7_INPUTS:GATE_49 " "Elaborating entity \"AND_GATE_7_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_7_INPUTS:GATE_49\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_49" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AND_GATE_7_INPUTS.v(55) " "Verilog HDL assignment warning at AND_GATE_7_INPUTS.v(55): truncated value with size 32 to match size of target (7)" {  } { { "gates/AND_GATE_7_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_7_INPUTS.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869754 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_7_INPUTS:GATE_49"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_3_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_3_INPUTS:GATE_100 " "Elaborating entity \"OR_GATE_3_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_3_INPUTS:GATE_100\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_100" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 OR_GATE_3_INPUTS.v(43) " "Verilog HDL assignment warning at OR_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3)" {  } { { "gates/OR_GATE_3_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_3_INPUTS.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869804 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_3_INPUTS:GATE_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_GATE_3_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|NAND_GATE_3_INPUTS:GATE_114 " "Elaborating entity \"NAND_GATE_3_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|NAND_GATE_3_INPUTS:GATE_114\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_114" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 NAND_GATE_3_INPUTS.v(43) " "Verilog HDL assignment warning at NAND_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3)" {  } { { "gates/NAND_GATE_3_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/NAND_GATE_3_INPUTS.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869814 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|NAND_GATE_3_INPUTS:GATE_114"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_GATE_10_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_10_INPUTS:GATE_131 " "Elaborating entity \"AND_GATE_10_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|AND_GATE_10_INPUTS:GATE_131\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_131" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 AND_GATE_10_INPUTS.v(64) " "Verilog HDL assignment warning at AND_GATE_10_INPUTS.v(64): truncated value with size 32 to match size of target (10)" {  } { { "gates/AND_GATE_10_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/AND_GATE_10_INPUTS.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869829 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|AND_GATE_10_INPUTS:GATE_131"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_9_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_9_INPUTS:GATE_137 " "Elaborating entity \"OR_GATE_9_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_9_INPUTS:GATE_137\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_137" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 OR_GATE_9_INPUTS.v(61) " "Verilog HDL assignment warning at OR_GATE_9_INPUTS.v(61): truncated value with size 32 to match size of target (9)" {  } { { "gates/OR_GATE_9_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_9_INPUTS.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869834 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_9_INPUTS:GATE_137"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_4_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_4_INPUTS:GATE_185 " "Elaborating entity \"OR_GATE_4_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_4_INPUTS:GATE_185\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_185" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OR_GATE_4_INPUTS.v(46) " "Verilog HDL assignment warning at OR_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4)" {  } { { "gates/OR_GATE_4_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_4_INPUTS.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869864 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_4_INPUTS:GATE_185"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_6_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_6_INPUTS:GATE_243 " "Elaborating entity \"OR_GATE_6_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|CTRL_DECODER:CTRL_DECODER_1\|OR_GATE_6_INPUTS:GATE_243\"" {  } { { "circuit/CTRL_DECODER.v" "GATE_243" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CTRL_DECODER.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 OR_GATE_6_INPUTS.v(52) " "Verilog HDL assignment warning at OR_GATE_6_INPUTS.v(52): truncated value with size 32 to match size of target (6)" {  } { { "gates/OR_GATE_6_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_6_INPUTS.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869914 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|CTRL_DECODER:CTRL_DECODER_1|OR_GATE_6_INPUTS:GATE_243"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLAG_REGISTER CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|FLAG_REGISTER:FLAG_REGISTER_1 " "Elaborating entity \"FLAG_REGISTER\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|FLAG_REGISTER:FLAG_REGISTER_1\"" {  } { { "circuit/PROCESSOR_CTRL_UNIT.v" "FLAG_REGISTER_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_LOGISIM_NET_0 FLAG_REGISTER.v(35) " "Verilog HDL or VHDL warning at FLAG_REGISTER.v(35): object \"s_LOGISIM_NET_0\" assigned a value but never read" {  } { { "circuit/FLAG_REGISTER.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/FLAG_REGISTER.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529504869930 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|FLAG_REGISTER:FLAG_REGISTER_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FLIP_FLOP CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|FLAG_REGISTER:FLAG_REGISTER_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1 " "Elaborating entity \"REGISTER_FLIP_FLOP\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|FLAG_REGISTER:FLAG_REGISTER_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1\"" {  } { { "circuit/FLAG_REGISTER.v" "REGISTER_FILE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/FLAG_REGISTER.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|State_machine:State_machine_1 " "Elaborating entity \"State_machine\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|State_machine:State_machine_1\"" {  } { { "circuit/PROCESSOR_CTRL_UNIT.v" "State_machine_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/PROCESSOR_CTRL_UNIT.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_LOGISIM_NET_69 State_machine.v(88) " "Verilog HDL or VHDL warning at State_machine.v(88): object \"s_LOGISIM_NET_69\" assigned a value but never read" {  } { { "circuit/State_machine.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529504869934 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_GATE_5_INPUTS CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|State_machine:State_machine_1\|OR_GATE_5_INPUTS:GATE_34 " "Elaborating entity \"OR_GATE_5_INPUTS\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|State_machine:State_machine_1\|OR_GATE_5_INPUTS:GATE_34\"" {  } { { "circuit/State_machine.v" "GATE_34" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504869964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 OR_GATE_5_INPUTS.v(49) " "Verilog HDL assignment warning at OR_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5)" {  } { { "gates/OR_GATE_5_INPUTS.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/gates/OR_GATE_5_INPUTS.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529504869964 "|processor_top_shell|CPU_main:CPU_main_0|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1|State_machine:State_machine_1|OR_GATE_5_INPUTS:GATE_34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FLIP_FLOP CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|State_machine:State_machine_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1 " "Elaborating entity \"REGISTER_FLIP_FLOP\" for hierarchy \"CPU_main:CPU_main_0\|PROCESSOR_CTRL_UNIT:PROCESSOR_CTRL_UNIT_1\|State_machine:State_machine_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1\"" {  } { { "circuit/State_machine.v" "REGISTER_FILE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/State_machine.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_REGISTERS CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1 " "Elaborating entity \"CPU_REGISTERS\" for hierarchy \"CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\"" {  } { { "circuit/CPU_main.v" "CPU_REGISTERS_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FLIP_FLOP CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1 " "Elaborating entity \"REGISTER_FLIP_FLOP\" for hierarchy \"CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1\"" {  } { { "circuit/CPU_REGISTERS.v" "REGISTER_FILE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_16 CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|Decoder_16:DECODER_1 " "Elaborating entity \"Decoder_16\" for hierarchy \"CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|Decoder_16:DECODER_1\"" {  } { { "circuit/CPU_REGISTERS.v" "DECODER_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_16 CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|Multiplexer_bus_16:MUX_1 " "Elaborating entity \"Multiplexer_bus_16\" for hierarchy \"CPU_main:CPU_main_0\|CPU_REGISTERS:CPU_REGISTERS_1\|Multiplexer_bus_16:MUX_1\"" {  } { { "circuit/CPU_REGISTERS.v" "MUX_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_REGISTERS.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_QUARTUS_16 CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1 " "Elaborating entity \"ROM_QUARTUS_16\" for hierarchy \"CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\"" {  } { { "circuit/CPU_main.v" "ROM_QUARTUS_16_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_CPU CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1 " "Elaborating entity \"ROM_CPU\" for hierarchy \"CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\"" {  } { { "ROM_QUARTUS_16.v" "ROM_CPU_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_QUARTUS_16.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\"" {  } { { "ROM_CPU.v" "altsyncram_component" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\"" {  } { { "ROM_CPU.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_CPU.mif " "Parameter \"init_file\" = \"ROM_CPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870125 ""}  } { { "ROM_CPU.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/ROM_CPU.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529504870125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_06h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_06h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_06h1 " "Found entity 1: altsyncram_06h1" {  } { { "db/altsyncram_06h1.tdf" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/db/altsyncram_06h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504870249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504870249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_06h1 CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated " "Elaborating entity \"altsyncram_06h1\" for hierarchy \"CPU_main:CPU_main_0\|ROM_QUARTUS_16:ROM_QUARTUS_16_1\|ROM_CPU:ROM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_06h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_QUARTUS_16 CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1 " "Elaborating entity \"RAM_QUARTUS_16\" for hierarchy \"CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\"" {  } { { "circuit/CPU_main.v" "RAM_QUARTUS_16_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CPU CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1 " "Elaborating entity \"RAM_CPU\" for hierarchy \"CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\"" {  } { { "RAM_QUARTUS_16.v" "RAM_CPU_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_QUARTUS_16.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component\"" {  } { { "RAM_CPU.v" "altsyncram_component" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component\"" {  } { { "RAM_CPU.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529504870296 ""}  } { { "RAM_CPU.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/RAM_CPU.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529504870296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3dv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3dv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3dv1 " "Found entity 1: altsyncram_3dv1" {  } { { "db/altsyncram_3dv1.tdf" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/db/altsyncram_3dv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529504870371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504870371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3dv1 CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_3dv1:auto_generated " "Elaborating entity \"altsyncram_3dv1\" for hierarchy \"CPU_main:CPU_main_0\|RAM_QUARTUS_16:RAM_QUARTUS_16_1\|RAM_CPU:RAM_CPU_1\|altsyncram:altsyncram_component\|altsyncram_3dv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_INTERFACE CPU_main:CPU_main_0\|RAM_INTERFACE:RAM_INTERFACE_1 " "Elaborating entity \"RAM_INTERFACE\" for hierarchy \"CPU_main:CPU_main_0\|RAM_INTERFACE:RAM_INTERFACE_1\"" {  } { { "circuit/CPU_main.v" "RAM_INTERFACE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/CPU_main.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_LOGISIM_NET_7 RAM_interface.v(37) " "Verilog HDL or VHDL warning at RAM_interface.v(37): object \"s_LOGISIM_NET_7\" assigned a value but never read" {  } { { "circuit/RAM_interface.v" "" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529504870377 "|processor_top_shell|CPU_main:CPU_main_0|RAM_INTERFACE:RAM_INTERFACE_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FLIP_FLOP CPU_main:CPU_main_0\|RAM_INTERFACE:RAM_INTERFACE_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1 " "Elaborating entity \"REGISTER_FLIP_FLOP\" for hierarchy \"CPU_main:CPU_main_0\|RAM_INTERFACE:RAM_INTERFACE_1\|REGISTER_FLIP_FLOP:REGISTER_FILE_1\"" {  } { { "circuit/RAM_interface.v" "REGISTER_FILE_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_bus_2 CPU_main:CPU_main_0\|RAM_INTERFACE:RAM_INTERFACE_1\|Multiplexer_bus_2:MUX_1 " "Elaborating entity \"Multiplexer_bus_2\" for hierarchy \"CPU_main:CPU_main_0\|RAM_INTERFACE:RAM_INTERFACE_1\|Multiplexer_bus_2:MUX_1\"" {  } { { "circuit/RAM_interface.v" "MUX_1" { Text "D:/FYP/github_repo/Prototype_Processor/Quartus_16_project/circuit/RAM_interface.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504870379 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529504876297 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529504880458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529504881038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529504881038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1747 " "Implemented 1747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529504881278 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529504881278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1633 " "Implemented 1633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529504881278 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1529504881278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529504881278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529504881348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 20 15:28:01 2018 " "Processing ended: Wed Jun 20 15:28:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529504881348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529504881348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529504881348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529504881348 ""}
