[2025-09-17 23:58:00] START suite=cs trace=cassandra_phase3_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5296258 heartbeat IPC: 1.888 cumulative IPC: 1.888 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 8961956 heartbeat IPC: 2.728 cumulative IPC: 2.232 (Simulation time: 00 hr 01 min 38 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 8961956 cumulative IPC: 2.232 (Simulation time: 00 hr 01 min 38 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 8961956 cumulative IPC: 2.232 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 20432579 heartbeat IPC: 0.8718 cumulative IPC: 0.8718 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 34812127 heartbeat IPC: 0.6954 cumulative IPC: 0.7737 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 52385166 heartbeat IPC: 0.5691 cumulative IPC: 0.6909 (Simulation time: 00 hr 06 min 32 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 66169912 heartbeat IPC: 0.7254 cumulative IPC: 0.6992 (Simulation time: 00 hr 08 min 02 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 80884185 heartbeat IPC: 0.6796 cumulative IPC: 0.6952 (Simulation time: 00 hr 09 min 35 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 95870648 heartbeat IPC: 0.6673 cumulative IPC: 0.6904 (Simulation time: 00 hr 11 min 09 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 109131613 heartbeat IPC: 0.7541 cumulative IPC: 0.6988 (Simulation time: 00 hr 12 min 37 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 123881492 heartbeat IPC: 0.678 cumulative IPC: 0.6961 (Simulation time: 00 hr 14 min 04 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 138051051 heartbeat IPC: 0.7057 cumulative IPC: 0.6972 (Simulation time: 00 hr 15 min 29 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 142613644 cumulative IPC: 0.7012 (Simulation time: 00 hr 16 min 49 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 142613644 cumulative IPC: 0.7012 (Simulation time: 00 hr 16 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7012 instructions: 100000004 cycles: 142613644
CPU 0 Branch Prediction Accuracy: 98.91% MPKI: 0.06077 Average ROB Occupancy at Mispredict: 5.8e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01744
BRANCH_INDIRECT: 0.03839
BRANCH_CONDITIONAL: 0.00494
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 9950754
LQ_STALL: 49369
SQ_STALL: 325791


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 187.9107
REPLAY_LOAD: 104.76199
NON_REPLAY_LOAD: 34.642246

== Total ==
ADDR_TRANS: 3568988
REPLAY_LOAD: 3472441
NON_REPLAY_LOAD: 2909325

== Counts ==
ADDR_TRANS: 18993
REPLAY_LOAD: 33146
NON_REPLAY_LOAD: 83982

cpu0->cpu0_STLB TOTAL        ACCESS:     567415 HIT:     394230 MISS:     173185 MSHR_MERGE:          3
cpu0->cpu0_STLB LOAD         ACCESS:     567415 HIT:     394230 MISS:     173185 MSHR_MERGE:          3
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 304.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2446228 HIT:    1107451 MISS:    1338777 MSHR_MERGE:      95349
cpu0->cpu0_L2C LOAD         ACCESS:    1069794 HIT:     451774 MISS:     618020 MSHR_MERGE:      10916
cpu0->cpu0_L2C RFO          ACCESS:      89618 HIT:      31428 MISS:      58190 MSHR_MERGE:          6
cpu0->cpu0_L2C PREFETCH     ACCESS:     649245 HIT:     286230 MISS:     363015 MSHR_MERGE:      84427
cpu0->cpu0_L2C WRITE        ACCESS:     295840 HIT:     295490 MISS:        350 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     341731 HIT:      42529 MISS:     299202 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     497245 ISSUED:     497245 USEFUL:     166303 USELESS:      21565
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 108.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4495245 HIT:    3954743 MISS:     540502 MSHR_MERGE:     177039
cpu0->cpu0_L1I LOAD         ACCESS:    4495245 HIT:    3954743 MISS:     540502 MSHR_MERGE:     177039
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 41.84 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15906596 HIT:   13991461 MISS:    1915135 MSHR_MERGE:     625415
cpu0->cpu0_L1D LOAD         ACCESS:   10905602 HIT:    9915128 MISS:     990474 MSHR_MERGE:     284142
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     697436 HIT:     485943 MISS:     211493 MSHR_MERGE:      59465
cpu0->cpu0_L1D WRITE        ACCESS:    3904585 HIT:    3539703 MISS:     364882 MSHR_MERGE:     275253
cpu0->cpu0_L1D TRANSLATION  ACCESS:     398973 HIT:      50687 MISS:     348286 MSHR_MERGE:       6555
cpu0->cpu0_L1D PREFETCH REQUESTED:     926149 ISSUED:     697436 USEFUL:     119430 USELESS:      13123
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3607782 HIT:    3470728 MISS:     137054 MSHR_MERGE:      74714
cpu0->cpu0_ITLB LOAD         ACCESS:    3607782 HIT:    3470728 MISS:     137054 MSHR_MERGE:      74714
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 54.61 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14564193 HIT:   13896576 MISS:     667617 MSHR_MERGE:     162542
cpu0->cpu0_DTLB LOAD         ACCESS:   14564193 HIT:   13896576 MISS:     667617 MSHR_MERGE:     162542
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 102.4 cycles
cpu0->LLC TOTAL        ACCESS:    1491413 HIT:     464014 MISS:    1027399 MSHR_MERGE:       5472
cpu0->LLC LOAD         ACCESS:     607104 HIT:     137364 MISS:     469740 MSHR_MERGE:        385
cpu0->LLC RFO          ACCESS:      58184 HIT:      19140 MISS:      39044 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     278588 HIT:       5281 MISS:     273307 MSHR_MERGE:       5087
cpu0->LLC WRITE        ACCESS:     248335 HIT:     247965 MISS:        370 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     299202 HIT:      54264 MISS:     244938 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      50327
  ROW_BUFFER_MISS:     971216
  AVG DBUS CONGESTED CYCLE: 6.879
Channel 0 WQ ROW_BUFFER_HIT:      55922
  ROW_BUFFER_MISS:     163259
  FULL:          0
Channel 0 REFRESHES ISSUED:      11885

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       216849        59507        24793        82775
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1041         7082         7506        87103
  STLB miss resolved @ L2C                0         1024         5840        10470        56310
  STLB miss resolved @ LLC                0          796         8537        19114        34362
  STLB miss resolved @ MEM                0         1406        16874        23782       218069

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              26184         2075        47195        11821         8124
---------------------------------------------------------------
  STLB miss resolved @ L1D               97           67          499         2549         2427
  STLB miss resolved @ L2C              115           80          764         1759         1152
  STLB miss resolved @ LLC              316          117         1229         8478         2287
  STLB miss resolved @ MEM              183          105         1017         6604        11307
[2025-09-18 00:14:49] END   suite=cs trace=cassandra_phase3_core0 (rc=0)
