module wideexpr_00325(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (((ctrl[7]?-(+(3'sb000)):s3))>>>((u4)>>((3'sb110)^~(($signed((ctrl[7]?((4'sb1010)|(5'sb00010))<<<(4'sb0111):(ctrl[3]?+(s1):(s3)<<(1'sb1)))))<<<((3'sb011)>>(s1))))))<<(u3);
  assign y1 = s0;
  assign y2 = (ctrl[1]?(+($signed({1{$signed(~&(5'sb00111))}})))<<<(((!(3'sb000))<<<(+(6'sb110101)))<<(4'sb0111)):{1{+({2{$signed($signed(s6))}})}});
  assign y3 = (ctrl[6]?s6:(5'sb00001)&((3'sb000)^~(((s1)>>>(-((((ctrl[5]?5'b11100:6'b010010))>>>(-(s0)))!=({1{1'sb1}}))))&($signed((s0)<<((ctrl[1]?s5:(ctrl[1]?$signed(3'b001):s4))))))));
  assign y4 = (ctrl[6]?$unsigned($unsigned(~&((s1)==(2'sb11)))):{({2{(s0)^~(4'sb1000)}})<<(+((ctrl[5]?6'b011110:3'sb001))),(4'sb0000)-(s2),({3{3'sb001}})|(!(6'b110001))});
  assign y5 = (|(-(+({4'sb1101,5'sb10111}))))-((((ctrl[4]?+((ctrl[4]?((2'b11)<<<($signed(u7)))<<({3'sb100}):u5)):(s2)-((ctrl[6]?s1:6'sb000000))))<<(({$signed(s4),(ctrl[3]?(ctrl[2]?-(5'b11111):((2'sb11)<<(s7))&($signed(u1))):(ctrl[0]?4'sb0100:+($signed(5'sb10111)))),$signed(~^(((ctrl[2]?s2:1'sb0))|(1'sb1))),(ctrl[5]?$signed({+(3'sb110),s3,$signed(4'sb0001)}):(ctrl[5]?$signed(4'sb0111):$signed(s6)))})<<<(($signed({4{({3{s2}})>>>((4'sb1110)>>>(s3))}}))|({2{$signed(-($signed(6'b110000)))}}))))==(s3));
  assign y6 = 3'b000;
  assign y7 = ((((ctrl[1]?$signed(u6):(-(((s0)<<<(s0))==((s0)<<<(6'sb101011))))>>((s5)^~(s2))))&(1'b0))>=(&(2'sb11)))&(3'sb101);
endmodule
