memory_data.v,verilog,xil_defaultlib,../../../../basysuart.srcs/sources_1/ip/memory_data/sim/memory_data.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
