
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ä
Running: %s
333*	simulator2˜
ƒ/opt/Xilinx/Vivado/2013.3/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj /home/chupa/final_dma/IPCore/Emul/edit_ip.sim/sim_1/behav/testbench.prj work.testbench work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¡
+Analyzing Verilog file "%s" into library %s165*xsimverific2<
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
work2default:defaultZ10-165
Ã
,redeclaration of ansi port %s is not allowed1315*xsimverific2
clk2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
172default:default8@Z10-1315
Å
,redeclaration of ansi port %s is not allowed1315*xsimverific2
reset2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
182default:default8@Z10-1315
Å
,redeclaration of ansi port %s is not allowed1315*xsimverific2
valid2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
192default:default8@Z10-1315
Á
,redeclaration of ansi port %s is not allowed1315*xsimverific2
r2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
222default:default8@Z10-1315
Ä
,redeclaration of ansi port %s is not allowed1315*xsimverific2
link2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
272default:default8@Z10-1315
Æ
,redeclaration of ansi port %s is not allowed1315*xsimverific2
strobe2default:default2>
(/home/chupa/final_dma/IPCore/Emul/Emul.v2default:default2
282default:default8@Z10-1315
Ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2_
K/home/chupa/final_dma/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v2default:default2
work2default:defaultZ10-165
ª
+Analyzing Verilog file "%s" into library %s165*xsimverific2E
1/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
ö
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2E
1/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
ö
a"%s" Line %s.  Module %s has a timescale but atleast one module in design doesn't have timescale
470*	simulator2E
1/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
62default:default2
glbl2default:defaultZ43-4100
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling module %s405*	simulator2"
work.ADC_emul
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.testbench
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
_
Built simulation snapshot %s
278*	simulator2#
testbench_behav2default:defaultZ43-3394


End Record