{"vcs1":{"timestamp_begin":1750889225.154140562, "rt":0.31, "ut":0.16, "st":0.06}}
{"vcselab":{"timestamp_begin":1750889225.538136971, "rt":0.21, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1750889225.799944995, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750889224.844180658}
{"VCS_COMP_START_TIME": 1750889224.844180658}
{"VCS_COMP_END_TIME": 1750889226.140710401}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2430180}}
{"stitch_vcselab": {"peak_mem": 2430220}}
