

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Sat Aug  3 00:46:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_wedgePatch_init_fu_392                 |wedgePatch_init                 |      378|      379|   1.134 us|  1.137 us|  378|  379|     none|
        |grp_makeSuperPoint_alignedToLine11_fu_399  |makeSuperPoint_alignedToLine11  |        ?|        ?|          ?|         ?|    ?|    ?|     none|
        |grp_add_patch9_fu_418                      |add_patch9                      |       14|      362|  42.000 ns|  1.086 us|   14|  362|     none|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |       24|       24|         2|          1|          1|    24|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      447|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     0|    18181|    15660|    -|
|Memory               |        2|     -|       32|       33|    -|
|Multiplexer          |        -|     -|        -|      590|    -|
|Register             |        -|     -|      176|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     0|    18389|    16730|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |grp_add_patch9_fu_418                      |add_patch9                      |        0|   0|    546|   1185|    0|
    |grp_makeSuperPoint_alignedToLine11_fu_399  |makeSuperPoint_alignedToLine11  |        1|   0|   1929|   2589|    0|
    |grp_wedgePatch_init_fu_392                 |wedgePatch_init                 |        0|   0|  15706|  11886|    0|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                      |                                |        1|   0|  18181|  15660|    0|
    +-------------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_U   |makePatch_alignedToLine_NPpatches_parameters_V   |        0|  32|  33|    0|    24|   32|     1|          768|
    |NPpatches_superpoints_V_U  |makePatch_alignedToLine_NPpatches_superpoints_V  |        1|   0|   0|    0|   160|   32|     1|         5120|
    |init_patch_V_U             |makePatch_alignedToLine_init_patch_V             |        1|   0|   0|    0|   160|   32|     1|         5120|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                 |        2|  32|  33|    0|   344|   96|     3|        11008|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1431_1_fu_431_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1431_fu_443_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1437_1_fu_523_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1437_fu_489_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1443_fu_517_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1448_1_fu_566_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1448_fu_551_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1457_fu_576_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1474_1_fu_588_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1474_fu_600_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1480_1_fu_680_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1480_fu_646_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1486_fu_674_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1491_1_fu_723_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1491_fu_708_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1504_1_fu_733_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln1504_fu_745_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1510_1_fu_825_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln1510_fu_791_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1516_fu_819_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1521_1_fu_868_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln1521_fu_853_p2       |         +|   0|  0|  12|           5|           5|
    |and_ln1431_fu_483_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1474_fu_640_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1504_fu_785_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1431_fu_437_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1437_fu_449_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1443_fu_477_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1457_fu_582_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1474_fu_594_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1480_fu_606_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1486_fu_634_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1504_fu_739_p2      |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1510_fu_751_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln1516_fu_779_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln1437_fu_495_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1480_fu_652_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1510_fu_797_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1431_1_fu_463_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1431_fu_455_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1437_1_fu_509_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1437_2_fu_529_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1437_fu_501_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1474_1_fu_620_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1474_fu_612_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1480_1_fu_666_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1480_2_fu_686_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1480_fu_658_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1504_1_fu_765_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1504_fu_757_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1510_1_fu_811_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1510_2_fu_831_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln1510_fu_803_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1    |       xor|   0|  0|   2|           2|           1|
    |xor_ln1431_fu_471_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1474_fu_628_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1504_fu_773_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 447|         194|         158|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_address0   |  20|          4|    5|         20|
    |NPpatches_parameters_V_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_V_address0  |  20|          4|    8|         32|
    |NPpatches_superpoints_V_address1  |  14|          3|    8|         24|
    |NPpatches_superpoints_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_V_ce1       |  14|          3|    1|          3|
    |NPpatches_superpoints_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_V_we0       |  14|          3|    1|          3|
    |a_reg_216                         |   9|          2|    3|          6|
    |ap_NS_fsm                         |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |  14|          3|    1|          3|
    |ap_phi_mux_a_phi_fu_220_p4        |   9|          2|    3|          6|
    |ap_phi_mux_b_1_phi_fu_297_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_2_phi_fu_352_p4      |   9|          2|    2|          4|
    |ap_phi_mux_b_phi_fu_242_p4        |   9|          2|    5|         10|
    |ap_phi_mux_c_1_phi_fu_319_p4      |   9|          2|    5|         10|
    |ap_phi_mux_c_2_phi_fu_374_p4      |   9|          2|    3|          6|
    |b_1_reg_293                       |   9|          2|    3|          6|
    |b_2_reg_348                       |   9|          2|    2|          4|
    |b_reg_238                         |   9|          2|    5|         10|
    |c_1_reg_315                       |   9|          2|    5|         10|
    |c_2_reg_370                       |   9|          2|    3|          6|
    |c_reg_249                         |   9|          2|    2|          4|
    |d_1_reg_381                       |   9|          2|    2|          4|
    |d_reg_326                         |   9|          2|    2|          4|
    |i_reg_270                         |   9|          2|    3|          6|
    |indvar_flatten13_reg_205          |   9|          2|    8|         16|
    |indvar_flatten21_reg_304          |   9|          2|    7|         14|
    |indvar_flatten35_reg_282          |   9|          2|    8|         16|
    |indvar_flatten43_reg_359          |   9|          2|    5|         10|
    |indvar_flatten57_reg_337          |   9|          2|    5|         10|
    |indvar_flatten_reg_227            |   9|          2|    7|         14|
    |init_patch_V_address0             |  20|          4|    8|         32|
    |init_patch_V_ce0                  |  20|          4|    1|          4|
    |init_patch_V_d0                   |  14|          3|   32|         96|
    |init_patch_V_we0                  |  14|          3|    1|          3|
    |n_patches_o                       |   9|          2|    8|         16|
    |n_patches_o_ap_vld                |   9|          2|    1|          2|
    |ppl_0_reg_260                     |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 590|        126|  272|        712|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |a_reg_216                                               |   3|   0|    3|          0|
    |add_ln1448_1_reg_936                                    |   8|   0|    8|          0|
    |add_ln1457_reg_941                                      |   3|   0|    3|          0|
    |add_ln1491_1_reg_991                                    |   8|   0|    8|          0|
    |ap_CS_fsm                                               |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                 |   1|   0|    1|          0|
    |b_1_reg_293                                             |   3|   0|    3|          0|
    |b_2_reg_348                                             |   2|   0|    2|          0|
    |b_reg_238                                               |   5|   0|    5|          0|
    |c_1_reg_315                                             |   5|   0|    5|          0|
    |c_2_reg_370                                             |   3|   0|    3|          0|
    |c_reg_249                                               |   2|   0|    2|          0|
    |d_1_reg_381                                             |   2|   0|    2|          0|
    |d_reg_326                                               |   2|   0|    2|          0|
    |grp_add_patch9_fu_418_ap_start_reg                      |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine11_fu_399_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_392_ap_start_reg                 |   1|   0|    1|          0|
    |i_reg_270                                               |   3|   0|    3|          0|
    |icmp_ln1431_reg_905                                     |   1|   0|    1|          0|
    |icmp_ln1431_reg_905_pp0_iter1_reg                       |   1|   0|    1|          0|
    |icmp_ln1474_reg_960                                     |   1|   0|    1|          0|
    |icmp_ln1474_reg_960_pp1_iter1_reg                       |   1|   0|    1|          0|
    |icmp_ln1504_reg_1001                                    |   1|   0|    1|          0|
    |indvar_flatten13_reg_205                                |   8|   0|    8|          0|
    |indvar_flatten21_reg_304                                |   7|   0|    7|          0|
    |indvar_flatten35_reg_282                                |   8|   0|    8|          0|
    |indvar_flatten43_reg_359                                |   5|   0|    5|          0|
    |indvar_flatten57_reg_337                                |   5|   0|    5|          0|
    |indvar_flatten_reg_227                                  |   7|   0|    7|          0|
    |ppl_0_reg_260                                           |  32|   0|   32|          0|
    |select_ln1431_1_reg_909                                 |   3|   0|    3|          0|
    |select_ln1437_1_reg_920                                 |   5|   0|    5|          0|
    |select_ln1437_reg_915                                   |   2|   0|    2|          0|
    |select_ln1474_1_reg_964                                 |   3|   0|    3|          0|
    |select_ln1480_1_reg_975                                 |   5|   0|    5|          0|
    |select_ln1480_reg_970                                   |   2|   0|    2|          0|
    |select_ln1504_1_reg_1005                                |   2|   0|    2|          0|
    |select_ln1510_1_reg_1016                                |   3|   0|    3|          0|
    |select_ln1510_reg_1011                                  |   2|   0|    2|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 176|   0|  176|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_return                     |  out|   32|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|apexZ0                        |   in|   32|     ap_none|                   apexZ0|        scalar|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|leftRight                     |   in|    1|     ap_none|                leftRight|        scalar|
|GDarrayDecoded_address0       |  out|   12|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|      patches_superpoints|         array|
|patches_parameters_address0   |  out|    7|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|       patches_parameters|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

