# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Testes1308.ip_user_files/bd/design_Tcmffixed/ipshared/e3e1/CMFfixed/solution1/syn/vhdl/CMFtestefixed.vhd" \
"../../../../Testes1308.ip_user_files/bd/design_Tcmffixed/ip/design_Tcmffixed_CMFtestefixed_0_0/sim/design_Tcmffixed_CMFtestefixed_0_0.vhd" \

# Do not sort compile order
nosort
