============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.24-s038_1
  Generated on:           Dec 04 2024  01:26:02 am
  Module:                 controller
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4699 ps) Late External Delay Assertion at pin PCWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) PCWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    4801                  
             Slack:=    4699                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1867__1786/y                        -       b->y  F     nor2_2x         4  82.5   538   831    2537    (-,-) 
  g1846__2683/y                        -       c->y  F     a2o1_1x         1  43.2   350   847    3384    (-,-) 
  g1776__3772/y                        -       b->y  R     nor2_2x         2  75.6   402   537    3921    (-,-) 
  g1772__4296/y                        -       a->y  F     nand3_1x        1  32.2   256   380    4301    (-,-) 
  g1770__8780/y                        -       c->y  R     nand3_1x        1  52.1   389   500    4801    (-,-) 
  PCWrite                              -       -     R     (port)          -     -     -     0    4801    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 2: MET (4990 ps) Late External Delay Assertion at pin ALUSrcB[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) ALUSrcB[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    4510                  
             Slack:=    4990                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_30_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1858__2900/y                        -       b->y  F     nand2_2x        3  93.9   582   839    2545    (-,-) 
  g1841__2250/y                        -       b->y  R     nor2_2x         2  55.8   371   628    3173    (-,-) 
  g1833/y                              -       a->y  F     inv_2x          1  32.0   191   302    3475    (-,-) 
  g1820__5019/y                        -       a->y  R     nand3_1x        1  24.5   258   395    3870    (-,-) 
  g1809__7114/y                        -       c->y  R     a2o1_1x         1  52.1   386   639    4509    (-,-) 
  ALUSrcB[0]                           -       -     R     (port)          -     -     -     0    4510    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 3: MET (5327 ps) Late External Delay Assertion at pin AdrSrc
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (F) AdrSrc
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    4173                  
             Slack:=    5327                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_24_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1875/y                              -       a->y  F     inv_4x          4 123.8   501   769    2475    (-,-) 
  g1868__7118/y                        -       a->y  R     nand2_2x        2  72.8   340   616    3091    (-,-) 
  g1834__7114/y                        -       b->y  F     nor2_1x         1  24.5   247   364    3455    (-,-) 
  g1819__3772/y                        -       c->y  F     a2o1_1x         1  52.1   327   718    4172    (-,-) 
  AdrSrc                               -       -     F     (port)          -     -     -     0    4173    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 4: MET (5376 ps) Late External Delay Assertion at pin MemWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (F) MemWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    4124                  
             Slack:=    5376                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_18_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1875/y                              -       a->y  F     inv_4x          4 123.8   501   769    2475    (-,-) 
  g1868__7118/y                        -       a->y  R     nand2_2x        2  72.8   340   616    3091    (-,-) 
  g1861/y                              -       a->y  F     inv_4x          4  80.9   184   295    3385    (-,-) 
  g1782__2683/y                        -       b->y  R     nand2_1x        1  43.2   356   398    3784    (-,-) 
  g1780__1474/y                        -       b->y  F     nor2_2x         1  52.1   248   340    4124    (-,-) 
  MemWrite                             -       -     F     (port)          -     -     -     0    4124    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 5: MET (5506 ps) Late External Delay Assertion at pin IRWrite[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (F) IRWrite[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3994                  
             Slack:=    5506                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_23_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1875/y                              -       a->y  F     inv_4x          4 123.8   501   769    2475    (-,-) 
  g1868__7118/y                        -       a->y  R     nand2_2x        2  72.8   340   616    3091    (-,-) 
  g1861/y                              -       a->y  F     inv_4x          4  80.9   184   295    3385    (-,-) 
  g1825__2703/y                        -       b->y  F     and2_1x         1  52.1   313   608    3994    (-,-) 
  IRWrite[0]                           -       -     F     (port)          -     -     -     0    3994    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 6: MET (5506 ps) Late External Delay Assertion at pin IRWrite[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (F) IRWrite[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3994                  
             Slack:=    5506                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_22_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1875/y                              -       a->y  F     inv_4x          4 123.8   501   769    2475    (-,-) 
  g1868__7118/y                        -       a->y  R     nand2_2x        2  72.8   340   616    3091    (-,-) 
  g1861/y                              -       a->y  F     inv_4x          4  80.9   184   295    3385    (-,-) 
  g1829__7675/y                        -       b->y  F     and2_1x         1  52.1   303   608    3994    (-,-) 
  IRWrite[1]                           -       -     F     (port)          -     -     -     0    3994    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 7: MET (5568 ps) Late External Delay Assertion at pin ResultSrc[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) ResultSrc[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3932                  
             Slack:=    5568                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_31_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1858__2900/y                        -       b->y  F     nand2_2x        3  93.9   582   839    2545    (-,-) 
  g1852/y                              -       a->y  R     inv_2x          3  55.5   403   567    3111    (-,-) 
  g1836__5953/y                        -       a->y  R     a2o1_1x         1  52.1   387   821    3932    (-,-) 
  ResultSrc[1]                         -       -     R     (port)          -     -     -     0    3932    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 8: MET (5578 ps) Late External Delay Assertion at pin RegWrite
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) RegWrite
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3922                  
             Slack:=    5578                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_19_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1867__1786/y                        -       b->y  F     nor2_2x         4  82.5   538   831    2537    (-,-) 
  g1846__2683/y                        -       c->y  F     a2o1_1x         1  43.2   350   847    3384    (-,-) 
  g1776__3772/y                        -       b->y  R     nor2_2x         2  75.6   402   537    3921    (-,-) 
  RegWrite                             -       -     R     (port)          -     -     -     0    3922    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 9: MET (5772 ps) Late External Delay Assertion at pin ResultSrc[0]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) ResultSrc[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3728                  
             Slack:=    5772                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_32_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q R     latch_c_1x      7 209.6  1346  1706    1706    (-,-) 
  g1875/y                              -       a->y  F     inv_4x          4 123.8   501   769    2475    (-,-) 
  g1865__9906/y                        -       a->y  R     nor2_2x         3  54.1   338   539    3014    (-,-) 
  g1830__5703/y                        -       b->y  R     and2_1x         1  52.1   373   714    3728    (-,-) 
  ResultSrc[0]                         -       -     R     (port)          -     -     -     0    3728    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 10: MET (5796 ps) Late External Delay Assertion at pin ALUSrcB[1]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[3]/ph
          Clock: (R) ph1
       Endpoint: (R) ALUSrcB[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3704                  
             Slack:=    5796                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_29_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[3]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[3]/q  -       ph->q F     latch_c_1x      4 119.1   644  1083    1083    (-,-) 
  g1873/y                              -       a->y  R     inv_2x          2  61.5   437   622    1705    (-,-) 
  g1871/y                              -       a->y  F     inv_2x          1  43.2   228   364    2068    (-,-) 
  g1849__4547/y                        -       b->y  R     nor2_2x         5  88.5   523   496    2565    (-,-) 
  g1822__7118/y                        -       a->y  R     a2o1_1x         2  95.5   641  1139    3704    (-,-) 
  ALUSrcB[1]                           -       -     R     (port)          -     -     -     0    3704    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 11: MET (5796 ps) Late External Delay Assertion at pin ALUSrcA
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[3]/ph
          Clock: (R) ph1
       Endpoint: (R) ALUSrcA
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3704                  
             Slack:=    5796                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_28_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[3]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[3]/q  -       ph->q F     latch_c_1x      4 119.1   644  1083    1083    (-,-) 
  g1873/y                              -       a->y  R     inv_2x          2  61.5   437   622    1705    (-,-) 
  g1871/y                              -       a->y  F     inv_2x          1  43.2   228   364    2068    (-,-) 
  g1849__4547/y                        -       b->y  R     nor2_2x         5  88.5   523   496    2565    (-,-) 
  g1822__7118/y                        -       a->y  R     a2o1_1x         2  95.5   641  1139    3704    (-,-) 
  ALUSrcA                              -       -     R     (port)          -     -     -     0    3704    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 12: MET (6026 ps) Late External Delay Assertion at pin ALUOp
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) ALUOp
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3474                  
             Slack:=    6026                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_27_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q F     latch_c_1x      7 209.5  1057  1552    1552    (-,-) 
  g1875/y                              -       a->y  R     inv_4x          4 123.1   589   916    2468    (-,-) 
  g1821__9682/y                        -       c->y  F     nand3_1x        1  35.2   368   537    3006    (-,-) 
  g1816/y                              -       a->y  R     inv_2x          2  66.1   298   469    3474    (-,-) 
  ALUOp                                -       -     R     (port)          -     -     -     0    3474    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 13: MET (6064 ps) Late External Delay Assertion at pin IRWrite[2]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) IRWrite[2]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3436                  
             Slack:=    6064                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_21_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q F     latch_c_1x      7 209.5  1057  1552    1552    (-,-) 
  g1857__2391/y                        -       b->y  R     nor2_2x         4  86.6   605  1037    2589    (-,-) 
  g1826__6083/y                        -       b->y  R     and2_1x         1  52.1   388   846    3435    (-,-) 
  IRWrite[2]                           -       -     R     (port)          -     -     -     0    3436    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 14: MET (6064 ps) Late External Delay Assertion at pin IRWrite[3]
          Group: ph1
     Startpoint: (R) dec_fsm_statereg_f_slave_q_reg[2]/ph
          Clock: (R) ph1
       Endpoint: (R) IRWrite[3]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
         Data Path:-    3436                  
             Slack:=    6064                  

Exceptions/Constraints:
  output_delay             500             constraints.sdc_line_37_20_1 

#---------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge    Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  dec_fsm_statereg_f_slave_q_reg[2]/ph -       -     R     (arrival)       7     -     0     -       0    (-,-) 
  dec_fsm_statereg_f_slave_q_reg[2]/q  -       ph->q F     latch_c_1x      7 209.5  1057  1552    1552    (-,-) 
  g1857__2391/y                        -       b->y  R     nor2_2x         4  86.6   605  1037    2589    (-,-) 
  g1840__2391/y                        -       b->y  R     and2_1x         1  52.1   388   846    3435    (-,-) 
  IRWrite[3]                           -       -     R     (port)          -     -     -     0    3436    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 15: MET (8026 ps) Late External Delay Assertion at pin RegSrc[1]
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (F) RegSrc[1]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     974                  
             Slack:=    8026                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_25_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Instr[27]      -       -     R     (arrival)      4 137.0   227   215     715    (-,-) 
  g1882/y        -       a->y  F     inv_4x         2  77.3   143   237     953    (-,-) 
  g1855__6877/y  -       b->y  R     nand2_2x       2  67.5   228   306    1259    (-,-) 
  g1850/y        -       a->y  F     inv_4x         1  52.1   131   215    1474    (-,-) 
  RegSrc[1]      -       -     F     (port)         -     -     -     0    1474    (-,-) 
#----------------------------------------------------------------------------------------



Path 16: MET (8217 ps) Late External Delay Assertion at pin RegSrc[0]
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (R) RegSrc[0]
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     783                  
             Slack:=    8217                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_26_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Instr[27]      -       -     R     (arrival)      4 137.0   227   215     715    (-,-) 
  g1882/y        -       a->y  F     inv_4x         2  77.3   143   237     953    (-,-) 
  g1854__7675/y  -       b->y  R     nor2_2x        1  52.1   238   329    1282    (-,-) 
  RegSrc[0]      -       -     R     (port)         -     -     -     0    1283    (-,-) 
#----------------------------------------------------------------------------------------



Path 17: MET (8784 ps) Late External Delay Assertion at pin ImmSrc
          Group: ph1
     Startpoint: (R) Instr[27]
          Clock: (R) ph1
       Endpoint: (R) ImmSrc
          Clock: (R) ph1

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-     500                  
     Required Time:=    9500                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     216                  
             Slack:=    8784                  

Exceptions/Constraints:
  input_delay              500             constraints.sdc_line_31_7_1  
  output_delay             500             constraints.sdc_line_37_33_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  Instr[27]      -       -     R     (arrival)      4 137.0   227   215     715    (-,-) 
  ImmSrc         -       -     R     (port)         -     -     -     0     716    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

