

================================================================
== Vitis HLS Report for 'histvect'
================================================================
* Date:           Mon Feb  1 13:23:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.440 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|    3|    3|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.21>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%G_vec_V_2_load = load i32 %G_vec_V_2" [HLSfiles/main_core.cpp:85]   --->   Operation 16 'load' 'G_vec_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%G_vec_V_1_load = load i32 %G_vec_V_1" [HLSfiles/main_core.cpp:88]   --->   Operation 17 'load' 'G_vec_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (8.21ns)   --->   "%sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 18 'fsub' 'sub' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.21>
ST_2 : Operation 19 [3/4] (8.21ns)   --->   "%sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 19 'fsub' 'sub' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.21>
ST_3 : Operation 20 [2/4] (8.21ns)   --->   "%sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 20 'fsub' 'sub' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.21>
ST_4 : Operation 21 [1/4] (8.21ns)   --->   "%sub = fsub i32 %G_vec_V_2_load, i32 %G_vec_V_1_load" [HLSfiles/main_core.cpp:91]   --->   Operation 21 'fsub' 'sub' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.44>
ST_5 : Operation 22 [3/3] (8.44ns)   --->   "%mul = fmul i32 %sub, i32 0.01" [HLSfiles/main_core.cpp:91]   --->   Operation 22 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.44>
ST_6 : Operation 23 [2/3] (8.44ns)   --->   "%mul = fmul i32 %sub, i32 0.01" [HLSfiles/main_core.cpp:91]   --->   Operation 23 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.44>
ST_7 : Operation 24 [1/3] (8.44ns)   --->   "%mul = fmul i32 %sub, i32 0.01" [HLSfiles/main_core.cpp:91]   --->   Operation 24 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.21>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%elements_Ih_0_load = load i32 %elements_Ih_0"   --->   Operation 25 'load' 'elements_Ih_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [4/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 26 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.21>
ST_9 : Operation 27 [3/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 27 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.21>
ST_10 : Operation 28 [2/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 28 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.21>
ST_11 : Operation 29 [1/4] (8.21ns)   --->   "%add = fadd i32 %elements_Ih_0_load, i32 %mul" [HLSfiles/main_core.cpp:94]   --->   Operation 29 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %add, i32 %elements_Ih_0" [HLSfiles/main_core.cpp:91]   --->   Operation 30 'store' 'store_ln91' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.21>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%G_vec_I_2_load = load i32 %G_vec_I_2" [HLSfiles/main_core.cpp:97]   --->   Operation 31 'load' 'G_vec_I_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [4/4] (8.21ns)   --->   "%sub1 = fsub i32 %G_vec_I_2_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 32 'fsub' 'sub1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%G_vec_I_1_load = load i32 %G_vec_I_1" [HLSfiles/main_core.cpp:98]   --->   Operation 33 'load' 'G_vec_I_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [4/4] (8.21ns)   --->   "%add3 = fadd i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:98]   --->   Operation 34 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.21>
ST_13 : Operation 35 [3/4] (8.21ns)   --->   "%sub1 = fsub i32 %G_vec_I_2_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 35 'fsub' 'sub1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 36 [3/4] (8.21ns)   --->   "%add3 = fadd i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:98]   --->   Operation 36 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.21>
ST_14 : Operation 37 [2/4] (8.21ns)   --->   "%sub1 = fsub i32 %G_vec_I_2_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 37 'fsub' 'sub1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 38 [2/4] (8.21ns)   --->   "%add3 = fadd i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:98]   --->   Operation 38 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.21>
ST_15 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLSfiles/main_core.cpp:80]   --->   Operation 39 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 40 [1/4] (8.21ns)   --->   "%sub1 = fsub i32 %G_vec_I_2_load, i32 %add" [HLSfiles/main_core.cpp:97]   --->   Operation 40 'fsub' 'sub1' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln97 = store i32 %sub1, i32 %G_vec_I_2" [HLSfiles/main_core.cpp:97]   --->   Operation 41 'store' 'store_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 42 [1/4] (8.21ns)   --->   "%add3 = fadd i32 %G_vec_I_1_load, i32 %add" [HLSfiles/main_core.cpp:98]   --->   Operation 42 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %add3, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:98]   --->   Operation 43 'store' 'store_ln98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [HLSfiles/main_core.cpp:100]   --->   Operation 44 'ret' 'ret_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ G_vec_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G_vec_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ elements_Ih_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ G_vec_I_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ G_vec_I_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
G_vec_V_2_load     (load        ) [ 0111100000000000]
G_vec_V_1_load     (load        ) [ 0111100000000000]
sub                (fsub        ) [ 0111011100000000]
mul                (fmul        ) [ 0111000011110000]
elements_Ih_0_load (load        ) [ 0111000001110000]
add                (fadd        ) [ 0111000000001111]
store_ln91         (store       ) [ 0000000000000000]
G_vec_I_2_load     (load        ) [ 0111000000000111]
G_vec_I_1_load     (load        ) [ 0111000000000111]
specpipeline_ln80  (specpipeline) [ 0000000000000000]
sub1               (fsub        ) [ 0000000000000000]
store_ln97         (store       ) [ 0000000000000000]
add3               (fadd        ) [ 0000000000000000]
store_ln98         (store       ) [ 0000000000000000]
ret_ln100          (ret         ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="G_vec_V_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_V_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="G_vec_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="elements_Ih_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="elements_Ih_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_vec_I_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="G_vec_I_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_vec_I_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="grp_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub/1 add/8 sub1/12 "/>
</bind>
</comp>

<comp id="24" class="1004" name="grp_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="1"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/12 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="1"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="33" class="1004" name="G_vec_V_2_load_load_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="32" slack="0"/>
<pin id="35" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_V_2_load/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="G_vec_V_1_load_load_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_V_1_load/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="elements_Ih_0_load_load_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="32" slack="0"/>
<pin id="45" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="elements_Ih_0_load/8 "/>
</bind>
</comp>

<comp id="48" class="1004" name="store_ln91_store_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/11 "/>
</bind>
</comp>

<comp id="54" class="1004" name="G_vec_I_2_load_load_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_2_load/12 "/>
</bind>
</comp>

<comp id="59" class="1004" name="G_vec_I_1_load_load_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_vec_I_1_load/12 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln97_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/15 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln98_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/15 "/>
</bind>
</comp>

<comp id="76" class="1005" name="G_vec_V_2_load_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_V_2_load "/>
</bind>
</comp>

<comp id="81" class="1005" name="G_vec_V_1_load_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_V_1_load "/>
</bind>
</comp>

<comp id="86" class="1005" name="sub_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="91" class="1005" name="mul_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="96" class="1005" name="elements_Ih_0_load_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="elements_Ih_0_load "/>
</bind>
</comp>

<comp id="101" class="1005" name="add_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="107" class="1005" name="G_vec_I_2_load_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_2_load "/>
</bind>
</comp>

<comp id="112" class="1005" name="G_vec_I_1_load_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="G_vec_I_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="0" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="37"><net_src comp="33" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="42"><net_src comp="38" pin="1"/><net_sink comp="20" pin=1"/></net>

<net id="46"><net_src comp="4" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="47"><net_src comp="43" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="52"><net_src comp="20" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="68"><net_src comp="20" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="33" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="84"><net_src comp="38" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="20" pin=1"/></net>

<net id="89"><net_src comp="20" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="28" pin=0"/></net>

<net id="94"><net_src comp="28" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="20" pin=1"/></net>

<net id="99"><net_src comp="43" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="104"><net_src comp="20" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="20" pin=1"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="24" pin=1"/></net>

<net id="110"><net_src comp="54" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="115"><net_src comp="59" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="24" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: elements_Ih_0 | {11 }
	Port: G_vec_I_2 | {15 }
	Port: G_vec_I_1 | {15 }
 - Input state : 
	Port: histvect : G_vec_V_2 | {1 }
	Port: histvect : G_vec_V_1 | {1 }
	Port: histvect : elements_Ih_0 | {8 }
	Port: histvect : G_vec_I_2 | {12 }
	Port: histvect : G_vec_I_1 | {12 }
  - Chain level:
	State 1
		sub : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		add : 1
	State 9
	State 10
	State 11
		store_ln91 : 1
	State 12
		sub1 : 1
		add3 : 1
	State 13
	State 14
	State 15
		store_ln97 : 1
		store_ln98 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|   DSP   |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|   fadd   |    grp_fu_20   |    2    |   227   |   214   |
|          |    grp_fu_24   |    2    |   227   |   214   |
|----------|----------------|---------|---------|---------|
|   fmul   |    grp_fu_28   |    3    |   128   |   138   |
|----------|----------------|---------|---------|---------|
|   Total  |                |    7    |   582   |   566   |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  G_vec_I_1_load_reg_112 |   32   |
|  G_vec_I_2_load_reg_107 |   32   |
|  G_vec_V_1_load_reg_81  |   32   |
|  G_vec_V_2_load_reg_76  |   32   |
|       add_reg_101       |   32   |
|elements_Ih_0_load_reg_96|   32   |
|        mul_reg_91       |   32   |
|        sub_reg_86       |   32   |
+-------------------------+--------+
|          Total          |   256  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_20 |  p0  |   6  |  32  |   192  ||    25   |
| grp_fu_20 |  p1  |   4  |  32  |   128  ||    17   |
| grp_fu_24 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   384  || 3.22029 ||    51   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |   582  |   566  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   51   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    3   |   838  |   617  |
+-----------+--------+--------+--------+--------+
