#! alpha0 = %%alpha0
#! q0 = %%q0
#! q1 = %%q1
#! a0 = %%a0
#! a1 = %%a1
#! a2 = %%a2
#! a3 = %%a3
#! a4 = %%a4
#! a5 = %%a5
#! a6 = %%a6
#! a7 = %%a7
#! a8 = %%a8
#! a9 = %%a9
#! a10 = %%a10
#! a11 = %%a11
#! a12 = %%a12
#! a13 = %%a13
#! a14 = %%a14
#! a15 = %%a15
#! b0 = %%b0
#! b1 = %%b1
#! b2 = %%b2
#! b3 = %%b3
#! b4 = %%b4
#! b5 = %%b5
#! b6 = %%b6
#! b7 = %%b7
#! b8 = %%b8
#! b9 = %%b9
#! b10 = %%b10
#! b11 = %%b11
#! b12 = %%b12
#! b13 = %%b13
#! b14 = %%b14
#! b15 = %%b15
#! m0 = %%m0
#! m1 = %%m1
#! m2 = %%m2
#! m3 = %%m3
#! m4 = %%m4
#! m5 = %%m5
#! m6 = %%m6
#! m7 = %%m7
#! m8 = %%m8
#! m9 = %%m9
#! m10 = %%m10
#! m11 = %%m11
#! m12 = %%m12
#! m13 = %%m13
#! m14 = %%m14
#! m15 = %%m15
#! u0 = %%u0
#! u1 = %%u1
#! u2 = %%u2
#! u3 = %%u3
#! u4 = %%u4
#! u5 = %%u5
#! u6 = %%u6
#! u7 = %%u7
#! u8 = %%u8
#! u9 = %%u9
#! u10 = %%u10
#! u11 = %%u11
#! u12 = %%u12
#! u13 = %%u13
#! u14 = %%u14
#! u15 = %%u15
#! u16 = %%u16
#! mult $1v, $2v -> bvAssign accHH (bvConst 0);\nbvMulf accHL accL (bvVar $1v) (bvVar $2v)
#! lmul $1v, $2v -> bvMulf tmp $2v (bvVar accL) (bvVar $1v)
#! macc aa0, $1v -> bvMulf H L (bvVar a0) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa1, $1v -> bvMulf H L (bvVar a1) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa2, $1v -> bvMulf H L (bvVar a2) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa3, $1v -> bvMulf H L (bvVar a3) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa4, $1v -> bvMulf H L (bvVar a4) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa5, $1v -> bvMulf H L (bvVar a5) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa6, $1v -> bvMulf H L (bvVar a6) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa7, $1v -> bvMulf H L (bvVar a7) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa8, $1v -> bvMulf H L (bvVar a8) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa9, $1v -> bvMulf H L (bvVar a9) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa10, $1v -> bvMulf H L (bvVar a10) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa11, $1v -> bvMulf H L (bvVar a11) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa12, $1v -> bvMulf H L (bvVar a12) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa13, $1v -> bvMulf H L (bvVar a13) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa14, $1v -> bvMulf H L (bvVar a14) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc aa15, $1v -> bvMulf H L (bvVar a15) (bvVar $1v);\nbvAddC carry accL (bvVar accL) (bvVar L);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvVar H) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc uu16, 1 -> bvAddC carry accL (bvVar accL) (bvVar u16);\n(* NOTE: ignore carry because it is zero *)\nbvAdc accHL (bvVar accHL) (bvConst 0) carry;\nbvClear carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc $1v, $2v -> bvMulf H L (bvVar $1v) (bvVar $2v);\nbvAddC carry accL (bvVar accL) (bvVar L);\nbvAdcC carry accHL (bvVar accHL) (bvVar H) carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! macc $1v, 1 -> bvAddC carry accL (bvVar accL) (bvVar $1v);\nbvAdcC carry accHL (bvVar accHL) (bvConst 0) carry;\nbvAdc accHH (bvVar accHH) (bvConst 0) carry
#! shift $1v -> bvAssign $1v (bvVar accL);\nbvAssign accL (bvVar accHL);\nbvAssign accHL (bvVar accHH);\nbvAssign accHH (bvConst 0)

mult 	a0,	b0
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa0,	b1
macc 	q0,	m1
shift	u0
macc 	aa0,	b2
macc 	q0,	m2
shift	u1
macc 	aa0,	b3
macc 	q0,	m3
shift	u2
macc 	aa0,	b4
macc 	q0,	m4
shift	u3
macc 	aa0,	b5
macc 	q0,	m5
shift	u4
macc 	aa0,	b6
macc 	q0,	m6
shift	u5
macc 	aa0,	b7
macc 	q0,	m7
shift	u6
macc 	aa0,	b8
macc 	q0,	m8
shift	u7
macc 	aa0,	b9
macc 	q0,	m9
shift	u8
macc 	aa0,	b10
macc 	q0,	m10
shift	u9
macc 	aa0,	b11
macc 	q0,	m11
shift	u10
macc 	aa0,	b12
macc 	q0,	m12
shift	u11
macc 	aa0,	b13
macc 	q0,	m13
shift	u12
macc 	aa0,	b14
macc 	q0,	m14
shift	u13
macc 	aa0,	b15
macc 	q0,	m15
shift	u14
shift	u15
shift	u16
mult 	a1,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa1,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa1,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa1,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa1,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa1,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa1,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa1,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa1,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa1,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa1,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa1,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa1,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa1,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa1,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa1,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a2,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa2,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa2,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa2,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa2,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa2,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa2,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa2,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa2,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa2,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa2,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa2,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa2,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa2,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa2,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa2,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a3,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa3,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa3,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa3,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa3,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa3,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa3,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa3,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa3,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa3,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa3,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa3,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa3,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa3,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa3,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa3,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a4,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa4,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa4,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa4,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa4,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa4,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa4,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa4,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa4,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa4,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa4,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa4,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa4,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa4,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa4,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa4,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a5,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa5,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa5,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa5,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa5,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa5,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa5,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa5,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa5,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa5,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa5,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa5,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa5,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa5,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa5,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa5,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a6,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa6,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa6,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa6,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa6,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa6,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa6,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa6,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa6,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa6,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa6,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa6,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa6,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa6,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa6,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa6,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a7,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa7,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa7,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa7,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa7,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa7,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa7,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa7,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa7,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa7,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa7,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa7,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa7,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa7,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa7,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa7,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a8,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa8,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa8,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa8,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa8,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa8,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa8,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa8,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa8,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa8,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa8,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa8,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa8,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa8,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa8,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa8,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a9,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa9,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa9,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa9,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa9,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa9,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa9,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa9,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa9,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa9,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa9,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa9,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa9,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa9,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa9,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa9,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a10,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa10,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa10,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa10,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa10,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa10,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa10,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa10,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa10,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa10,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa10,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa10,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa10,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa10,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa10,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa10,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a11,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa11,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa11,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa11,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa11,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa11,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa11,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa11,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa11,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa11,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa11,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa11,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa11,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa11,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa11,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa11,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a12,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa12,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa12,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa12,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa12,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa12,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa12,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa12,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa12,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa12,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa12,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa12,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa12,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa12,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa12,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa12,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a13,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa13,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa13,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa13,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa13,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa13,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa13,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa13,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa13,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa13,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa13,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa13,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa13,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa13,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa13,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa13,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a14,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa14,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa14,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa14,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa14,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa14,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa14,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa14,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa14,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa14,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa14,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa14,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa14,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa14,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa14,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa14,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
mult 	a15,	b0
macc 	u0,	1
lmul 	alpha0,	q0
macc 	q0,	m0
shift	q1
macc 	aa15,	b1
macc 	u1,	1
macc 	q0,	m1
shift	u0
macc 	aa15,	b2
macc 	u2,	1
macc 	q0,	m2
shift	u1
macc 	aa15,	b3
macc 	u3,	1
macc 	q0,	m3
shift	u2
macc 	aa15,	b4
macc 	u4,	1
macc 	q0,	m4
shift	u3
macc 	aa15,	b5
macc 	u5,	1
macc 	q0,	m5
shift	u4
macc 	aa15,	b6
macc 	u6,	1
macc 	q0,	m6
shift	u5
macc 	aa15,	b7
macc 	u7,	1
macc 	q0,	m7
shift	u6
macc 	aa15,	b8
macc 	u8,	1
macc 	q0,	m8
shift	u7
macc 	aa15,	b9
macc 	u9,	1
macc 	q0,	m9
shift	u8
macc 	aa15,	b10
macc 	u10,	1
macc 	q0,	m10
shift	u9
macc 	aa15,	b11
macc 	u11,	1
macc 	q0,	m11
shift	u10
macc 	aa15,	b12
macc 	u12,	1
macc 	q0,	m12
shift	u11
macc 	aa15,	b13
macc 	u13,	1
macc 	q0,	m13
shift	u12
macc 	aa15,	b14
macc 	u14,	1
macc 	q0,	m14
shift	u13
macc 	aa15,	b15
macc 	u15,	1
macc 	q0,	m15
shift	u14
macc 	uu16,	1
shift	u15
shift	u16
