// Seed: 1418666239
module module_0;
  tri0 id_2;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  assign module_1.id_9 = 0;
  assign id_2 = 1'b0;
  wire id_3, id_4;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    output wor id_6,
    input supply0 id_7
    , id_12,
    output tri1 id_8,
    input tri1 id_9,
    input supply1 id_10
);
  assign id_12.id_12 = id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign module_0.type_5 = 0;
endmodule
