// Seed: 1253061376
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  tri0 id_3 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd22,
    parameter id_4  = 32'd5
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  inout wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  supply1 [-1 'b0 : 1] id_8, id_9;
  assign id_1[id_4] = {1'b0{id_3}};
  assign id_8 = -1;
  wire _id_10;
  bit [id_10 : -1 'h0] id_11, id_12;
  wire id_13;
  ;
  assign id_9 = -1;
  always id_11 <= 1;
endmodule
