============================================================
   Tang Dynasty, V4.6.116866
   Copyright (c) 2012-2024 Anlogic
   Executable = C:/Anlogic/TD_4.6.8_SP1_Release_116.866/bin/td.exe
   Built at =   14:41:38 Jan  6 2024
   Run by =     42190
   Run Date =   Sun Nov 16 22:07:49 2025

   Run on =     A15PLUS
============================================================
RUN-1002 : start command "import_device al3_10.db -package LQFP144 -basic"
RUN-1002 : start command "read_verilog -file al_ip/sample_memory.v"
HDL-1007 : analyze verilog file al_ip/sample_memory.v
HDL-1007 : elaborate module sample_memory in al_ip/sample_memory.v(14)
HDL-1007 : elaborate module AL_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=13,ADDR_WIDTH_B=13,DATA_DEPTH_A=8192,DATA_DEPTH_B=8192,MODE="PDPW",IMPLEMENT="9K(FAST)") in C:/Anlogic/TD_4.6.8_SP1_Release_116.866/arch/al3_macro.v(756)
HDL-5007 WARNING: actual bit length 2 differs from formal bit length 1 for port 'beb' in al_ip/sample_memory.v(60)
HDL-1200 : Current top model is sample_memory
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD_4.6.8_SP1_Release_116.866/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "sample_memory"
SYN-1011 : Flatten model sample_memory
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "map_macro -nopad"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 93/2 useful/useless nets, 32/2 useful/useless insts
RUN-1002 : start command "write_verilog al_ip/sample_memory_sim.v"
HDL-1201 : write out verilog file al_ip/sample_memory_sim.v
