

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318'
================================================================
* Date:           Mon Jan 26 23:24:26 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten139 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_60_reload"   --->   Operation 18 'read' 'scale_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 19 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload"   --->   Operation 20 'read' 'scale_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 21 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 22 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 23 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 24 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 25 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 26 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 27 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 28 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 29 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 30 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 31 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 32 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten139"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 34 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 4, i7 %j" [top.cpp:110]   --->   Operation 35 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119.4"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten139_load = load i12 %indvar_flatten139" [top.cpp:109]   --->   Operation 37 'load' 'indvar_flatten139_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.96ns)   --->   "%icmp_ln109 = icmp_eq  i12 %indvar_flatten139_load, i12 2048" [top.cpp:109]   --->   Operation 38 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.96ns)   --->   "%add_ln109 = add i12 %indvar_flatten139_load, i12 1" [top.cpp:109]   --->   Operation 39 'add' 'add_ln109' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135.4, void %for.body119.5.preheader.exitStub" [top.cpp:109]   --->   Operation 40 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 42 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 43 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.92ns)   --->   "%add_ln109_4 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 44 'add' 'add_ln109_4' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 45 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 4, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 46 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 47 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109_4, i9 %i_load" [top.cpp:109]   --->   Operation 48 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 49 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln110_4 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln110, i32 3, i32 5" [top.cpp:110]   --->   Operation 50 'partselect' 'lshr_ln110_4' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln110, i3 %lshr_ln110_4" [top.cpp:112]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i11 %tmp_s" [top.cpp:112]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:112]   --->   Operation 54 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "%tmp_23 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.15i24.i24.i6, i6 4, i24 %scale_4_reload_read, i6 8, i24 %scale_8_reload_read, i6 12, i24 %scale_12_reload_read, i6 16, i24 %scale_16_reload_read, i6 20, i24 %scale_20_reload_read, i6 24, i24 %scale_24_reload_read, i6 28, i24 %scale_28_reload_read, i6 32, i24 %scale_32_reload_read, i6 36, i24 %scale_36_reload_read, i6 40, i24 %scale_40_reload_read, i6 44, i24 %scale_44_reload_read, i6 48, i24 %scale_48_reload_read, i6 52, i24 %scale_52_reload_read, i6 56, i24 %scale_56_reload_read, i6 60, i24 %scale_60_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 55 'sparsemux' 'tmp_23' <Predicate = (!icmp_ln109)> <Delay = 0.65> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 8" [top.cpp:110]   --->   Operation 56 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.48ns)   --->   "%store_ln109 = store i12 %add_ln109, i12 %indvar_flatten139" [top.cpp:109]   --->   Operation 57 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 58 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 58 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 59 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 59 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 60 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:112]   --->   Operation 60 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:112]   --->   Operation 61 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln112_4 = sext i24 %tmp_23" [top.cpp:112]   --->   Operation 62 'sext' 'sext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_4, i48 %sext_ln112" [top.cpp:112]   --->   Operation 63 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 64 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln112_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 65 'partselect' 'trunc_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 66 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 67 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i1 %tmp_53" [top.cpp:112]   --->   Operation 68 'zext' 'zext_ln112_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln112_4, i24 %zext_ln112_4" [top.cpp:112]   --->   Operation 69 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 70 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%xor_ln112 = xor i1 %tmp_55, i1 1" [top.cpp:112]   --->   Operation 71 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112 = and i1 %tmp_54, i1 %xor_ln112" [top.cpp:112]   --->   Operation 72 'and' 'and_ln112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_19)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 73 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 74 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.89ns)   --->   "%icmp_ln112 = icmp_eq  i7 %tmp_24, i7 127" [top.cpp:112]   --->   Operation 75 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 76 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.90ns)   --->   "%icmp_ln112_9 = icmp_eq  i8 %tmp_25, i8 255" [top.cpp:112]   --->   Operation 77 'icmp' 'icmp_ln112_9' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.90ns)   --->   "%icmp_ln112_10 = icmp_eq  i8 %tmp_25, i8 0" [top.cpp:112]   --->   Operation 78 'icmp' 'icmp_ln112_10' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_18)   --->   "%select_ln112 = select i1 %and_ln112, i1 %icmp_ln112_9, i1 %icmp_ln112_10" [top.cpp:112]   --->   Operation 79 'select' 'select_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_19)   --->   "%xor_ln112_13 = xor i1 %tmp_56, i1 1" [top.cpp:112]   --->   Operation 80 'xor' 'xor_ln112_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_19)   --->   "%and_ln112_16 = and i1 %icmp_ln112, i1 %xor_ln112_13" [top.cpp:112]   --->   Operation 81 'and' 'and_ln112_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_19)   --->   "%select_ln112_10 = select i1 %and_ln112, i1 %and_ln112_16, i1 %icmp_ln112_9" [top.cpp:112]   --->   Operation 82 'select' 'select_ln112_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_8)   --->   "%and_ln112_17 = and i1 %and_ln112, i1 %icmp_ln112_9" [top.cpp:112]   --->   Operation 83 'and' 'and_ln112_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_18)   --->   "%xor_ln112_14 = xor i1 %select_ln112, i1 1" [top.cpp:112]   --->   Operation 84 'xor' 'xor_ln112_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_18)   --->   "%or_ln112 = or i1 %tmp_55, i1 %xor_ln112_14" [top.cpp:112]   --->   Operation 85 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_18)   --->   "%xor_ln112_15 = xor i1 %tmp_52, i1 1" [top.cpp:112]   --->   Operation 86 'xor' 'xor_ln112_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_18 = and i1 %or_ln112, i1 %xor_ln112_15" [top.cpp:112]   --->   Operation 87 'and' 'and_ln112_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_19 = and i1 %tmp_55, i1 %select_ln112_10" [top.cpp:112]   --->   Operation 88 'and' 'and_ln112_19' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_8)   --->   "%or_ln112_7 = or i1 %and_ln112_17, i1 %and_ln112_19" [top.cpp:112]   --->   Operation 89 'or' 'or_ln112_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_8)   --->   "%xor_ln112_16 = xor i1 %or_ln112_7, i1 1" [top.cpp:112]   --->   Operation 90 'xor' 'xor_ln112_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_8)   --->   "%and_ln112_20 = and i1 %tmp_52, i1 %xor_ln112_16" [top.cpp:112]   --->   Operation 91 'and' 'and_ln112_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_12)   --->   "%select_ln112_11 = select i1 %and_ln112_18, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 92 'select' 'select_ln112_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_8 = or i1 %and_ln112_18, i1 %and_ln112_20" [top.cpp:112]   --->   Operation 93 'or' 'or_ln112_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_12 = select i1 %or_ln112_8, i24 %select_ln112_11, i24 %add_ln112" [top.cpp:112]   --->   Operation 94 'select' 'select_ln112_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 95 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [top.cpp:111]   --->   Operation 97 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln112" [top.cpp:112]   --->   Operation 98 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_12, i11 %C_4_addr" [top.cpp:112]   --->   Operation 99 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119.4" [top.cpp:110]   --->   Operation 100 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ scale_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_12_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_20_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_24_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_28_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_36_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_40_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_44_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_52_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_56_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_60_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 0100]
i                                                        (alloca           ) [ 0100]
indvar_flatten139                                        (alloca           ) [ 0100]
specmemcore_ln0                                          (specmemcore      ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
scale_60_reload_read                                     (read             ) [ 0000]
scale_56_reload_read                                     (read             ) [ 0000]
scale_52_reload_read                                     (read             ) [ 0000]
scale_48_reload_read                                     (read             ) [ 0000]
scale_44_reload_read                                     (read             ) [ 0000]
scale_40_reload_read                                     (read             ) [ 0000]
scale_36_reload_read                                     (read             ) [ 0000]
scale_32_reload_read                                     (read             ) [ 0000]
scale_28_reload_read                                     (read             ) [ 0000]
scale_24_reload_read                                     (read             ) [ 0000]
scale_20_reload_read                                     (read             ) [ 0000]
scale_16_reload_read                                     (read             ) [ 0000]
scale_12_reload_read                                     (read             ) [ 0000]
scale_8_reload_read                                      (read             ) [ 0000]
scale_4_reload_read                                      (read             ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten139_load                                   (load             ) [ 0000]
icmp_ln109                                               (icmp             ) [ 0110]
add_ln109                                                (add              ) [ 0000]
br_ln109                                                 (br               ) [ 0000]
j_load                                                   (load             ) [ 0000]
i_load                                                   (load             ) [ 0000]
trunc_ln109                                              (trunc            ) [ 0000]
add_ln109_4                                              (add              ) [ 0000]
tmp                                                      (bitselect        ) [ 0000]
select_ln110                                             (select           ) [ 0000]
zext_ln109                                               (zext             ) [ 0000]
select_ln109                                             (select           ) [ 0000]
trunc_ln110                                              (trunc            ) [ 0000]
lshr_ln110_4                                             (partselect       ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
zext_ln112                                               (zext             ) [ 0111]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr (getelementptr    ) [ 0110]
tmp_23                                                   (sparsemux        ) [ 0110]
add_ln110                                                (add              ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load (load             ) [ 0000]
sext_ln112                                               (sext             ) [ 0000]
sext_ln112_4                                             (sext             ) [ 0000]
mul_ln112                                                (mul              ) [ 0000]
tmp_52                                                   (bitselect        ) [ 0000]
trunc_ln112_4                                            (partselect       ) [ 0000]
tmp_53                                                   (bitselect        ) [ 0000]
tmp_54                                                   (bitselect        ) [ 0000]
zext_ln112_4                                             (zext             ) [ 0000]
add_ln112                                                (add              ) [ 0000]
tmp_55                                                   (bitselect        ) [ 0000]
xor_ln112                                                (xor              ) [ 0000]
and_ln112                                                (and              ) [ 0000]
tmp_56                                                   (bitselect        ) [ 0000]
tmp_24                                                   (partselect       ) [ 0000]
icmp_ln112                                               (icmp             ) [ 0000]
tmp_25                                                   (partselect       ) [ 0000]
icmp_ln112_9                                             (icmp             ) [ 0000]
icmp_ln112_10                                            (icmp             ) [ 0000]
select_ln112                                             (select           ) [ 0000]
xor_ln112_13                                             (xor              ) [ 0000]
and_ln112_16                                             (and              ) [ 0000]
select_ln112_10                                          (select           ) [ 0000]
and_ln112_17                                             (and              ) [ 0000]
xor_ln112_14                                             (xor              ) [ 0000]
or_ln112                                                 (or               ) [ 0000]
xor_ln112_15                                             (xor              ) [ 0000]
and_ln112_18                                             (and              ) [ 0000]
and_ln112_19                                             (and              ) [ 0000]
or_ln112_7                                               (or               ) [ 0000]
xor_ln112_16                                             (xor              ) [ 0000]
and_ln112_20                                             (and              ) [ 0000]
select_ln112_11                                          (select           ) [ 0000]
or_ln112_8                                               (or               ) [ 0000]
select_ln112_12                                          (select           ) [ 0101]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
specpipeline_ln111                                       (specpipeline     ) [ 0000]
C_4_addr                                                 (getelementptr    ) [ 0000]
store_ln112                                              (store            ) [ 0000]
br_ln110                                                 (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="scale_4_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_4_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="scale_8_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_8_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="scale_12_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_12_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="scale_16_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_16_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="scale_20_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_20_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="scale_24_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_24_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="scale_28_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_28_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="scale_32_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_32_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="scale_36_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_36_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="scale_40_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_40_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scale_44_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_44_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scale_48_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_48_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="scale_52_reload">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_52_reload"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="scale_56_reload">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_56_reload"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="scale_60_reload">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_60_reload"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.15i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="j_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten139_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten139/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="scale_60_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="24" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_60_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="scale_56_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="0"/>
<pin id="199" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_56_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="scale_52_reload_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_52_reload_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="scale_48_reload_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="24" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="0"/>
<pin id="211" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_48_reload_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="scale_44_reload_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="0"/>
<pin id="217" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_44_reload_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="scale_40_reload_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="24" slack="0"/>
<pin id="222" dir="0" index="1" bw="24" slack="0"/>
<pin id="223" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_40_reload_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="scale_36_reload_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="0" index="1" bw="24" slack="0"/>
<pin id="229" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_36_reload_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="scale_32_reload_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="0"/>
<pin id="235" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_32_reload_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="scale_28_reload_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="24" slack="0"/>
<pin id="240" dir="0" index="1" bw="24" slack="0"/>
<pin id="241" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_28_reload_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="scale_24_reload_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_24_reload_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="scale_20_reload_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_20_reload_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="scale_16_reload_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="24" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_16_reload_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="scale_12_reload_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="24" slack="0"/>
<pin id="265" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_12_reload_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="scale_8_reload_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="0" index="1" bw="24" slack="0"/>
<pin id="271" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_8_reload_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="scale_4_reload_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="24" slack="0"/>
<pin id="276" dir="0" index="1" bw="24" slack="0"/>
<pin id="277" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_4_reload_read/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="24" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="C_4_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="11" slack="2"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln112_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="24" slack="1"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="mul_ln112_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln0_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="12" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln109_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="9" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln110_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar_flatten139_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten139_load/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln109_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="12" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln109_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="j_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln109_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln109_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_4/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="select_ln110_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln109_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="select_ln109_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="9" slack="0"/>
<pin id="379" dir="0" index="2" bw="9" slack="0"/>
<pin id="380" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln110_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lshr_ln110_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="4" slack="0"/>
<pin id="393" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln110_4/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="3" slack="0"/>
<pin id="402" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln112_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_23_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="24" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="0"/>
<pin id="414" dir="0" index="2" bw="24" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="0" index="4" bw="24" slack="0"/>
<pin id="417" dir="0" index="5" bw="6" slack="0"/>
<pin id="418" dir="0" index="6" bw="24" slack="0"/>
<pin id="419" dir="0" index="7" bw="6" slack="0"/>
<pin id="420" dir="0" index="8" bw="24" slack="0"/>
<pin id="421" dir="0" index="9" bw="6" slack="0"/>
<pin id="422" dir="0" index="10" bw="24" slack="0"/>
<pin id="423" dir="0" index="11" bw="6" slack="0"/>
<pin id="424" dir="0" index="12" bw="24" slack="0"/>
<pin id="425" dir="0" index="13" bw="6" slack="0"/>
<pin id="426" dir="0" index="14" bw="24" slack="0"/>
<pin id="427" dir="0" index="15" bw="6" slack="0"/>
<pin id="428" dir="0" index="16" bw="24" slack="0"/>
<pin id="429" dir="0" index="17" bw="6" slack="0"/>
<pin id="430" dir="0" index="18" bw="24" slack="0"/>
<pin id="431" dir="0" index="19" bw="6" slack="0"/>
<pin id="432" dir="0" index="20" bw="24" slack="0"/>
<pin id="433" dir="0" index="21" bw="6" slack="0"/>
<pin id="434" dir="0" index="22" bw="24" slack="0"/>
<pin id="435" dir="0" index="23" bw="6" slack="0"/>
<pin id="436" dir="0" index="24" bw="24" slack="0"/>
<pin id="437" dir="0" index="25" bw="6" slack="0"/>
<pin id="438" dir="0" index="26" bw="24" slack="0"/>
<pin id="439" dir="0" index="27" bw="6" slack="0"/>
<pin id="440" dir="0" index="28" bw="24" slack="0"/>
<pin id="441" dir="0" index="29" bw="6" slack="0"/>
<pin id="442" dir="0" index="30" bw="24" slack="0"/>
<pin id="443" dir="0" index="31" bw="24" slack="0"/>
<pin id="444" dir="0" index="32" bw="6" slack="0"/>
<pin id="445" dir="1" index="33" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln110_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln109_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="0"/>
<pin id="487" dir="0" index="1" bw="12" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln109_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="9" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln110_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="0" index="1" bw="7" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln112_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="24" slack="0"/>
<pin id="502" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln112_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="24" slack="1"/>
<pin id="507" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_4/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_52_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="48" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln112_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="24" slack="0"/>
<pin id="519" dir="0" index="1" bw="48" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="0" index="3" bw="7" slack="0"/>
<pin id="522" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln112_4/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_53_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="48" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_54_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="48" slack="0"/>
<pin id="538" dir="0" index="2" bw="7" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln112_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln112_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="24" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_55_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="24" slack="0"/>
<pin id="556" dir="0" index="2" bw="6" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="xor_ln112_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="and_ln112_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_56_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="48" slack="0"/>
<pin id="576" dir="0" index="2" bw="7" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_24_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="0" index="1" bw="48" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln112_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_25_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="48" slack="0"/>
<pin id="598" dir="0" index="2" bw="7" slack="0"/>
<pin id="599" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln112_9_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_9/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln112_10_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_10/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln112_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln112_13_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_13/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="and_ln112_16_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_16/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln112_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_10/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln112_17_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_17/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="xor_ln112_14_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_14/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="or_ln112_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln112_15_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_15/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="and_ln112_18_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_18/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="and_ln112_19_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_19/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="or_ln112_7_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_7/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="xor_ln112_16_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_16/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="and_ln112_20_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_20/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="select_ln112_11_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="24" slack="0"/>
<pin id="700" dir="0" index="2" bw="24" slack="0"/>
<pin id="701" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_11/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_ln112_8_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_8/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="select_ln112_12_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="24" slack="0"/>
<pin id="714" dir="0" index="2" bw="24" slack="0"/>
<pin id="715" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_12/2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="j_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="726" class="1005" name="i_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="733" class="1005" name="indvar_flatten139_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="12" slack="0"/>
<pin id="735" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten139 "/>
</bind>
</comp>

<comp id="740" class="1005" name="icmp_ln109_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="744" class="1005" name="zext_ln112_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="2"/>
<pin id="746" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="749" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="11" slack="1"/>
<pin id="751" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_23_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="24" slack="1"/>
<pin id="756" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="759" class="1005" name="select_ln112_12_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="24" slack="1"/>
<pin id="761" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="181"><net_src comp="48" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="34" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="68" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="68" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="96" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="6" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="96" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="72" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="76" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="325" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="343" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="340" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="84" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="86" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="346" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="375"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="356" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="350" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="343" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="88" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="364" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="90" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="92" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="403"><net_src comp="94" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="384" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="388" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="446"><net_src comp="98" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="447"><net_src comp="86" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="448"><net_src comp="274" pin="2"/><net_sink comp="411" pin=2"/></net>

<net id="449"><net_src comp="100" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="450"><net_src comp="268" pin="2"/><net_sink comp="411" pin=4"/></net>

<net id="451"><net_src comp="102" pin="0"/><net_sink comp="411" pin=5"/></net>

<net id="452"><net_src comp="262" pin="2"/><net_sink comp="411" pin=6"/></net>

<net id="453"><net_src comp="104" pin="0"/><net_sink comp="411" pin=7"/></net>

<net id="454"><net_src comp="256" pin="2"/><net_sink comp="411" pin=8"/></net>

<net id="455"><net_src comp="106" pin="0"/><net_sink comp="411" pin=9"/></net>

<net id="456"><net_src comp="250" pin="2"/><net_sink comp="411" pin=10"/></net>

<net id="457"><net_src comp="108" pin="0"/><net_sink comp="411" pin=11"/></net>

<net id="458"><net_src comp="244" pin="2"/><net_sink comp="411" pin=12"/></net>

<net id="459"><net_src comp="110" pin="0"/><net_sink comp="411" pin=13"/></net>

<net id="460"><net_src comp="238" pin="2"/><net_sink comp="411" pin=14"/></net>

<net id="461"><net_src comp="112" pin="0"/><net_sink comp="411" pin=15"/></net>

<net id="462"><net_src comp="232" pin="2"/><net_sink comp="411" pin=16"/></net>

<net id="463"><net_src comp="114" pin="0"/><net_sink comp="411" pin=17"/></net>

<net id="464"><net_src comp="226" pin="2"/><net_sink comp="411" pin=18"/></net>

<net id="465"><net_src comp="116" pin="0"/><net_sink comp="411" pin=19"/></net>

<net id="466"><net_src comp="220" pin="2"/><net_sink comp="411" pin=20"/></net>

<net id="467"><net_src comp="118" pin="0"/><net_sink comp="411" pin=21"/></net>

<net id="468"><net_src comp="214" pin="2"/><net_sink comp="411" pin=22"/></net>

<net id="469"><net_src comp="120" pin="0"/><net_sink comp="411" pin=23"/></net>

<net id="470"><net_src comp="208" pin="2"/><net_sink comp="411" pin=24"/></net>

<net id="471"><net_src comp="122" pin="0"/><net_sink comp="411" pin=25"/></net>

<net id="472"><net_src comp="202" pin="2"/><net_sink comp="411" pin=26"/></net>

<net id="473"><net_src comp="124" pin="0"/><net_sink comp="411" pin=27"/></net>

<net id="474"><net_src comp="196" pin="2"/><net_sink comp="411" pin=28"/></net>

<net id="475"><net_src comp="126" pin="0"/><net_sink comp="411" pin=29"/></net>

<net id="476"><net_src comp="190" pin="2"/><net_sink comp="411" pin=30"/></net>

<net id="477"><net_src comp="128" pin="0"/><net_sink comp="411" pin=31"/></net>

<net id="478"><net_src comp="364" pin="3"/><net_sink comp="411" pin=32"/></net>

<net id="483"><net_src comp="372" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="130" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="334" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="376" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="479" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="287" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="514"><net_src comp="132" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="306" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="134" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="523"><net_src comp="136" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="306" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="138" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="140" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="532"><net_src comp="132" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="306" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="142" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="132" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="306" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="140" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="527" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="517" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="144" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="146" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="148" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="535" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="132" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="306" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="150" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="586"><net_src comp="152" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="306" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="154" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="581" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="156" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="158" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="306" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="150" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="595" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="160" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="595" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="162" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="567" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="603" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="609" pin="2"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="573" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="148" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="589" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="567" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="603" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="567" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="603" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="615" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="148" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="553" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="509" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="148" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="655" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="553" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="635" pin="3"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="643" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="673" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="148" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="509" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="702"><net_src comp="667" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="164" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="166" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="709"><net_src comp="667" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="691" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="697" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="547" pin="2"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="178" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="729"><net_src comp="182" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="736"><net_src comp="186" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="743"><net_src comp="328" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="406" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="752"><net_src comp="280" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="757"><net_src comp="411" pin="33"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="762"><net_src comp="711" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="300" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_4 | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_4_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_8_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_12_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_16_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_20_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_24_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_28_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_32_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_36_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_40_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_44_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_48_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_52_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_56_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : scale_60_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln110 : 1
		indvar_flatten139_load : 1
		icmp_ln109 : 2
		add_ln109 : 2
		br_ln109 : 3
		j_load : 1
		i_load : 1
		trunc_ln109 : 2
		add_ln109_4 : 2
		tmp : 2
		select_ln110 : 3
		zext_ln109 : 4
		select_ln109 : 3
		trunc_ln110 : 4
		lshr_ln110_4 : 4
		tmp_s : 5
		zext_ln112 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load : 8
		tmp_23 : 4
		add_ln110 : 5
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 6
	State 2
		sext_ln112 : 1
		mul_ln112 : 2
		tmp_52 : 3
		trunc_ln112_4 : 3
		tmp_53 : 3
		tmp_54 : 3
		zext_ln112_4 : 4
		add_ln112 : 5
		tmp_55 : 6
		xor_ln112 : 7
		and_ln112 : 7
		tmp_56 : 3
		tmp_24 : 3
		icmp_ln112 : 4
		tmp_25 : 3
		icmp_ln112_9 : 4
		icmp_ln112_10 : 4
		select_ln112 : 7
		xor_ln112_13 : 4
		and_ln112_16 : 5
		select_ln112_10 : 7
		and_ln112_17 : 7
		xor_ln112_14 : 8
		or_ln112 : 8
		xor_ln112_15 : 4
		and_ln112_18 : 8
		and_ln112_19 : 8
		or_ln112_7 : 8
		xor_ln112_16 : 8
		and_ln112_20 : 8
		select_ln112_11 : 8
		or_ln112_8 : 8
		select_ln112_12 : 8
	State 3
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln109_fu_334         |    0    |    0    |    19   |
|    add   |        add_ln109_4_fu_350        |    0    |    0    |    16   |
|          |         add_ln110_fu_479         |    0    |    0    |    13   |
|          |         add_ln112_fu_547         |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln110_fu_364       |    0    |    0    |    6    |
|          |        select_ln109_fu_376       |    0    |    0    |    8    |
|  select  |        select_ln112_fu_615       |    0    |    0    |    2    |
|          |      select_ln112_10_fu_635      |    0    |    0    |    2    |
|          |      select_ln112_11_fu_697      |    0    |    0    |    24   |
|          |      select_ln112_12_fu_711      |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_23_fu_411          |    0    |    0    |    65   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_328        |    0    |    0    |    19   |
|   icmp   |         icmp_ln112_fu_589        |    0    |    0    |    14   |
|          |        icmp_ln112_9_fu_603       |    0    |    0    |    15   |
|          |       icmp_ln112_10_fu_609       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln112_fu_306         |    2    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
|          |         and_ln112_fu_567         |    0    |    0    |    2    |
|          |        and_ln112_16_fu_629       |    0    |    0    |    2    |
|    and   |        and_ln112_17_fu_643       |    0    |    0    |    2    |
|          |        and_ln112_18_fu_667       |    0    |    0    |    2    |
|          |        and_ln112_19_fu_673       |    0    |    0    |    2    |
|          |        and_ln112_20_fu_691       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln112_fu_561         |    0    |    0    |    2    |
|          |        xor_ln112_13_fu_623       |    0    |    0    |    2    |
|    xor   |        xor_ln112_14_fu_649       |    0    |    0    |    2    |
|          |        xor_ln112_15_fu_661       |    0    |    0    |    2    |
|          |        xor_ln112_16_fu_685       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln112_fu_655         |    0    |    0    |    2    |
|    or    |         or_ln112_7_fu_679        |    0    |    0    |    2    |
|          |         or_ln112_8_fu_705        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | scale_60_reload_read_read_fu_190 |    0    |    0    |    0    |
|          | scale_56_reload_read_read_fu_196 |    0    |    0    |    0    |
|          | scale_52_reload_read_read_fu_202 |    0    |    0    |    0    |
|          | scale_48_reload_read_read_fu_208 |    0    |    0    |    0    |
|          | scale_44_reload_read_read_fu_214 |    0    |    0    |    0    |
|          | scale_40_reload_read_read_fu_220 |    0    |    0    |    0    |
|          | scale_36_reload_read_read_fu_226 |    0    |    0    |    0    |
|   read   | scale_32_reload_read_read_fu_232 |    0    |    0    |    0    |
|          | scale_28_reload_read_read_fu_238 |    0    |    0    |    0    |
|          | scale_24_reload_read_read_fu_244 |    0    |    0    |    0    |
|          | scale_20_reload_read_read_fu_250 |    0    |    0    |    0    |
|          | scale_16_reload_read_read_fu_256 |    0    |    0    |    0    |
|          | scale_12_reload_read_read_fu_262 |    0    |    0    |    0    |
|          |  scale_8_reload_read_read_fu_268 |    0    |    0    |    0    |
|          |  scale_4_reload_read_read_fu_274 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln109_fu_346        |    0    |    0    |    0    |
|          |        trunc_ln110_fu_384        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_356            |    0    |    0    |    0    |
|          |           tmp_52_fu_509          |    0    |    0    |    0    |
| bitselect|           tmp_53_fu_527          |    0    |    0    |    0    |
|          |           tmp_54_fu_535          |    0    |    0    |    0    |
|          |           tmp_55_fu_553          |    0    |    0    |    0    |
|          |           tmp_56_fu_573          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln109_fu_372        |    0    |    0    |    0    |
|   zext   |         zext_ln112_fu_406        |    0    |    0    |    0    |
|          |        zext_ln112_4_fu_543       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        lshr_ln110_4_fu_388       |    0    |    0    |    0    |
|partselect|       trunc_ln112_4_fu_517       |    0    |    0    |    0    |
|          |           tmp_24_fu_581          |    0    |    0    |    0    |
|          |           tmp_25_fu_595          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_398           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |         sext_ln112_fu_500        |    0    |    0    |    0    |
|          |        sext_ln112_4_fu_505       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   340   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                            i_reg_726                           |    9   |
|                       icmp_ln109_reg_740                       |    1   |
|                    indvar_flatten139_reg_733                   |   12   |
|                            j_reg_719                           |    7   |
|                     select_ln112_12_reg_759                    |   24   |
|                         tmp_23_reg_754                         |   24   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_reg_749|   11   |
|                       zext_ln112_reg_744                       |   64   |
+----------------------------------------------------------------+--------+
|                              Total                             |   152  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_287 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   22   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   340  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   152  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   152  |   349  |
+-----------+--------+--------+--------+--------+
