import "primitives/core.futil";
import "primitives/dual_port_memories.futil";

component main () -> () {
  cells {
    mem = dual_port_mem_d1(32, 5, 3);
    @external out = std_mem_d1(32, 2, 1);
  }
  wires {
    static<1> group write_mem {
      mem.write_en = 1'd1;
      mem.write_data = 32'd5;
      mem.addr0_w = 3'd0;
    }

    static<1> group read_and_write {
      mem.read_en = 1'd1;
      mem.addr0_r = 3'd0;
      mem.write_data = 32'd6;
      mem.write_en = 1'd1;
      mem.addr0_w = 3'd0;
    }
    
    static<1> group data_to_out {
      out.write_data = mem.read_data;
      out.write_en =1'd1;
      out.addr0 = 1'd0;
        }
  }

  control {
    static seq {
      write_mem;
      read_and_write;
      data_to_out;
    }
  }
}