/home/datnt/DATA/Traffic_Light_verilog/src/D_ff.v {1 {vlog -work work -stats=none /home/datnt/DATA/Traffic_Light_verilog/src/D_ff.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module D_ff

Top level modules:
	D_ff

} {} {}} /home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v {1 {vlog -work work -stats=none /home/datnt/DATA/Traffic_Light_verilog/src/TrafficLightCounter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TrafficLightCounter

Top level modules:
	TrafficLightCounter

} {} {}} /home/datnt/DATA/Traffic_Light_verilog/src/HAS.v {1 {vlog -work work -stats=none /home/datnt/DATA/Traffic_Light_verilog/src/HAS.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module HAS

Top level modules:
	HAS

} {} {}} /home/datnt/DATA/Traffic_Light_verilog/src/mux2_1.v {1 {vlog -work work -stats=none /home/datnt/DATA/Traffic_Light_verilog/src/mux2_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux2_1

Top level modules:
	mux2_1

} {} {}} /home/datnt/DATA/Traffic_Light_verilog/src/CounterWithParallelLoad.v {1 {vlog -work work -stats=none /home/datnt/DATA/Traffic_Light_verilog/src/CounterWithParallelLoad.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CounterWithParallelLoad

Top level modules:
	CounterWithParallelLoad

} {} {}}
