Fitter report for lr4
Mon Dec 14 12:10:11 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Dec 14 12:10:11 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lr4                                             ;
; Top-level Entity Name              ; fir                                             ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 3,133 / 33,216 ( 9 % )                          ;
;     Total combinational functions  ; 1,688 / 33,216 ( 5 % )                          ;
;     Dedicated logic registers      ; 3,002 / 33,216 ( 9 % )                          ;
; Total registers                    ; 3002                                            ;
; Total pins                         ; 62 / 475 ( 13 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 4,992 / 483,840 ( 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 44 / 70 ( 63 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Use smart compilation                                                      ; On                             ; Off                            ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; CLOCK_50   ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]    ; PIN_AF10      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]    ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]    ; PIN_AC12      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]    ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]    ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]    ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]    ; PIN_V13       ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]    ; PIN_V20       ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]    ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]    ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]    ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]    ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]    ; PIN_AA23      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]    ; PIN_AB24      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]    ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]    ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]    ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]    ; PIN_AC26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]    ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]    ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]    ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]    ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]    ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]    ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]    ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]    ; PIN_Y25       ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]    ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]    ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]    ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]    ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]    ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]    ; PIN_T4        ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]    ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]    ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]    ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]    ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]    ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]    ; PIN_P7        ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]    ; PIN_T9        ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]    ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]    ; PIN_R4        ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]    ; PIN_R3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[0]    ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[1]    ; PIN_P4        ; QSF Assignment ;
; Location ;                ;              ; HEX6[2]    ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[3]    ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; HEX6[4]    ; PIN_M3        ; QSF Assignment ;
; Location ;                ;              ; HEX6[5]    ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; HEX6[6]    ; PIN_M4        ; QSF Assignment ;
; Location ;                ;              ; HEX7[0]    ; PIN_L3        ; QSF Assignment ;
; Location ;                ;              ; HEX7[1]    ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; HEX7[2]    ; PIN_L9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[3]    ; PIN_L6        ; QSF Assignment ;
; Location ;                ;              ; HEX7[4]    ; PIN_L7        ; QSF Assignment ;
; Location ;                ;              ; HEX7[5]    ; PIN_P9        ; QSF Assignment ;
; Location ;                ;              ; HEX7[6]    ; PIN_N9        ; QSF Assignment ;
; Location ;                ;              ; KEY[0]     ; PIN_G26       ; QSF Assignment ;
; Location ;                ;              ; KEY[1]     ; PIN_N23       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]     ; PIN_P23       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]     ; PIN_W26       ; QSF Assignment ;
; Location ;                ;              ; SW[0]      ; PIN_N25       ; QSF Assignment ;
; Location ;                ;              ; SW[10]     ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; SW[11]     ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; SW[12]     ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; SW[13]     ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SW[14]     ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; SW[15]     ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; SW[16]     ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; SW[17]     ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; SW[1]      ; PIN_N26       ; QSF Assignment ;
; Location ;                ;              ; SW[2]      ; PIN_P25       ; QSF Assignment ;
; Location ;                ;              ; SW[3]      ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; SW[4]      ; PIN_AF14      ; QSF Assignment ;
; Location ;                ;              ; SW[5]      ; PIN_AD13      ; QSF Assignment ;
; Location ;                ;              ; SW[6]      ; PIN_AC13      ; QSF Assignment ;
; Location ;                ;              ; SW[7]      ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; SW[8]      ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; SW[9]      ; PIN_A13       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4847 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4847 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3590    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 206     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 1049    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 2       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/DE2/lr/lr4/output_files/lr4.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 3,133 / 33,216 ( 9 % )  ;
;     -- Combinational with no register       ; 131                     ;
;     -- Register only                        ; 1445                    ;
;     -- Combinational with a register        ; 1557                    ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 244                     ;
;     -- 3 input functions                    ; 1280                    ;
;     -- <=2 input functions                  ; 164                     ;
;     -- Register only                        ; 1445                    ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 452                     ;
;     -- arithmetic mode                      ; 1236                    ;
;                                             ;                         ;
; Total registers*                            ; 3,002 / 34,593 ( 9 % )  ;
;     -- Dedicated logic registers            ; 3,002 / 33,216 ( 9 % )  ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )       ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 228 / 2,076 ( 11 % )    ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 62 / 475 ( 13 % )       ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )          ;
;                                             ;                         ;
; Global signals                              ; 6                       ;
; M4Ks                                        ; 2 / 105 ( 2 % )         ;
; Total block memory bits                     ; 4,992 / 483,840 ( 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 483,840 ( 2 % ) ;
; Embedded Multiplier 9-bit elements          ; 44 / 70 ( 63 % )        ;
; PLLs                                        ; 0 / 4 ( 0 % )           ;
; Global clocks                               ; 6 / 16 ( 38 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 3% / 2% / 3%            ;
; Peak interconnect usage (total/H/V)         ; 28% / 22% / 37%         ;
; Maximum fan-out                             ; 2280                    ;
; Highest non-global fan-out                  ; 578                     ;
; Total fan-out                               ; 16053                   ;
; Average fan-out                             ; 2.79                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ; Low                            ;
;                                             ;                      ;                       ;                                ;                                ;
; Total logic elements                        ; 2237 / 33216 ( 7 % ) ; 140 / 33216 ( < 1 % ) ; 756 / 33216 ( 2 % )            ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 1                    ; 54                    ; 76                             ; 0                              ;
;     -- Register only                        ; 998                  ; 22                    ; 425                            ; 0                              ;
;     -- Combinational with a register        ; 1238                 ; 64                    ; 255                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 0                    ; 51                    ; 193                            ; 0                              ;
;     -- 3 input functions                    ; 1167                 ; 31                    ; 82                             ; 0                              ;
;     -- <=2 input functions                  ; 72                   ; 36                    ; 56                             ; 0                              ;
;     -- Register only                        ; 998                  ; 22                    ; 425                            ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;                                ;
;     -- normal mode                          ; 47                   ; 110                   ; 295                            ; 0                              ;
;     -- arithmetic mode                      ; 1192                 ; 8                     ; 36                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total registers                             ; 2236                 ; 86                    ; 680                            ; 0                              ;
;     -- Dedicated logic registers            ; 2236 / 33216 ( 7 % ) ; 86 / 33216 ( < 1 % )  ; 680 / 33216 ( 2 % )            ; 0 / 33216 ( 0 % )              ;
;                                             ;                      ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 160 / 2076 ( 8 % )   ; 14 / 2076 ( < 1 % )   ; 55 / 2076 ( 3 % )              ; 0 / 2076 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 62                   ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 44 / 70 ( 63 % )     ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                     ; 4992                           ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                     ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M4K                                         ; 0 / 105 ( 0 % )      ; 0 / 105 ( 0 % )       ; 2 / 105 ( 1 % )                ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 3 / 20 ( 15 % )      ; 2 / 20 ( 10 % )       ; 1 / 20 ( 5 % )                 ; 0 / 20 ( 0 % )                 ;
;                                             ;                      ;                       ;                                ;                                ;
; Connections                                 ;                      ;                       ;                                ;                                ;
;     -- Input Connections                    ; 1                    ; 128                   ; 872                            ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 96                    ; 736                            ; 0                              ;
;     -- Output Connections                   ; 884                  ; 115                   ; 2                              ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 114                   ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;                                ;
;     -- Total Connections                    ; 13707                ; 778                   ; 3372                           ; 0                              ;
;     -- Registered Connections               ; 3775                 ; 511                   ; 1845                           ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; External Connections                        ;                      ;                       ;                                ;                                ;
;     -- Top                                  ; 0                    ; 119                   ; 766                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 119                  ; 16                    ; 108                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 766                  ; 108                   ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;                                ;
;     -- Input Ports                          ; 24                   ; 19                    ; 135                            ; 0                              ;
;     -- Output Ports                         ; 42                   ; 37                    ; 88                             ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                     ; 43                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 26                    ; 79                             ; 0                              ;
;                                             ;                      ;                       ;                                ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                     ; 79                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 15                    ; 79                             ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; ast_sink_data[0]  ; C19   ; 4        ; 53           ; 36           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[10] ; AC16  ; 7        ; 42           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[11] ; AD15  ; 7        ; 35           ; 0            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[12] ; AC17  ; 7        ; 44           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[13] ; T17   ; 6        ; 65           ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[14] ; AC14  ; 7        ; 35           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[15] ; K25   ; 5        ; 65           ; 22           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[1]  ; G12   ; 3        ; 27           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[2]  ; F12   ; 3        ; 27           ; 36           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[3]  ; AD17  ; 7        ; 44           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[4]  ; E18   ; 4        ; 50           ; 36           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[5]  ; Y13   ; 7        ; 37           ; 0            ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[6]  ; M23   ; 5        ; 65           ; 22           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[7]  ; AF17  ; 7        ; 44           ; 0            ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[8]  ; AC15  ; 7        ; 40           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_data[9]  ; B11   ; 3        ; 29           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_error[0] ; C15   ; 4        ; 37           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_error[1] ; AC18  ; 7        ; 48           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ast_sink_valid    ; G14   ; 4        ; 35           ; 36           ; 2           ; 578                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk               ; P2    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset_n           ; P1    ; 1        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; ast_source_data[0]  ; F16   ; 4        ; 44           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[10] ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[11] ; B14   ; 4        ; 33           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[12] ; F17   ; 4        ; 48           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[13] ; A14   ; 4        ; 33           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[14] ; B19   ; 4        ; 53           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[15] ; F15   ; 4        ; 44           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[16] ; H15   ; 4        ; 42           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[17] ; B16   ; 4        ; 37           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[18] ; D17   ; 4        ; 46           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[19] ; J17   ; 4        ; 48           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[1]  ; D14   ; 4        ; 33           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[20] ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[21] ; G15   ; 4        ; 44           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[22] ; G17   ; 4        ; 48           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[23] ; A18   ; 4        ; 46           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[24] ; G16   ; 4        ; 44           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[25] ; B12   ; 3        ; 29           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[26] ; H16   ; 4        ; 42           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[27] ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[28] ; K19   ; 5        ; 65           ; 25           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[29] ; F18   ; 4        ; 50           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[2]  ; D15   ; 4        ; 40           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[30] ; G18   ; 4        ; 50           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[31] ; K21   ; 5        ; 65           ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[32] ; A17   ; 4        ; 42           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[33] ; C17   ; 4        ; 46           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[34] ; D18   ; 4        ; 50           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[35] ; E15   ; 4        ; 40           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[36] ; B17   ; 4        ; 42           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[37] ; B18   ; 4        ; 46           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[3]  ; B15   ; 4        ; 37           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[4]  ; C16   ; 4        ; 37           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[5]  ; H17   ; 4        ; 48           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[6]  ; F13   ; 4        ; 35           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[7]  ; D16   ; 4        ; 40           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[8]  ; J11   ; 3        ; 27           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_data[9]  ; F14   ; 4        ; 35           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_error[0] ; G13   ; 4        ; 35           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_error[1] ; J14   ; 3        ; 24           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ast_source_valid    ; J10   ; 3        ; 27           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 2 / 64 ( 3 % )   ; 3.3V          ; --           ;
; 2        ; 2 / 59 ( 3 % )   ; 3.3V          ; --           ;
; 3        ; 10 / 56 ( 18 % ) ; 3.3V          ; --           ;
; 4        ; 36 / 58 ( 62 % ) ; 3.3V          ; --           ;
; 5        ; 4 / 65 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 1 / 59 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 9 / 58 ( 16 % )  ; 3.3V          ; --           ;
; 8        ; 0 / 56 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 457        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 451        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 447        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; ast_source_data[13]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; ast_source_data[32]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 406        ; 4        ; ast_source_data[23]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 394        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 179        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB2      ; 114        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC7      ; 143        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 148        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; ast_sink_data[14]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; ast_sink_data[8]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC16     ; 202        ; 7        ; ast_sink_data[10]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC17     ; 207        ; 7        ; ast_sink_data[12]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC18     ; 216        ; 7        ; ast_sink_error[1]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC19     ; 222        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ; 139        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 181        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; ast_sink_data[11]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; ast_sink_data[3]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 182        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE25     ; 246        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; ast_sink_data[7]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF18     ; 211        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 458        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 452        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 448        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 435        ; 3        ; ast_sink_data[9]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 433        ; 3        ; ast_source_data[25]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; ast_source_data[11]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 420        ; 4        ; ast_source_data[3]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 419        ; 4        ; ast_source_data[17]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ; 411        ; 4        ; ast_source_data[36]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 405        ; 4        ; ast_source_data[37]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 393        ; 4        ; ast_source_data[14]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B20      ; 389        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 463        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 459        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 450        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 436        ; 3        ; ast_source_data[27]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 434        ; 3        ; ast_source_data[20]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 431        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; ast_sink_error[0]                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 418        ; 4        ; ast_source_data[4]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 404        ; 4        ; ast_source_data[33]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; ast_sink_data[0]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 469        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 464        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 460        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 449        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 445        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D12      ; 443        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 432        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D14      ; 426        ; 4        ; ast_source_data[1]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 417        ; 4        ; ast_source_data[2]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 415        ; 4        ; ast_source_data[7]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 403        ; 4        ; ast_source_data[18]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 396        ; 4        ; ast_source_data[34]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D19      ; 392        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 19         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; ast_source_data[10]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; ast_source_data[35]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; ast_sink_data[4]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 462        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 454        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 440        ; 3        ; ast_sink_data[2]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 423        ; 4        ; ast_source_data[6]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 425        ; 4        ; ast_source_data[9]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 409        ; 4        ; ast_source_data[15]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 408        ; 4        ; ast_source_data[0]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 401        ; 4        ; ast_source_data[12]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F18      ; 398        ; 4        ; ast_source_data[29]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 23         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 8          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 461        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 446        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 439        ; 3        ; ast_sink_data[1]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 422        ; 4        ; ast_source_error[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 424        ; 4        ; ast_sink_valid                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 410        ; 4        ; ast_source_data[21]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 407        ; 4        ; ast_source_data[24]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G17      ; 402        ; 4        ; ast_source_data[22]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G18      ; 397        ; 4        ; ast_source_data[30]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 37         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 33         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 455        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; ast_source_data[16]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H16      ; 413        ; 4        ; ast_source_data[26]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H17      ; 400        ; 4        ; ast_source_data[5]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; ast_source_valid                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 437        ; 3        ; ast_source_data[8]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 441        ; 3        ; ast_source_error[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; ast_source_data[19]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J18      ; 383        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 41         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 21         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 27         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; ast_source_data[28]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; ast_source_data[31]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 344        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; ast_sink_data[15]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K26      ; 320        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 44         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 59         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L9       ; 49         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M7       ; 60         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M8       ; 57         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; ast_sink_data[6]                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M24      ; 313        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; reset_n                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 67         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 69         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 70         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 73         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 80         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 83         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; ast_sink_data[13]                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T18      ; 290        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 291        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 175        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 96         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; ast_sink_data[5]                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 195        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fir                                                                                                    ; 3133 (1)    ; 3002 (0)                  ; 0 (0)         ; 4992        ; 2    ; 44           ; 0       ; 22        ; 62   ; 0            ; 131 (1)      ; 1445 (0)          ; 1557 (0)         ; |fir                                                                                                                                                                                                                                                                                                                                      ; fir          ;
;    |fir_0002:fir_inst|                                                                                  ; 2236 (0)    ; 2236 (0)                  ; 0 (0)         ; 0           ; 0    ; 44           ; 0       ; 22        ; 0    ; 0            ; 0 (0)        ; 998 (0)           ; 1238 (0)         ; |fir|fir_0002:fir_inst                                                                                                                                                                                                                                                                                                                    ; fir          ;
;       |fir_0002_ast:fir_0002_ast_inst|                                                                  ; 2236 (0)    ; 2236 (0)                  ; 0 (0)         ; 0           ; 0    ; 44           ; 0       ; 22        ; 0    ; 0            ; 0 (0)        ; 998 (0)           ; 1238 (0)         ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst                                                                                                                                                                                                                                                                                     ; fir          ;
;          |auk_dspip_avalon_streaming_sink_hpfir:sink|                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                                                                                                                                                                                          ; fir          ;
;          |auk_dspip_avalon_streaming_source_hpfir:source|                                               ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 40 (40)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                                                      ; fir          ;
;          |fir_0002_rtl:hpfircore|                                                                       ; 2195 (1308) ; 2195 (1308)               ; 0 (0)         ; 0           ; 0    ; 44           ; 0       ; 22        ; 0    ; 0            ; 0 (0)        ; 958 (71)          ; 1237 (1237)      ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore                                                                                                                                                                                                                                                              ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_memread_q_17|                                                      ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17                                                                                                                                                                                                                         ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr13_q_11|                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr13_q_11                                                                                                                                                                                                                    ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11                                                                                                                                                                                                                    ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13|                                                  ; 48 (48)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 48 (48)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr1_q_13                                                                                                                                                                                                                     ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr21_q_11|                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr21_q_11                                                                                                                                                                                                                    ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11                                                                                                                                                                                                                    ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_11|                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr29_q_11                                                                                                                                                                                                                    ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11                                                                                                                                                                                                                    ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12                                                                                                                                                                                                                     ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12|                                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr4_q_12                                                                                                                                                                                                                     ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11                                                                                                                                                                                                                     ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_11|                                                  ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr9_q_11                                                                                                                                                                                                                     ; fir          ;
;             |dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|                                              ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14                                                                                                                                                                                                                 ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr10|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr11|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr12|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr13|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr14|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr15|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr16|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr17|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr18|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr19|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr1|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr20|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr21|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr22|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr23|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr24|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr25|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr26|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr27|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr28|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr29|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr2|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr30|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr31|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr32|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr33|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr34|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr35|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr36|                                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36                                                                                                                                                                                                                           ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr3|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr4|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr5|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr6|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr7|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr8|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8                                                                                                                                                                                                                            ; fir          ;
;             |dspba_delay:u0_m0_wo0_wi0_delayr9|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9                                                                                                                                                                                                                            ; fir          ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_0_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component                                                                                                                                                                                                                   ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated                                                                                                                                                                                           ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_12_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_12_component                                                                                                                                                                                                                  ; work         ;
;                |mult_f9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_12_component|mult_f9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_13_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_13_component                                                                                                                                                                                                                  ; work         ;
;                |mult_f9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_13_component|mult_f9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_15_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_15_component                                                                                                                                                                                                                  ; work         ;
;                |mult_h9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_15_component|mult_h9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_16_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component                                                                                                                                                                                                                  ; work         ;
;                |mult_j9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_17_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component                                                                                                                                                                                                                  ; work         ;
;                |mult_j9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_19_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component                                                                                                                                                                                                                  ; work         ;
;                |mult_j9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_1_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component                                                                                                                                                                                                                   ; work         ;
;                |mult_k9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_k9u:auto_generated                                                                                                                                                                                           ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_20_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component                                                                                                                                                                                                                  ; work         ;
;                |mult_j9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_21_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component                                                                                                                                                                                                                  ; work         ;
;                |mult_h9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_23_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_23_component                                                                                                                                                                                                                  ; work         ;
;                |mult_f9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_23_component|mult_f9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_24_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component                                                                                                                                                                                                                  ; work         ;
;                |mult_f9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_27_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component                                                                                                                                                                                                                  ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_28_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component                                                                                                                                                                                                                  ; work         ;
;                |mult_f9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_29_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_29_component                                                                                                                                                                                                                  ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_29_component|mult_m9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_32_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_32_component                                                                                                                                                                                                                  ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_32_component|mult_m9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_35_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_35_component                                                                                                                                                                                                                  ; work         ;
;                |mult_k9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_35_component|mult_k9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_36_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component                                                                                                                                                                                                                  ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated                                                                                                                                                                                          ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_4_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component                                                                                                                                                                                                                   ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_m9u:auto_generated                                                                                                                                                                                           ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_7_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component                                                                                                                                                                                                                   ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_m9u:auto_generated                                                                                                                                                                                           ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_8_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component                                                                                                                                                                                                                   ; work         ;
;                |mult_f9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated                                                                                                                                                                                           ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_9_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component                                                                                                                                                                                                                   ; work         ;
;                |mult_m9u:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_m9u:auto_generated                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 140 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 22 (0)            ; 64 (0)           ; |fir|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 139 (98)    ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (40)      ; 22 (22)           ; 64 (39)          ; |fir|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |fir|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |fir|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 756 (79)    ; 680 (78)                  ; 0 (0)         ; 4992        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (1)       ; 425 (78)          ; 255 (0)          ; |fir|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 677 (0)     ; 602 (0)                   ; 0 (0)         ; 4992        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (0)       ; 347 (0)           ; 255 (0)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 677 (194)   ; 602 (182)                 ; 0 (0)         ; 4992        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (12)      ; 347 (173)         ; 255 (9)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4992        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6q14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4992        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 67 (67)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 7 (7)             ; 38 (38)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 224 (1)     ; 211 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 130 (0)           ; 81 (1)           ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 195 (0)     ; 195 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 117 (0)           ; 78 (0)           ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 117 (117)   ; 117 (117)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 78 (78)           ; 39 (39)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 117 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (0)            ; 78 (0)           ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 24 (14)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 9 (0)             ; 2 (1)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 104 (11)    ; 87 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 87 (0)           ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_4ci:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 39 (39)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 39 (39)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |fir|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+---------------------+----------+---------------+---------------+-----------------------+-----+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------------+----------+---------------+---------------+-----------------------+-----+
; ast_sink_error[1]   ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ast_source_data[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[10] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[11] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[12] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[13] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[14] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[15] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[16] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[17] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[18] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[19] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[20] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[21] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[22] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[23] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[24] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[25] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[26] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[27] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[28] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[29] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[30] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[31] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[32] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[33] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[34] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[35] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[36] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_data[37] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_valid    ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_error[0] ; Output   ; --            ; --            ; --                    ; --  ;
; ast_source_error[1] ; Output   ; --            ; --            ; --                    ; --  ;
; clk                 ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; reset_n             ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ast_sink_valid      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_error[0]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[0]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[1]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[2]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[3]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[4]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[5]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[6]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ast_sink_data[7]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[8]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[9]    ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[10]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[11]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[12]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[13]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ast_sink_data[14]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ast_sink_data[15]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+---------------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ast_sink_error[1]                                                                                                                                       ;                   ;         ;
; clk                                                                                                                                                     ;                   ;         ;
; reset_n                                                                                                                                                 ;                   ;         ;
; ast_sink_valid                                                                                                                                          ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_memread_q_17|delay_signals[6][0]                 ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr36|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr34|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr26|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr22|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr14|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr6|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][0]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][0]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][1]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][1]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][2]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][2]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][3]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][3]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][4]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][4]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][5]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][5]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][6]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][6]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][7]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][7]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][8]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][8]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][9]                    ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][9]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][10]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][10]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][11]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][11]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][12]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][12]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][13]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][13]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][14]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][14]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr10|delay_signals[0][15]                  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr2|delay_signals[0][15]                   ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr30|delay_signals[0][15]                  ; 1                 ; 6       ;
; ast_sink_error[0]                                                                                                                                       ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                  ; 0                 ; 6       ;
; ast_sink_data[0]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][0]~feeder  ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][0]~feeder             ; 0                 ; 6       ;
; ast_sink_data[1]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][1]~feeder  ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][1]~feeder             ; 0                 ; 6       ;
; ast_sink_data[2]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][2]                    ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][2]~feeder  ; 0                 ; 6       ;
; ast_sink_data[3]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][3]~feeder  ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][3]~feeder             ; 0                 ; 6       ;
; ast_sink_data[4]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][4]         ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][4]~feeder             ; 1                 ; 6       ;
; ast_sink_data[5]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][5]~feeder  ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder             ; 0                 ; 6       ;
; ast_sink_data[6]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][6]~feeder  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder             ; 1                 ; 6       ;
; ast_sink_data[7]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][7]~feeder  ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder             ; 0                 ; 6       ;
; ast_sink_data[8]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][8]         ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][8]                    ; 1                 ; 6       ;
; ast_sink_data[9]                                                                                                                                        ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][9]~feeder  ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder             ; 1                 ; 6       ;
; ast_sink_data[10]                                                                                                                                       ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][10]        ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][10]                   ; 0                 ; 6       ;
; ast_sink_data[11]                                                                                                                                       ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][11]        ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][11]                   ; 0                 ; 6       ;
; ast_sink_data[12]                                                                                                                                       ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][12]        ; 1                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][12]                   ; 1                 ; 6       ;
; ast_sink_data[13]                                                                                                                                       ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][13]        ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][13]                   ; 0                 ; 6       ;
; ast_sink_data[14]                                                                                                                                       ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][14]        ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][14]                   ; 0                 ; 6       ;
; ast_sink_data[15]                                                                                                                                       ;                   ;         ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_phasedelay0_q_14|delay_signals[3][15]~feeder ; 0                 ; 6       ;
;      - fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder            ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                  ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                     ; LCCOMB_X33_Y12_N16 ; 415     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                          ; JTAG_X1_Y19_N0     ; 356     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                          ; JTAG_X1_Y19_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ast_sink_valid                                                                                                                                                                                                                                                                                        ; PIN_G14            ; 578     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                   ; PIN_P2             ; 2280    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                               ; PIN_P1             ; 2280    ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                 ; LCFF_X28_Y15_N21   ; 20      ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                      ; LCCOMB_X29_Y13_N0  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                        ; LCCOMB_X29_Y13_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                      ; LCCOMB_X27_Y14_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                         ; LCCOMB_X27_Y13_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                        ; LCCOMB_X27_Y14_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                         ; LCCOMB_X27_Y18_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                           ; LCFF_X28_Y18_N17   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                           ; LCFF_X28_Y18_N15   ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                           ; LCCOMB_X27_Y18_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                    ; LCCOMB_X29_Y13_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                    ; LCCOMB_X29_Y13_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                   ; LCCOMB_X29_Y13_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                              ; LCCOMB_X30_Y13_N6  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                              ; LCCOMB_X29_Y13_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                      ; LCFF_X28_Y15_N15   ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                     ; LCFF_X28_Y19_N9    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                      ; LCFF_X28_Y15_N19   ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                      ; LCFF_X27_Y18_N9    ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                               ; LCCOMB_X28_Y19_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                     ; LCFF_X27_Y19_N25   ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~1                                                                 ; LCCOMB_X29_Y17_N20 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~0                                                                 ; LCCOMB_X29_Y17_N2  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                               ; LCFF_X30_Y15_N17   ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                              ; LCCOMB_X30_Y15_N22 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                 ; LCFF_X28_Y17_N11   ; 254     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                            ; LCCOMB_X30_Y15_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                             ; LCCOMB_X30_Y15_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                 ; LCCOMB_X29_Y18_N14 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                       ; LCCOMB_X28_Y17_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|counter_reg_bit1a[5]~0 ; LCCOMB_X24_Y17_N6  ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|counter_reg_bit1a[3]~0                ; LCCOMB_X29_Y18_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~0                   ; LCCOMB_X30_Y18_N2  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                             ; LCCOMB_X24_Y17_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~18                                                                                                                                                       ; LCCOMB_X28_Y17_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~8                                                                                                                                                   ; LCCOMB_X28_Y17_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                     ; LCCOMB_X28_Y17_N22 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                         ; LCCOMB_X28_Y17_N16 ; 138     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y19_N0   ; 356     ; Global Clock         ; GCLK0            ; --                        ;
; clk                                                                                                                   ; PIN_P2           ; 2280    ; Global Clock         ; GCLK3            ; --                        ;
; reset_n                                                                                                               ; PIN_P1           ; 2280    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; LCFF_X28_Y15_N21 ; 20      ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; LCFF_X28_Y15_N15 ; 12      ; Global Clock         ; GCLK14           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; LCFF_X28_Y17_N11 ; 254     ; Global Clock         ; GCLK8            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ast_sink_valid                                                                                                                                                                                                                                                                                        ; 578     ;
; QIC_SIGNALTAP_GND                                                                                                                                                                                                                                                                                     ; 493     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                         ; 138     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                      ; 44      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                      ; 42      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                         ; 38      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                          ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                     ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                       ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                              ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                           ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                     ; 20      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                   ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                     ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                            ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0                                                                                                 ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                  ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[0]~1                                                                 ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated|eq_node[1]~0                                                                 ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                  ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                              ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~1                                                                                                                                                                          ; 14      ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][15]                                                                                                                                                                ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                             ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                    ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                     ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                          ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                       ; 11      ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_1_o[18]                                                                                                                                                                                          ; 11      ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_1_o[18]                                                                                                                                                                                          ; 11      ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][15]                                                                                                                                                                       ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]~0                                                                                                                                   ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                       ; 9       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][15]                                                                                                                                                                ; 9       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][15]                                                                                                                                                                ; 9       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][15]                                                                                                                                                                 ; 9       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_1_o[19]                                                                                                                                                                                           ; 9       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_add_1_o[19]                                                                                                                                                                                          ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                       ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                     ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                       ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                             ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                             ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                               ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                        ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                           ; 7       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_4_o[31]                                                                                                                                                                                                  ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|counter_reg_bit1a[5]~0 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                 ; 6       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[19]                                                                                                                                                                                           ; 6       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[19]                                                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                 ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][15]                                                                                                                                                                       ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][14]                                                                                                                                                                       ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][13]                                                                                                                                                                       ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][12]                                                                                                                                                                       ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][11]                                                                                                                                                                       ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][10]                                                                                                                                                                       ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][9]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][8]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][7]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][6]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][5]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][4]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][3]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][2]                                                                                                                                                                        ; 5       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_23_component|mult_f9u:auto_generated|result[29]                                                                                                                                                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~18                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~8                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|counter_reg_bit1a[3]~0                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                    ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|safe_q[1]              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|safe_q[0]              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][1]                                                                                                                                                                        ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr11|delay_signals[0][0]                                                                                                                                                                        ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][15]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][14]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][14]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][13]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][13]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][12]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][12]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][11]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][11]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][10]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][10]                                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][9]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][9]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][8]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][8]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][7]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][7]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][6]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][6]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][5]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][5]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][4]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][4]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][3]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][3]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][2]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][14]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][13]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][12]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][11]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][10]                                                                                                                                                                 ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][9]                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][8]                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][7]                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][6]                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][5]                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][4]                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][3]                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_sub_5_o[26]                                                                                                                                                                                          ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[28]                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_3_o[32]                                                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_35_component|mult_k9u:auto_generated|result[27]                                                                                                                                                ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add3_0_o[34]                                                                                                                                                                                                  ; 4       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[28]                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~2                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[6]                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[5]                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[4]                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[3]                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[2]                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[1]                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[0]                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|safe_q[0]                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|safe_q[0]                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|safe_q[2]                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|safe_q[1]                             ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated|safe_q[3]                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                      ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][14]                                                                                                                                                                       ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][13]                                                                                                                                                                       ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][12]                                                                                                                                                                       ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][11]                                                                                                                                                                       ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][10]                                                                                                                                                                       ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][9]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][8]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][7]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][6]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][5]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][4]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][3]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][2]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][1]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr31|delay_signals[0][0]                                                                                                                                                                        ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][2]                                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][1]                                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][1]                                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][0]                                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr25_q_11|delay_signals[0][0]                                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr33_q_11|delay_signals[0][0]                                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][2]                                                                                                                                                                  ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][1]                                                                                                                                                                  ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr3_q_12|delay_signals[0][0]                                                                                                                                                                  ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_29_component|mult_m9u:auto_generated|result[28]                                                                                                                                                ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[30]                                                                                                                                                ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_m9u:auto_generated|result[28]                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_k9u:auto_generated|result[27]                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_sub_5_o[28]                                                                                                                                                                                          ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_add_5_o[27]                                                                                                                                                                                           ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_m9u:auto_generated|result[28]                                                                                                                                                 ; 3       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_add2_0_o[31]                                                                                                                                                                                                  ; 3       ;
; ast_sink_data[15]                                                                                                                                                                                                                                                                                     ; 2       ;
; ast_sink_data[14]                                                                                                                                                                                                                                                                                     ; 2       ;
; ast_sink_data[13]                                                                                                                                                                                                                                                                                     ; 2       ;
; ast_sink_data[12]                                                                                                                                                                                                                                                                                     ; 2       ;
; ast_sink_data[11]                                                                                                                                                                                                                                                                                     ; 2       ;
; ast_sink_data[10]                                                                                                                                                                                                                                                                                     ; 2       ;
; ast_sink_data[9]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[8]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[7]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[6]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[5]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[4]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[3]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[2]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[1]                                                                                                                                                                                                                                                                                      ; 2       ;
; ast_sink_data[0]                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~4                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo~4                                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|safe_q[3]              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|safe_q[4]              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|safe_q[2]              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated|safe_q[5]              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                      ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][15]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][15]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][14]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][14]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][13]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][13]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][12]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][12]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][11]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][11]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][10]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][10]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][9]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][9]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][8]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][8]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][7]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][7]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][6]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][6]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][5]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][5]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][4]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][4]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][3]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][3]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][2]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][2]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][1]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][1]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr5|delay_signals[0][0]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr3|delay_signals[0][0]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr18|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr25|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr33|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][15]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][14]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][13]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][12]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][11]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][10]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][9]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][8]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][7]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][6]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][5]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][4]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][3]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][2]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][1]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr4|delay_signals[0][0]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][15]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][14]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][13]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][12]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][11]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][10]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][9]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][8]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][7]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][6]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][5]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][4]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][3]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][2]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][1]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr1|delay_signals[0][0]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][15]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][14]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][13]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][12]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][11]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][10]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][9]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][8]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][7]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][6]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][5]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][4]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][3]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][2]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][1]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr7|delay_signals[0][0]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][15]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][14]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][13]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][12]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][11]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][10]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][9]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][8]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][7]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][6]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][5]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][4]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][3]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][2]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][1]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr8|delay_signals[0][0]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr12|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][15]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][14]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][13]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][12]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][11]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][10]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][9]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][8]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][7]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][6]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][5]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][4]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][3]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][2]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][1]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr9|delay_signals[0][0]                                                                                                                                                                         ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr15|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr16|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr13|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr17|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr19|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr20|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr23|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr24|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr21|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr27|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr28|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr32|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr29|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][15]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][14]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][13]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][12]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][11]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][10]                                                                                                                                                                       ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][9]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][8]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][7]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][6]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][5]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][4]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][3]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][2]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][1]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_wi0_delayr35|delay_signals[0][0]                                                                                                                                                                        ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][14]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][13]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][14]                                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][12]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][13]                                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][11]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][12]                                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][10]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][11]                                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][9]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][10]                                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][8]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][9]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][7]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][8]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][6]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][7]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][5]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][6]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][4]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][5]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][3]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][4]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][2]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][3]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[2]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][1]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][2]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[1]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr5_q_11|delay_signals[0][0]                                                                                                                                                                  ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_3_o[1]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_wi0_delayr18_q_11|delay_signals[0][1]                                                                                                                                                                 ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[0]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_3_o[0]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[2]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[1]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[2]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[0]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[1]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_3_o[0]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[0]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_sub_3_o[2]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_sub_3_o[1]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_33_sub_3_o[0]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_add_3_o[21]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[18]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[17]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[16]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[15]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[14]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[13]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[12]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[11]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[10]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[9]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[8]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[7]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[6]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[5]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[4]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_add_3_o[3]                                                                                                                                                                                            ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_18_sub_1_o[30]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_25_sub_5_o[28]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_11_add_3_o[21]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_5_sub_5_o[26]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_3_sub_3_o[21]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[18]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[17]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[16]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[15]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[14]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[13]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[12]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[11]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[10]                                                                                                                                                                                          ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[9]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[8]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[7]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[6]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[5]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[4]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_31_add_3_o[3]                                                                                                                                                                                           ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[29]                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[29]                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[31]                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[31]                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[31]                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[31]                                                                                                                                                ; 2       ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_13_component|mult_f9u:auto_generated|result[29]                                                                                                                                                ; 2       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------+----------------------+-----------------+-----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 39           ; 128          ; 39           ; yes                    ; no                      ; yes                    ; no                      ; 4992 ; 128                         ; 39                          ; 128                         ; 39                          ; 4992                ; 2    ; None ; M4K_X26_Y16, M4K_X26_Y17 ; Don't care           ; Don't care      ; Don't care      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 70                ;
; Simple Multipliers (18-bit)           ; 22          ; 1                   ; 35                ;
; Embedded Multiplier Blocks            ; 22          ; --                  ; 35                ;
; Embedded Multiplier 9-bit elements    ; 44          ; 2                   ; 70                ;
; Signed Embedded Multipliers           ; 22          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                     ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_36_component|mult_m9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_35_component|mult_k9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_35_component|mult_k9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_32_component|mult_m9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_32_component|mult_m9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_m9u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_7_component|mult_m9u:auto_generated|mac_mult1  ;                            ; DSPMULT_X39_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_15_component|mult_h9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_15_component|mult_h9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_23_component|mult_f9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_23_component|mult_f9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_27_component|mult_m9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_component|mult_m9u:auto_generated|mac_mult1  ;                            ; DSPMULT_X39_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_k9u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_1_component|mult_k9u:auto_generated|mac_mult1  ;                            ; DSPMULT_X39_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_m9u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_4_component|mult_m9u:auto_generated|mac_mult1  ;                            ; DSPMULT_X39_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_8_component|mult_f9u:auto_generated|mac_mult1  ;                            ; DSPMULT_X39_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_m9u:auto_generated|result[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_9_component|mult_m9u:auto_generated|mac_mult1  ;                            ; DSPMULT_X39_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_12_component|mult_f9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_12_component|mult_f9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_13_component|mult_f9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_13_component|mult_f9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_16_component|mult_j9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_17_component|mult_j9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_19_component|mult_j9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_20_component|mult_j9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_21_component|mult_h9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_24_component|mult_f9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_28_component|mult_f9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_29_component|mult_m9u:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir_0002:fir_inst|fir_0002_ast:fir_0002_ast_inst|fir_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_29_component|mult_m9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 3,448 / 94,460 ( 4 % ) ;
; C16 interconnects           ; 56 / 3,315 ( 2 % )     ;
; C4 interconnects            ; 2,338 / 60,840 ( 4 % ) ;
; Direct links                ; 670 / 94,460 ( < 1 % ) ;
; Global clocks               ; 6 / 16 ( 38 % )        ;
; Local interconnects         ; 1,293 / 33,216 ( 4 % ) ;
; R24 interconnects           ; 20 / 3,091 ( < 1 % )   ;
; R4 interconnects            ; 2,264 / 81,294 ( 3 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.74) ; Number of LABs  (Total = 228) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 2                             ;
; 3                                           ; 1                             ;
; 4                                           ; 6                             ;
; 5                                           ; 0                             ;
; 6                                           ; 4                             ;
; 7                                           ; 0                             ;
; 8                                           ; 3                             ;
; 9                                           ; 12                            ;
; 10                                          ; 6                             ;
; 11                                          ; 3                             ;
; 12                                          ; 6                             ;
; 13                                          ; 3                             ;
; 14                                          ; 10                            ;
; 15                                          ; 45                            ;
; 16                                          ; 120                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 228) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 195                           ;
; 1 Clock                            ; 202                           ;
; 1 Clock enable                     ; 91                            ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 3                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 9                             ;
; 2 Clocks                           ; 23                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 24.65) ; Number of LABs  (Total = 228) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 0                             ;
; 15                                           ; 1                             ;
; 16                                           ; 3                             ;
; 17                                           ; 2                             ;
; 18                                           ; 11                            ;
; 19                                           ; 0                             ;
; 20                                           ; 10                            ;
; 21                                           ; 3                             ;
; 22                                           ; 8                             ;
; 23                                           ; 6                             ;
; 24                                           ; 18                            ;
; 25                                           ; 14                            ;
; 26                                           ; 21                            ;
; 27                                           ; 19                            ;
; 28                                           ; 14                            ;
; 29                                           ; 14                            ;
; 30                                           ; 17                            ;
; 31                                           ; 13                            ;
; 32                                           ; 34                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.21) ; Number of LABs  (Total = 228) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 18                            ;
; 2                                               ; 11                            ;
; 3                                               ; 15                            ;
; 4                                               ; 9                             ;
; 5                                               ; 10                            ;
; 6                                               ; 14                            ;
; 7                                               ; 4                             ;
; 8                                               ; 9                             ;
; 9                                               ; 16                            ;
; 10                                              ; 21                            ;
; 11                                              ; 19                            ;
; 12                                              ; 13                            ;
; 13                                              ; 9                             ;
; 14                                              ; 12                            ;
; 15                                              ; 17                            ;
; 16                                              ; 29                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.24) ; Number of LABs  (Total = 228) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 12                            ;
; 2                                            ; 3                             ;
; 3                                            ; 9                             ;
; 4                                            ; 25                            ;
; 5                                            ; 22                            ;
; 6                                            ; 11                            ;
; 7                                            ; 7                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 5                             ;
; 11                                           ; 3                             ;
; 12                                           ; 7                             ;
; 13                                           ; 11                            ;
; 14                                           ; 3                             ;
; 15                                           ; 1                             ;
; 16                                           ; 8                             ;
; 17                                           ; 2                             ;
; 18                                           ; 14                            ;
; 19                                           ; 9                             ;
; 20                                           ; 6                             ;
; 21                                           ; 3                             ;
; 22                                           ; 2                             ;
; 23                                           ; 0                             ;
; 24                                           ; 5                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 5                             ;
; 32                                           ; 14                            ;
; 33                                           ; 4                             ;
; 34                                           ; 5                             ;
; 35                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Active Serial       ;
; Error detection CRC                          ; Off                 ;
; nCEO                                         ; Unreserved          ;
; ASDO,nCSO                                    ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP2C35F672C6 for design "lr4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 62 pins of 62 total pins
    Info (169086): Pin ast_sink_error[1] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[0] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[1] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[2] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[3] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[4] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[5] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[6] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[7] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[8] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[9] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[10] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[11] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[12] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[13] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[14] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[15] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[16] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[17] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[18] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[19] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[20] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[21] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[22] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[23] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[24] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[25] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[26] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[27] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[28] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[29] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[30] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[31] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[32] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[33] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[34] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[35] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[36] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[37] not assigned to an exact location on the device
    Info (169086): Pin ast_source_valid not assigned to an exact location on the device
    Info (169086): Pin ast_source_error[0] not assigned to an exact location on the device
    Info (169086): Pin ast_source_error[1] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin reset_n not assigned to an exact location on the device
    Info (169086): Pin ast_sink_valid not assigned to an exact location on the device
    Info (169086): Pin ast_sink_error[0] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[0] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[1] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[2] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[3] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[4] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[5] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[6] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[7] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[8] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[9] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[10] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[11] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[12] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[13] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[14] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[15] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'fir/fir_0002.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000          clk
Info (176353): Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 19 input, 41 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.67 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 41 output pins without output pin load capacitance assignment
    Info (306007): Pin "ast_source_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[36]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_data[37]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_valid" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_error[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ast_source_error[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/DE2/lr/lr4/output_files/lr4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 5309 megabytes
    Info: Processing ended: Mon Dec 14 12:10:12 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/DE2/lr/lr4/output_files/lr4.fit.smsg.


