##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_DBG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 62.04 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 39.11 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_DBG_IntClock          | Frequency: 57.67 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          67215       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          16098       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_DBG_IntClock  41666.7          25110       N/A              N/A         N/A              N/A         N/A              N/A         
UART_DBG_IntClock  UART_DBG_IntClock  1.30417e+007     13024328    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_1(0)_PAD:in  17355         Clock_1:R         
Timer_En(0)_PAD  31183         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
TxUART(0)_PAD  31114         UART_DBG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 62.04 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 67215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15618
-------------------------------------   ----- 
End-of-path arrival time (ps)           15618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4   count7cell     1940   1940  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_0  macrocell1     3731   5671  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350   9021  67215  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6597  15618  67215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.11 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21339
-------------------------------------   ----- 
End-of-path arrival time (ps)           21339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3689   9609  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18039  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18039  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21339  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21339  16098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_DBG_IntClock
***********************************************
Clock: UART_DBG_IntClock
Frequency: 57.67 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024328p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11979
-------------------------------------   ----- 
End-of-path arrival time (ps)           11979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q     macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_0  macrocell9    5125   6375  13024328  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350   9725  13024328  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    2253  11979  13024328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21339
-------------------------------------   ----- 
End-of-path arrival time (ps)           21339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3689   9609  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18039  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18039  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21339  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21339  16098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25110p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13086
-------------------------------------   ----- 
End-of-path arrival time (ps)           13086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         2009   2009  25110  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5475   7484  25110  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  10834  25110  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2252  13086  25110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 67215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15618
-------------------------------------   ----- 
End-of-path arrival time (ps)           15618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4   count7cell     1940   1940  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_0  macrocell1     3731   5671  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350   9021  67215  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6597  15618  67215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


5.4::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024328p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11979
-------------------------------------   ----- 
End-of-path arrival time (ps)           11979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q     macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_0  macrocell9    5125   6375  13024328  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350   9725  13024328  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    2253  11979  13024328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16098p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21339
-------------------------------------   ----- 
End-of-path arrival time (ps)           21339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3689   9609  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18039  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18039  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21339  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21339  16098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19398p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18039
-------------------------------------   ----- 
End-of-path arrival time (ps)           18039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3689   9609  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18039  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18039  19398  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14739
-------------------------------------   ----- 
End-of-path arrival time (ps)           14739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3689   9609  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14739  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14739  22698  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25110p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13086
-------------------------------------   ----- 
End-of-path arrival time (ps)           13086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         2009   2009  25110  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5475   7484  25110  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  10834  25110  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2252  13086  25110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Global_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25728p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15438
-------------------------------------   ----- 
End-of-path arrival time (ps)           15438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:status_tc\/main_1         macrocell13     3843   9763  25728  RISE       1
\Global_Timer:TimerUDB:status_tc\/q              macrocell13     3350  13113  25728  RISE       1
\Global_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2326  15438  25728  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9779
-------------------------------------   ---- 
End-of-path arrival time (ps)           9779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3859   9779  25828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3689   9609  25998  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   2788   8708  26898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16098  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2778   8698  26908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_last\/main_0
Capture Clock  : \UART_DBG:BUART:rx_last\/clock_0
Path slack     : 29034p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9123
-------------------------------------   ---- 
End-of-path arrival time (ps)           9123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                     iocell3       2009   2009  25110  RISE       1
\UART_DBG:BUART:rx_last\/main_0  macrocell38   7114   9123  29034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 29946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2009   2009  25110  RISE       1
\UART_DBG:BUART:pollcount_1\/main_3  macrocell35   6202   8211  29946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 29946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2009   2009  25110  RISE       1
\UART_DBG:BUART:pollcount_0\/main_2  macrocell36   6202   8211  29946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 29946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2009   2009  25110  RISE       1
\UART_DBG:BUART:rx_status_3\/main_6  macrocell37   6202   8211  29946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 30664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       2009   2009  25110  RISE       1
\UART_DBG:BUART:rx_state_2\/main_8  macrocell32   5484   7493  30664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 30673p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       2009   2009  25110  RISE       1
\UART_DBG:BUART:rx_state_0\/main_9  macrocell29   5475   7484  30673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 67215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15618
-------------------------------------   ----- 
End-of-path arrival time (ps)           15618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4   count7cell     1940   1940  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_0  macrocell1     3731   5671  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350   9021  67215  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6597  15618  67215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPICAN:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPICAN:BSPIM:RxStsReg\/clock
Path slack     : 67509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15324
-------------------------------------   ----- 
End-of-path arrival time (ps)           15324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  67509  RISE       1
\SPICAN:BSPIM:rx_status_6\/main_5          macrocell4      6089   9669  67509  RISE       1
\SPICAN:BSPIM:rx_status_6\/q               macrocell4      3350  13019  67509  RISE       1
\SPICAN:BSPIM:RxStsReg\/status_6           statusicell2    2306  15324  67509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 67670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q            macrocell17     1250   1250  67670  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   8404   9654  67670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 68046p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14788
-------------------------------------   ----- 
End-of-path arrival time (ps)           14788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q           macrocell16    1250   1250  68046  RISE       1
\SPICAN:BSPIM:tx_status_0\/main_1  macrocell2     7873   9123  68046  RISE       1
\SPICAN:BSPIM:tx_status_0\/q       macrocell2     3350  12473  68046  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_0   statusicell1   2314  14788  68046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 68195p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12288
-------------------------------------   ----- 
End-of-path arrival time (ps)           12288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4   count7cell      1940   1940  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_0  macrocell1      3731   5671  67215  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1      3350   9021  67215  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3267  12288  68195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_0\/main_3
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 68599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11224
-------------------------------------   ----- 
End-of-path arrival time (ps)           11224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  68599  RISE       1
\SPICAN:BSPIM:state_0\/main_3              macrocell17     7644  11224  68599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_3
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 68769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11054
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell17   1250   1250  67670  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_3  macrocell14   9804  11054  68769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_2\/main_2
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 69330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell17   1250   1250  67670  RISE       1
\SPICAN:BSPIM:state_2\/main_2  macrocell15   9243  10493  69330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_1\/main_2
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 69330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell17   1250   1250  67670  RISE       1
\SPICAN:BSPIM:state_1\/main_2  macrocell16   9243  10493  69330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_2
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 69330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell17   1250   1250  67670  RISE       1
\SPICAN:BSPIM:ld_ident\/main_2  macrocell20   9243  10493  69330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_2
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 69384p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q         macrocell17   1250   1250  67670  RISE       1
\SPICAN:BSPIM:load_cond\/main_2  macrocell19   9190  10440  69384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_33/main_0
Capture Clock  : Net_33/clock_0
Path slack     : 69437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10386
-------------------------------------   ----- 
End-of-path arrival time (ps)           10386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell15   1250   1250  68047  RISE       1
Net_33/main_0             macrocell18   9136  10386  69437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_33/main_1
Capture Clock  : Net_33/clock_0
Path slack     : 69445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10378
-------------------------------------   ----- 
End-of-path arrival time (ps)           10378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell16   1250   1250  68046  RISE       1
Net_33/main_1             macrocell18   9128  10378  69445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_32/main_0
Capture Clock  : Net_32/clock_0
Path slack     : 69449p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10374
-------------------------------------   ----- 
End-of-path arrival time (ps)           10374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell15   1250   1250  68047  RISE       1
Net_32/main_0             macrocell22   9124  10374  69449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_32/main_1
Capture Clock  : Net_32/clock_0
Path slack     : 69450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10373
-------------------------------------   ----- 
End-of-path arrival time (ps)           10373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell16   1250   1250  68046  RISE       1
Net_32/main_1             macrocell22   9123  10373  69450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 69460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q          macrocell15   1250   1250  68047  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_0  macrocell21   9113  10363  69460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 69461p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q          macrocell16   1250   1250  68046  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_1  macrocell21   9113  10363  69461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:BitCounter\/enable
Capture Clock  : \SPICAN:BSPIM:BitCounter\/clock
Path slack     : 69931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 79273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell21   1250   1250  69931  RISE       1
\SPICAN:BSPIM:BitCounter\/enable  count7cell    8093   9343  69931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_0\/main_0
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 70678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9145
-------------------------------------   ---- 
End-of-path arrival time (ps)           9145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell15   1250   1250  68047  RISE       1
\SPICAN:BSPIM:state_0\/main_0  macrocell17   7895   9145  70678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_0\/main_1
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 70685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9139
-------------------------------------   ---- 
End-of-path arrival time (ps)           9139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell16   1250   1250  68046  RISE       1
\SPICAN:BSPIM:state_0\/main_1  macrocell17   7889   9139  70685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72012p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q            macrocell15     1250   1250  68047  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   4061   5311  72012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPICAN:BSPIM:mosi_reg\/main_4
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 72134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7689
-------------------------------------   ---- 
End-of-path arrival time (ps)           7689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  72134  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_4    macrocell14     2329   7689  72134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72344p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q            macrocell16     1250   1250  68046  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3729   4979  72344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 72680p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7143
-------------------------------------   ---- 
End-of-path arrival time (ps)           7143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell21   1250   1250  69931  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_3  macrocell21   5893   7143  72680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:load_cond\/main_6
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 72738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67289  RISE       1
\SPICAN:BSPIM:load_cond\/main_6    macrocell19   5145   7085  72738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:load_cond\/main_3
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 72814p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67215  RISE       1
\SPICAN:BSPIM:load_cond\/main_3    macrocell19   5069   7009  72814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_2\/main_8
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 72829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  68599  RISE       1
\SPICAN:BSPIM:state_2\/main_8              macrocell15     3414   6994  72829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_1\/main_8
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 72829p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6994
-------------------------------------   ---- 
End-of-path arrival time (ps)           6994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  68599  RISE       1
\SPICAN:BSPIM:state_1\/main_8              macrocell16     3414   6994  72829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:load_cond\/main_5
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 72851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67256  RISE       1
\SPICAN:BSPIM:load_cond\/main_5    macrocell19   5032   6972  72851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:load_cond\/main_7
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 73016p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6807
-------------------------------------   ---- 
End-of-path arrival time (ps)           6807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  67421  RISE       1
\SPICAN:BSPIM:load_cond\/main_7    macrocell19   4867   6807  73016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_1
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 73058p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q         macrocell16   1250   1250  68046  RISE       1
\SPICAN:BSPIM:load_cond\/main_1  macrocell19   5515   6765  73058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_33/main_2
Capture Clock  : Net_33/clock_0
Path slack     : 73484p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell17   1250   1250  67670  RISE       1
Net_33/main_2             macrocell18   5090   6340  73484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_32/main_2
Capture Clock  : Net_32/clock_0
Path slack     : 73503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6320
-------------------------------------   ---- 
End-of-path arrival time (ps)           6320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell17   1250   1250  67670  RISE       1
Net_32/main_2             macrocell22   5070   6320  73503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 73508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q          macrocell17   1250   1250  67670  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_2  macrocell21   5066   6316  73508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_2\/main_6
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 73653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67289  RISE       1
\SPICAN:BSPIM:state_2\/main_6      macrocell15   4230   6170  73653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_1\/main_6
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 73653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67289  RISE       1
\SPICAN:BSPIM:state_1\/main_6      macrocell16   4230   6170  73653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:ld_ident\/main_6
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 73653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67289  RISE       1
\SPICAN:BSPIM:ld_ident\/main_6     macrocell20   4230   6170  73653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_0
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 73710p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q         macrocell15   1250   1250  68047  RISE       1
\SPICAN:BSPIM:load_cond\/main_0  macrocell19   4864   6114  73710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_2
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74002p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell16   1250   1250  68046  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_2  macrocell14   4572   5822  74002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_2\/main_1
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell16   1250   1250  68046  RISE       1
\SPICAN:BSPIM:state_2\/main_1  macrocell15   4552   5802  74022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_1\/main_1
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell16   1250   1250  68046  RISE       1
\SPICAN:BSPIM:state_1\/main_1  macrocell16   4552   5802  74022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_1
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell16   1250   1250  68046  RISE       1
\SPICAN:BSPIM:ld_ident\/main_1  macrocell20   4552   5802  74022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:load_cond\/main_4
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5687
-------------------------------------   ---- 
End-of-path arrival time (ps)           5687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68129  RISE       1
\SPICAN:BSPIM:load_cond\/main_4    macrocell19   3747   5687  74136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:mosi_reg\/main_5
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67215  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_5     macrocell14   3731   5671  74152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:mosi_reg\/main_7
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74193p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67256  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_7     macrocell14   3690   5630  74193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:mosi_reg\/main_8
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  67289  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_8     macrocell14   3658   5598  74226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:mosi_reg\/main_9
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74358p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  67421  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_9     macrocell14   3525   5465  74358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_2\/main_0
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell15   1250   1250  68047  RISE       1
\SPICAN:BSPIM:state_2\/main_0  macrocell15   4054   5304  74520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_1\/main_0
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell15   1250   1250  68047  RISE       1
\SPICAN:BSPIM:state_1\/main_0  macrocell16   4054   5304  74520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_0
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74520p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell15   1250   1250  68047  RISE       1
\SPICAN:BSPIM:ld_ident\/main_0  macrocell20   4054   5304  74520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_1
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell15   1250   1250  68047  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_1  macrocell14   3936   5186  74637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_2\/main_7
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74661p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  67421  RISE       1
\SPICAN:BSPIM:state_2\/main_7      macrocell15   3223   5163  74661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_1\/main_7
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74661p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  67421  RISE       1
\SPICAN:BSPIM:state_1\/main_7      macrocell16   3223   5163  74661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:ld_ident\/main_7
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74661p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  67421  RISE       1
\SPICAN:BSPIM:ld_ident\/main_7     macrocell20   3223   5163  74661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_0\/main_2
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell17   1250   1250  67670  RISE       1
\SPICAN:BSPIM:state_0\/main_2  macrocell17   3852   5102  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_2\/main_3
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67215  RISE       1
\SPICAN:BSPIM:state_2\/main_3      macrocell15   3141   5081  74742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_1\/main_3
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67215  RISE       1
\SPICAN:BSPIM:state_1\/main_3      macrocell16   3141   5081  74742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:ld_ident\/main_3
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  67215  RISE       1
\SPICAN:BSPIM:ld_ident\/main_3     macrocell20   3141   5081  74742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_2\/main_5
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67256  RISE       1
\SPICAN:BSPIM:state_2\/main_5      macrocell15   3113   5053  74770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_1\/main_5
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67256  RISE       1
\SPICAN:BSPIM:state_1\/main_5      macrocell16   3113   5053  74770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:ld_ident\/main_5
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74770p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  67256  RISE       1
\SPICAN:BSPIM:ld_ident\/main_5     macrocell20   3113   5053  74770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_2\/main_4
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75065p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68129  RISE       1
\SPICAN:BSPIM:state_2\/main_4      macrocell15   2819   4759  75065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_1\/main_4
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75065p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68129  RISE       1
\SPICAN:BSPIM:state_1\/main_4      macrocell16   2819   4759  75065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:ld_ident\/main_4
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75065p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68129  RISE       1
\SPICAN:BSPIM:ld_ident\/main_4     macrocell20   2819   4759  75065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:mosi_reg\/main_6
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75066p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68129  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_6     macrocell14   2817   4757  75066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_10
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q        macrocell20   1250   1250  75761  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_10  macrocell14   2812   4062  75761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_2\/main_9
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell20   1250   1250  75761  RISE       1
\SPICAN:BSPIM:state_2\/main_9  macrocell15   2798   4048  75775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_1\/main_9
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell20   1250   1250  75761  RISE       1
\SPICAN:BSPIM:state_1\/main_9  macrocell16   2798   4048  75775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_8
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q       macrocell20   1250   1250  75761  RISE       1
\SPICAN:BSPIM:ld_ident\/main_8  macrocell20   2798   4048  75775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_33/q
Path End       : Net_33/main_3
Capture Clock  : Net_33/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_33/q       macrocell18   1250   1250  76276  RISE       1
Net_33/main_3  macrocell18   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:mosi_reg\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_0
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 76281p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:mosi_reg\/q       macrocell14   1250   1250  76281  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_0  macrocell14   2292   3542  76281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:load_cond\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_8
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 76281p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:load_cond\/q       macrocell19   1250   1250  76281  RISE       1
\SPICAN:BSPIM:load_cond\/main_8  macrocell19   2292   3542  76281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_32/q
Path End       : Net_32/main_3
Capture Clock  : Net_32/clock_0
Path slack     : 76281p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_32/q       macrocell22   1250   1250  76281  RISE       1
Net_32/main_3  macrocell22   2292   3542  76281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024328p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11979
-------------------------------------   ----- 
End-of-path arrival time (ps)           11979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q     macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_0  macrocell9    5125   6375  13024328  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350   9725  13024328  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    2253  11979  13024328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024499p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10978
-------------------------------------   ----- 
End-of-path arrival time (ps)           10978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_0\/q                      macrocell25     1250   1250  13024499  RISE       1
\UART_DBG:BUART:counter_load_not\/main_1           macrocell6      4131   5381  13024499  RISE       1
\UART_DBG:BUART:counter_load_not\/q                macrocell6      3350   8731  13024499  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2247  10978  13024499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 13026153p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15014
-------------------------------------   ----- 
End-of-path arrival time (ps)           15014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13026153  RISE       1
\UART_DBG:BUART:rx_status_4\/main_1                 macrocell11     2228   5808  13026153  RISE       1
\UART_DBG:BUART:rx_status_4\/q                      macrocell11     3350   9158  13026153  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_4                 statusicell4    5856  15014  13026153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_DBG:BUART:sTX:TxSts\/clock
Path slack     : 13028115p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13052
-------------------------------------   ----- 
End-of-path arrival time (ps)           13052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13028115  RISE       1
\UART_DBG:BUART:tx_status_0\/main_3                 macrocell7      3192   6772  13028115  RISE       1
\UART_DBG:BUART:tx_status_0\/q                      macrocell7      3350  10122  13028115  RISE       1
\UART_DBG:BUART:sTX:TxSts\/status_0                 statusicell3    2930  13052  13028115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028121p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q         macrocell28     1250   1250  13024328  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   6286   7536  13028121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029719p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5938
-------------------------------------   ---- 
End-of-path arrival time (ps)           5938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_0\/q                macrocell25     1250   1250  13024499  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4688   5938  13029719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029915p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_0\/q                macrocell29     1250   1250  13025506  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4491   5741  13029915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030213p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  13030213  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   4193   5443  13030213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13030611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_0  macrocell30   6295   7545  13030611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13030611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_state_2\/main_0    macrocell32   6295   7545  13030611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030611p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7545
-------------------------------------   ---- 
End-of-path arrival time (ps)           7545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q        macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_0  macrocell34   6295   7545  13030611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030706p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027172  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4761   4951  13030706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030910p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_1\/q                macrocell24     1250   1250  13026088  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3496   4746  13030910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 13031010p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_status_3\/main_0   macrocell37   5896   7146  13031010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 13031368p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  13026300  RISE       1
\UART_DBG:BUART:pollcount_1\/main_4  macrocell35   5539   6789  13031368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 13031368p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  13026300  RISE       1
\UART_DBG:BUART:pollcount_0\/main_3  macrocell36   5539   6789  13031368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 13031368p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6789
-------------------------------------   ---- 
End-of-path arrival time (ps)           6789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  13026300  RISE       1
\UART_DBG:BUART:rx_status_3\/main_7  macrocell37   5539   6789  13031368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 13031384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6772
-------------------------------------   ---- 
End-of-path arrival time (ps)           6772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13028115  RISE       1
\UART_DBG:BUART:tx_state_0\/main_3                  macrocell25     3192   6772  13031384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_DBG:BUART:txn\/main_3
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 13031491p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  13031491  RISE       1
\UART_DBG:BUART:txn\/main_3                macrocell23     2295   6665  13031491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13031781p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_state_0\/main_0    macrocell29   5125   6375  13031781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13031781p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  13024328  RISE       1
\UART_DBG:BUART:rx_state_3\/main_0    macrocell31   5125   6375  13031781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13031863p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6294
-------------------------------------   ---- 
End-of-path arrival time (ps)           6294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  13026300  RISE       1
\UART_DBG:BUART:rx_state_0\/main_10  macrocell29   5044   6294  13031863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13032168p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  13030213  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_2  macrocell30   4739   5989  13032168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13032168p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13030213  RISE       1
\UART_DBG:BUART:rx_state_2\/main_2   macrocell32   4739   5989  13032168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:txn\/main_4
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 13032298p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_2\/q  macrocell26   1250   1250  13026387  RISE       1
\UART_DBG:BUART:txn\/main_4    macrocell23   4609   5859  13032298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 13032775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell25   1250   1250  13024499  RISE       1
\UART_DBG:BUART:tx_state_1\/main_1  macrocell24   4131   5381  13032775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 13032775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell25   1250   1250  13024499  RISE       1
\UART_DBG:BUART:tx_state_2\/main_1  macrocell26   4131   5381  13032775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 13032797p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell25   1250   1250  13024499  RISE       1
\UART_DBG:BUART:tx_state_0\/main_1  macrocell25   4110   5360  13032797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 13032797p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_0\/q      macrocell25   1250   1250  13024499  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_1  macrocell27   4110   5360  13032797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 13032854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell26   1250   1250  13026387  RISE       1
\UART_DBG:BUART:tx_state_0\/main_4  macrocell25   4052   5302  13032854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 13032854p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_2\/q      macrocell26   1250   1250  13026387  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_3  macrocell27   4052   5302  13032854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 13032862p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_0\/q        macrocell29   1250   1250  13025506  RISE       1
\UART_DBG:BUART:rx_status_3\/main_1  macrocell37   4045   5295  13032862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13032960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell29   1250   1250  13025506  RISE       1
\UART_DBG:BUART:rx_state_0\/main_1  macrocell29   3947   5197  13032960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13032960p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell29   1250   1250  13025506  RISE       1
\UART_DBG:BUART:rx_state_3\/main_1  macrocell31   3947   5197  13032960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13033081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13030213  RISE       1
\UART_DBG:BUART:rx_state_0\/main_2   macrocell29   3825   5075  13033081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13033081p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13030213  RISE       1
\UART_DBG:BUART:rx_state_3\/main_2   macrocell31   3825   5075  13033081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13033275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_last\/q          macrocell38   1250   1250  13033275  RISE       1
\UART_DBG:BUART:rx_state_2\/main_9  macrocell32   3632   4882  13033275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_3\/q        macrocell31   1250   1250  13026769  RISE       1
\UART_DBG:BUART:rx_status_3\/main_3  macrocell37   3602   4852  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 13033318p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_2\/q        macrocell32   1250   1250  13026780  RISE       1
\UART_DBG:BUART:rx_status_3\/main_4  macrocell37   3589   4839  13033318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033366p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033366  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_2   macrocell33   2850   4790  13033366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033383  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_1   macrocell33   2834   4774  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033383  RISE       1
\UART_DBG:BUART:pollcount_1\/main_1        macrocell35   2834   4774  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033383  RISE       1
\UART_DBG:BUART:pollcount_0\/main_1        macrocell36   2834   4774  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell27   1250   1250  13033383  RISE       1
\UART_DBG:BUART:tx_state_1\/main_5  macrocell24   3524   4774  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell27   1250   1250  13033383  RISE       1
\UART_DBG:BUART:tx_state_2\/main_5  macrocell26   3524   4774  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033384  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_0   macrocell33   2833   4773  13033384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 13033384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033384  RISE       1
\UART_DBG:BUART:pollcount_1\/main_0        macrocell35   2833   4773  13033384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 13033384p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033384  RISE       1
\UART_DBG:BUART:pollcount_0\/main_0        macrocell36   2833   4773  13033384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell24   1250   1250  13026088  RISE       1
\UART_DBG:BUART:tx_state_0\/main_0  macrocell25   3472   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 13033435p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_1\/q      macrocell24   1250   1250  13026088  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_0  macrocell27   3472   4722  13033435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:txn\/main_1
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 13033449p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_1\/q  macrocell24   1250   1250  13026088  RISE       1
\UART_DBG:BUART:txn\/main_1    macrocell23   3458   4708  13033449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13033489p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033489  RISE       1
\UART_DBG:BUART:rx_state_0\/main_6         macrocell29   2727   4667  13033489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13033489p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033489  RISE       1
\UART_DBG:BUART:rx_state_3\/main_6         macrocell31   2727   4667  13033489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033489  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_6       macrocell30   2706   4646  13033510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13033510p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033489  RISE       1
\UART_DBG:BUART:rx_state_2\/main_6         macrocell32   2706   4646  13033510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13033515p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033515  RISE       1
\UART_DBG:BUART:rx_state_0\/main_5         macrocell29   2702   4642  13033515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13033515p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033515  RISE       1
\UART_DBG:BUART:rx_state_3\/main_5         macrocell31   2702   4642  13033515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13033518p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:pollcount_1\/q      macrocell35   1250   1250  13027955  RISE       1
\UART_DBG:BUART:rx_state_0\/main_8  macrocell29   3389   4639  13033518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033515  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_5       macrocell30   2698   4638  13033519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13033519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033515  RISE       1
\UART_DBG:BUART:rx_state_2\/main_5         macrocell32   2698   4638  13033519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13033639p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033639  RISE       1
\UART_DBG:BUART:rx_state_0\/main_7         macrocell29   2577   4517  13033639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13033639p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033639  RISE       1
\UART_DBG:BUART:rx_state_3\/main_7         macrocell31   2577   4517  13033639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:txn\/main_2
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 13033643p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_0\/q  macrocell25   1250   1250  13024499  RISE       1
\UART_DBG:BUART:txn\/main_2    macrocell23   3264   4514  13033643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033639  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_7       macrocell30   2568   4508  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033639  RISE       1
\UART_DBG:BUART:rx_state_2\/main_7         macrocell32   2568   4508  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 13033771p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027172  RISE       1
\UART_DBG:BUART:tx_state_0\/main_2               macrocell25     4196   4386  13033771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 13033771p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027172  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_2                macrocell27     4196   4386  13033771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13033775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_0\/q         macrocell29   1250   1250  13025506  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_1  macrocell30   3131   4381  13033775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13033775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell29   1250   1250  13025506  RISE       1
\UART_DBG:BUART:rx_state_2\/main_1  macrocell32   3131   4381  13033775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_0\/q               macrocell29   1250   1250  13025506  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_1  macrocell34   3131   4381  13033775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:txn\/main_6
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 13033997p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q  macrocell27   1250   1250  13033383  RISE       1
\UART_DBG:BUART:txn\/main_6   macrocell23   2910   4160  13033997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 13034004p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell27   1250   1250  13033383  RISE       1
\UART_DBG:BUART:tx_state_0\/main_5  macrocell25   2903   4153  13034004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_2\/q         macrocell32   1250   1250  13026780  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_4  macrocell30   2686   3936  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell32   1250   1250  13026780  RISE       1
\UART_DBG:BUART:rx_state_2\/main_4  macrocell32   2686   3936  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034221p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_2\/q               macrocell32   1250   1250  13026780  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_3  macrocell34   2686   3936  13034221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13034223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell31   1250   1250  13026769  RISE       1
\UART_DBG:BUART:rx_state_0\/main_3  macrocell29   2684   3934  13034223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13034223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell31   1250   1250  13026769  RISE       1
\UART_DBG:BUART:rx_state_3\/main_3  macrocell31   2684   3934  13034223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell32   1250   1250  13026780  RISE       1
\UART_DBG:BUART:rx_state_0\/main_4  macrocell29   2674   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell32   1250   1250  13026780  RISE       1
\UART_DBG:BUART:rx_state_3\/main_4  macrocell31   2674   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 13034235p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_3\/q         macrocell31   1250   1250  13026769  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_3  macrocell30   2671   3921  13034235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 13034235p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell31   1250   1250  13026769  RISE       1
\UART_DBG:BUART:rx_state_2\/main_3  macrocell32   2671   3921  13034235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034235p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_state_3\/q               macrocell31   1250   1250  13026769  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_2  macrocell34   2671   3921  13034235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell35   1250   1250  13027955  RISE       1
\UART_DBG:BUART:pollcount_1\/main_2  macrocell35   2642   3892  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell35   1250   1250  13027955  RISE       1
\UART_DBG:BUART:rx_status_3\/main_5  macrocell37   2642   3892  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 13034365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell24   1250   1250  13026088  RISE       1
\UART_DBG:BUART:tx_state_1\/main_0  macrocell24   2542   3792  13034365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 13034365p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell24   1250   1250  13026088  RISE       1
\UART_DBG:BUART:tx_state_2\/main_0  macrocell26   2542   3792  13034365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_load_fifo\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034584p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3952
-------------------------------------   ---- 
End-of-path arrival time (ps)           3952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_load_fifo\/q            macrocell30     1250   1250  13028002  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2702   3952  13034584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:txn\/q
Path End       : \UART_DBG:BUART:txn\/main_0
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 13034610p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:txn\/q       macrocell23   1250   1250  13034610  RISE       1
\UART_DBG:BUART:txn\/main_0  macrocell23   2297   3547  13034610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 13034616p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  13030213  RISE       1
\UART_DBG:BUART:rx_status_3\/main_2  macrocell37   2291   3541  13034616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell26   1250   1250  13026387  RISE       1
\UART_DBG:BUART:tx_state_1\/main_3  macrocell24   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell26   1250   1250  13026387  RISE       1
\UART_DBG:BUART:tx_state_2\/main_3  macrocell26   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:txn\/main_5
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 13034674p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034674  RISE       1
\UART_DBG:BUART:txn\/main_5                      macrocell23     3292   3482  13034674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 13035413p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2744
-------------------------------------   ---- 
End-of-path arrival time (ps)           2744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034674  RISE       1
\UART_DBG:BUART:tx_state_1\/main_4               macrocell24     2554   2744  13035413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 13035413p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2744
-------------------------------------   ---- 
End-of-path arrival time (ps)           2744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034674  RISE       1
\UART_DBG:BUART:tx_state_2\/main_4               macrocell26     2554   2744  13035413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 13035448p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2708
-------------------------------------   ---- 
End-of-path arrival time (ps)           2708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027172  RISE       1
\UART_DBG:BUART:tx_state_1\/main_2               macrocell24     2518   2708  13035448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 13035448p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2708
-------------------------------------   ---- 
End-of-path arrival time (ps)           2708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027172  RISE       1
\UART_DBG:BUART:tx_state_2\/main_2               macrocell26     2518   2708  13035448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_status_3\/q
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 13037054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_DBG:BUART:rx_status_3\/q       macrocell37    1250   1250  13037054  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_3  statusicell4   2863   4113  13037054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

