Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 03:36:26 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning           Missing input or output delay               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1235)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3688)
5. checking no_input_delay (8)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1235)
---------------------------
 There are 1235 register/latch pins with no clock driven by root clock pin: D_s_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3688)
---------------------------------------------------
 There are 3688 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.758        0.000                      0                    4        0.280        0.000                      0                    4        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_65  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65              8.758        0.000                      0                    4        0.280        0.000                      0                    4        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_65                      
(none)                      clk_65        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65
  To Clock:  clk_65

Setup :            0  Failing Endpoints,  Worst Slack        8.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.518ns (44.609%)  route 0.643ns (55.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.643     6.313    reset_cond/D_stage_d[1]
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.448    14.853    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X42Y47         FDPE (Setup_fdpe_C_D)       -0.045    15.071    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                          -6.313    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.686%)  route 0.641ns (55.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.641     6.311    reset_cond/D_stage_d[3]
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.448    14.853    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X42Y47         FDPE (Setup_fdpe_C_D)       -0.028    15.088    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.518ns (45.881%)  route 0.611ns (54.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.611     6.280    reset_cond/D_stage_d[2]
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.448    14.853    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X42Y47         FDPE (Setup_fdpe_C_D)       -0.028    15.088    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 D_s_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_s_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.565     5.149    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.605 f  D_s_q_reg/Q
                         net (fo=2, routed)           0.522     6.127    D_s_q
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.251 r  D_s_q_i_1/O
                         net (fo=1, routed)           0.000     6.251    D_s_d
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.445    14.850    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
                         clock pessimism              0.299    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.143    D_s_q_reg
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  8.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 D_s_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_s_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  D_s_q_reg/Q
                         net (fo=2, routed)           0.185     1.832    D_s_q
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  D_s_q_i_1/O
                         net (fo=1, routed)           0.000     1.877    D_s_d
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.832     2.022    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  D_s_q_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.598    D_s_q_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.201     1.873    reset_cond/D_stage_d[2]
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.834     2.024    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.063     1.571    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.602%)  route 0.230ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.230     1.902    reset_cond/D_stage_d[3]
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.834     2.024    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.063     1.571    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.708%)  route 0.229ns (58.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.229     1.901    reset_cond/D_stage_d[1]
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.834     2.024    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.052     1.560    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   D_s_q_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y47   reset_cond/D_stage_q_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y47   reset_cond/D_stage_q_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y47   reset_cond/D_stage_q_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y47   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   D_s_q_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   reset_cond/D_stage_q_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3643 Endpoints
Min Delay          3643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.677ns  (logic 8.774ns (25.301%)  route 25.903ns (74.699%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.345    20.077    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7/O
                         net (fo=3, routed)           0.646    20.847    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.971 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28/O
                         net (fo=1, routed)           0.636    21.607    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.731 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18/O
                         net (fo=2, routed)           0.963    22.694    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18_n_0
    SLICE_X38Y64         LUT5 (Prop_lut5_I2_O)        0.124    22.818 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10/O
                         net (fo=1, routed)           0.636    23.454    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.124    23.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2/O
                         net (fo=3, routed)           1.093    24.671    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.124    24.795 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.779    25.573    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.124    25.697 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.815    26.512    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I0_O)        0.152    26.664 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.232    30.896    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.781    34.677 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.677    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.665ns  (logic 8.769ns (25.297%)  route 25.896ns (74.703%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.345    20.077    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7/O
                         net (fo=3, routed)           0.646    20.847    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.971 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28/O
                         net (fo=1, routed)           0.636    21.607    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.731 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18/O
                         net (fo=2, routed)           0.963    22.694    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18_n_0
    SLICE_X38Y64         LUT5 (Prop_lut5_I2_O)        0.124    22.818 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10/O
                         net (fo=1, routed)           0.636    23.454    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.124    23.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2/O
                         net (fo=3, routed)           1.093    24.671    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.124    24.795 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.779    25.573    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.124    25.697 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.814    26.511    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I1_O)        0.152    26.663 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.225    30.889    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    34.665 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.665    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.365ns  (logic 8.529ns (24.819%)  route 25.836ns (75.181%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.345    20.077    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7/O
                         net (fo=3, routed)           0.646    20.847    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.971 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28/O
                         net (fo=1, routed)           0.636    21.607    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.731 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18/O
                         net (fo=2, routed)           0.963    22.694    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18_n_0
    SLICE_X38Y64         LUT5 (Prop_lut5_I2_O)        0.124    22.818 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10/O
                         net (fo=1, routed)           0.636    23.454    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.124    23.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2/O
                         net (fo=3, routed)           1.093    24.671    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.124    24.795 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.779    25.573    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.124    25.697 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.814    26.511    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I1_O)        0.124    26.635 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.165    30.801    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    34.365 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.365    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.145ns  (logic 8.533ns (24.990%)  route 25.612ns (75.010%))
  Logic Levels:           18  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.345    20.077    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I3_O)        0.124    20.201 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7/O
                         net (fo=3, routed)           0.646    20.847    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_7_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124    20.971 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28/O
                         net (fo=1, routed)           0.636    21.607    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_28_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.731 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18/O
                         net (fo=2, routed)           0.963    22.694    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_18_n_0
    SLICE_X38Y64         LUT5 (Prop_lut5_I2_O)        0.124    22.818 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10/O
                         net (fo=1, routed)           0.636    23.454    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I2_O)        0.124    23.578 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2/O
                         net (fo=3, routed)           1.093    24.671    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.124    24.795 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.779    25.573    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X34Y62         LUT5 (Prop_lut5_I1_O)        0.124    25.697 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=5, routed)           0.815    26.512    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I0_O)        0.124    26.636 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.940    30.577    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    34.145 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.145    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.112ns  (logic 8.730ns (25.591%)  route 25.382ns (74.409%))
  Logic Levels:           18  (LUT5=3 LUT6=12 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.393    20.124    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.248 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_9/O
                         net (fo=2, routed)           0.303    20.552    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_9_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.676 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_3/O
                         net (fo=3, routed)           1.117    21.792    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][27]_i_3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.916 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_11/O
                         net (fo=1, routed)           0.751    22.667    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_11_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I4_O)        0.124    22.791 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_6/O
                         net (fo=1, routed)           0.863    23.653    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_ma[0]
    SLICE_X38Y60         LUT6 (Prop_lut6_I3_O)        0.124    23.777 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_2/O
                         net (fo=2, routed)           0.570    24.348    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.472 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_19/O
                         net (fo=2, routed)           0.469    24.941    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_19_n_0
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.118    25.059 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=6, routed)           0.994    26.053    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X34Y61         LUT5 (Prop_lut5_I4_O)        0.326    26.379 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.165    30.543    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    34.112 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    34.112    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.099ns  (logic 8.642ns (25.343%)  route 25.458ns (74.657%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=10 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.161    19.892    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.124    20.016 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_3/O
                         net (fo=3, routed)           1.029    21.046    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_3_n_0
    SLICE_X42Y66         LUT3 (Prop_lut3_I1_O)        0.150    21.196 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_11/O
                         net (fo=1, routed)           0.800    21.996    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_11_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I2_O)        0.328    22.324 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_6/O
                         net (fo=1, routed)           0.772    23.095    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_6_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_2/O
                         net (fo=3, routed)           1.285    24.504    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_2_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    24.628 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.263    24.891    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    25.015 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.359    26.375    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y61         LUT5 (Prop_lut5_I2_O)        0.124    26.499 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.030    30.529    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    34.099 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    34.099    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.736ns  (logic 9.040ns (26.796%)  route 24.696ns (73.204%))
  Logic Levels:           18  (LUT5=3 LUT6=11 MUXF7=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.440    20.172    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.296 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9/O
                         net (fo=2, routed)           0.713    21.009    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.150    21.159 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=1, routed)           0.433    21.593    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.326    21.919 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=2, routed)           1.193    23.111    beta_manual/motherboard/memory_unit/data_memory/M_motherboard_ma[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.235 f  beta_manual/motherboard/memory_unit/data_memory/io_led[0][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    23.235    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1_0
    SLICE_X41Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    23.452 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_2/O
                         net (fo=2, routed)           0.806    24.258    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299    24.557 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.833    25.390    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X34Y62         LUT6 (Prop_lut6_I2_O)        0.124    25.514 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.426    25.939    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_2_n_0
    SLICE_X34Y61         LUT5 (Prop_lut5_I1_O)        0.124    26.063 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.094    30.157    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    33.736 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.736    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.266ns  (logic 8.491ns (27.156%)  route 22.775ns (72.844%))
  Logic Levels:           16  (LUT5=2 LUT6=11 MUXF7=1 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.280    18.800    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.924 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][19]_i_11/O
                         net (fo=4, routed)           0.813    19.737    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][19]_i_11_n_0
    SLICE_X45Y64         LUT5 (Prop_lut5_I4_O)        0.150    19.887 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][17]_i_3/O
                         net (fo=3, routed)           1.117    21.003    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][17]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I4_O)        0.326    21.329 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_15/O
                         net (fo=1, routed)           0.804    22.133    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_15_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.124    22.257 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_6/O
                         net (fo=1, routed)           0.464    22.721    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_6_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I5_O)        0.124    22.845 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][0]_i_1/O
                         net (fo=33, routed)          0.475    23.321    beta_manual/motherboard/beta/pc_system/D[0]
    SLICE_X38Y60         LUT6 (Prop_lut6_I5_O)        0.124    23.445 r  beta_manual/motherboard/beta/pc_system/io_led[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.661    24.106    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]
    SLICE_X38Y61         LUT6 (Prop_lut6_I4_O)        0.124    24.230 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.490    27.720    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    31.266 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    31.266    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.892ns  (logic 8.755ns (28.340%)  route 22.137ns (71.660%))
  Logic Levels:           16  (LUT5=2 LUT6=10 MUXF7=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          1.451    14.899    beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_10
    SLICE_X53Y58         LUT5 (Prop_lut5_I4_O)        0.153    15.052 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25/O
                         net (fo=3, routed)           1.005    16.057    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][10]_i_25_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I2_O)        0.327    16.384 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31/O
                         net (fo=5, routed)           1.012    17.395    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_31_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15/O
                         net (fo=8, routed)           1.088    18.608    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][14]_i_15_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I3_O)        0.124    18.732 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8/O
                         net (fo=12, routed)          1.440    20.172    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_8_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.296 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9/O
                         net (fo=2, routed)           0.713    21.009    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_9_n_0
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.150    21.159 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3/O
                         net (fo=1, routed)           0.433    21.593    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_3_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.326    21.919 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][23]_i_2/O
                         net (fo=2, routed)           1.193    23.111    beta_manual/motherboard/memory_unit/data_memory/M_motherboard_ma[7]
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124    23.235 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    23.235    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1_0
    SLICE_X41Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    23.452 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_2/O
                         net (fo=2, routed)           0.501    23.953    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I0_O)        0.299    24.252 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           3.098    27.350    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    30.892 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000    30.892    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.684ns  (logic 8.178ns (26.654%)  route 22.506ns (73.346%))
  Logic Levels:           15  (LUT3=2 LUT5=2 LUT6=7 MUXF7=2 OBUF=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E1                     0.000     0.000 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/CLKBWRCLK
    RAMB18_X1Y22         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  beta_manual/motherboard/memory_unit/instruction_memory/ram_reg/DOBDO[2]
                         net (fo=257, routed)         8.384    10.838    beta_manual/motherboard/beta/regfile_system/regfile/id[4]
    SLICE_X31Y54         LUT6 (Prop_lut6_I4_O)        0.124    10.962 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14/O
                         net (fo=1, routed)           0.000    10.962    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_14_n_0
    SLICE_X31Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    11.207 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6/O
                         net (fo=1, routed)           0.807    12.013    beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q_reg[4]_i_6_n_0
    SLICE_X30Y57         LUT6 (Prop_lut6_I5_O)        0.298    12.311 r  beta_manual/motherboard/beta/regfile_system/regfile/D_pc_q[4]_i_2/O
                         net (fo=3, routed)           1.012    13.324    beta_manual/motherboard/memory_unit/instruction_memory/M_regfile_system_rd1[4]
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.448 f  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][4]_INST_0_i_8/O
                         net (fo=16, routed)          2.103    15.551    beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][7]_i_16_1
    SLICE_X57Y62         LUT5 (Prop_lut5_I2_O)        0.124    15.675 r  beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][14]_i_20/O
                         net (fo=3, routed)           1.036    16.710    beta_manual/motherboard/beta/alu_system/shifter/ram_reg_0
    SLICE_X57Y64         LUT5 (Prop_lut5_I4_O)        0.124    16.834 r  beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][18]_i_12/O
                         net (fo=2, routed)           0.891    17.725    beta_manual/motherboard/beta/alu_system/shifter/ram_reg
    SLICE_X56Y64         LUT3 (Prop_lut3_I2_O)        0.124    17.849 r  beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][18]_i_7/O
                         net (fo=2, routed)           1.132    18.981    beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][18]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    19.105 r  beta_manual/motherboard/beta/alu_system/shifter/i_/D_registers_q[30][19]_i_18/O
                         net (fo=1, routed)           0.317    19.421    beta_manual/motherboard/memory_unit/instruction_memory/M_shifter_shift[18]
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.124    19.545 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][19]_i_6/O
                         net (fo=1, routed)           1.171    20.716    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][19]_i_6_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I5_O)        0.124    20.840 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][19]_i_2/O
                         net (fo=2, routed)           1.056    21.896    beta_manual/motherboard/memory_unit/data_memory/M_motherboard_ma[3]
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    22.020 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    22.020    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_1_0
    SLICE_X36Y60         MUXF7 (Prop_muxf7_I1_O)      0.217    22.237 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_2/O
                         net (fo=2, routed)           1.011    23.248    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_2_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I0_O)        0.299    23.547 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.588    27.135    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    30.684 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    30.684    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[7]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[7]/Q
                         net (fo=1, routed)           0.119     0.260    beta_manual/motherboard/acc/D_in_byte_cache_q[7]
    SLICE_X41Y58         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_cache_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[0]/C
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[0]/Q
                         net (fo=2, routed)           0.122     0.286    beta_manual/motherboard/acc/D_in_byte_cache_q[0]
    SLICE_X38Y57         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_out_byte_cache_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_out_byte_cache_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_out_byte_cache_q_reg[0]/C
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_out_byte_cache_q_reg[0]/Q
                         net (fo=2, routed)           0.108     0.249    beta_manual/motherboard/acc/D_out_byte_cache_q_reg_n_0_[0]
    SLICE_X40Y56         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  beta_manual/motherboard/acc/D_out_byte_cache_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.294    beta_manual/motherboard/acc/D_out_byte_cache_d[1]
    SLICE_X40Y56         FDRE                                         r  beta_manual/motherboard/acc/D_out_byte_cache_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_active_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_clock_ctr_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.884%)  route 0.166ns (54.116%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_active_q_reg/C
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_active_q_reg/Q
                         net (fo=18, routed)          0.166     0.307    beta_manual/motherboard/acc/D_active_q
    SLICE_X39Y54         FDRE                                         r  beta_manual/motherboard/acc/D_clock_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_active_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_clock_ctr_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.884%)  route 0.166ns (54.116%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_active_q_reg/C
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_active_q_reg/Q
                         net (fo=18, routed)          0.166     0.307    beta_manual/motherboard/acc/D_active_q
    SLICE_X39Y54         FDRE                                         r  beta_manual/motherboard/acc/D_clock_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_active_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_clock_ctr_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.884%)  route 0.166ns (54.116%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_active_q_reg/C
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_active_q_reg/Q
                         net (fo=18, routed)          0.166     0.307    beta_manual/motherboard/acc/D_active_q
    SLICE_X39Y54         FDRE                                         r  beta_manual/motherboard/acc/D_clock_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_active_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_clock_ctr_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.884%)  route 0.166ns (54.116%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_active_q_reg/C
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_active_q_reg/Q
                         net (fo=18, routed)          0.166     0.307    beta_manual/motherboard/acc/D_active_q
    SLICE_X39Y54         FDRE                                         r  beta_manual/motherboard/acc/D_clock_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.336%)  route 0.170ns (54.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/C
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[4]/Q
                         net (fo=2, routed)           0.170     0.311    beta_manual/motherboard/acc/D_in_byte_cache_q[4]
    SLICE_X40Y59         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.925%)  route 0.173ns (55.075%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE                         0.000     0.000 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/C
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/motherboard/acc/D_in_byte_cache_q_reg[2]/Q
                         net (fo=2, routed)           0.173     0.314    beta_manual/motherboard/acc/D_in_byte_cache_q[2]
    SLICE_X40Y59         FDRE                                         r  beta_manual/motherboard/acc/D_in_byte_output_buffer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/forLoop_idx_0_57180547[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            beta_manual/forLoop_idx_0_57180547[2].interrupt_button_conditioner/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE                         0.000     0.000 r  beta_manual/forLoop_idx_0_57180547[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  beta_manual/forLoop_idx_0_57180547[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     0.315    beta_manual/forLoop_idx_0_57180547[2].interrupt_button_conditioner/sync/D_pipe_d__1[1]
    SLICE_X40Y45         FDRE                                         r  beta_manual/forLoop_idx_0_57180547[2].interrupt_button_conditioner/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65
  To Clock:  

Max Delay          1148 Endpoints
Min Delay          1148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 0.642ns (5.606%)  route 10.809ns (94.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.991    16.602    beta_manual/motherboard/beta/pc_system/SR[0]
    SLICE_X38Y63         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 0.642ns (5.606%)  route 10.809ns (94.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.991    16.602    beta_manual/motherboard/beta/pc_system/SR[0]
    SLICE_X38Y63         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 0.642ns (5.747%)  route 10.528ns (94.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.711    16.322    beta_manual/motherboard/beta/pc_system/SR[0]
    SLICE_X43Y63         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 0.642ns (5.747%)  route 10.528ns (94.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.711    16.322    beta_manual/motherboard/beta/pc_system/SR[0]
    SLICE_X42Y63         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 0.642ns (5.747%)  route 10.528ns (94.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.711    16.322    beta_manual/motherboard/beta/pc_system/SR[0]
    SLICE_X42Y63         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.914ns  (logic 0.642ns (5.882%)  route 10.272ns (94.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.454    16.065    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X28Y64         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.910ns  (logic 0.642ns (5.885%)  route 10.268ns (94.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.450    16.061    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X29Y64         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.866ns  (logic 0.642ns (5.908%)  route 10.224ns (94.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.406    16.017    beta_manual/motherboard/beta/pc_system/SR[0]
    SLICE_X45Y62         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 0.642ns (5.965%)  route 10.121ns (94.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.304    15.915    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X28Y65         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.763ns  (logic 0.642ns (5.965%)  route 10.121ns (94.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.567     5.151    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          1.818     7.487    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[1][0]_0[0]
    SLICE_X49Y59         LUT4 (Prop_lut4_I0_O)        0.124     7.611 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q[30][31]_i_1/O
                         net (fo=1024, routed)        8.304    15.915    beta_manual/motherboard/beta/regfile_system/regfile/SR[0]
    SLICE_X28Y65         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[16][18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.164ns (32.045%)  route 0.348ns (67.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.348     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y48         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.164ns (32.045%)  route 0.348ns (67.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.348     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y48         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.164ns (32.045%)  route 0.348ns (67.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.348     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y48         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.164ns (32.045%)  route 0.348ns (67.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.348     2.019    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y48         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.164ns (28.942%)  route 0.403ns (71.058%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.403     2.074    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.164ns (28.942%)  route 0.403ns (71.058%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.403     2.074    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.164ns (28.942%)  route 0.403ns (71.058%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.403     2.074    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.164ns (28.942%)  route 0.403ns (71.058%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.403     2.074    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.164ns (27.691%)  route 0.428ns (72.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.428     2.100    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.164ns (27.691%)  route 0.428ns (72.309%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.564     1.508    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.672 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=97, routed)          0.428     2.100    beta_manual/frequency_divider/Q[0]
    SLICE_X48Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.634ns (27.322%)  route 4.346ns (72.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.562     5.072    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.196 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.784     5.980    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.448     4.853    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.634ns (27.322%)  route 4.346ns (72.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.562     5.072    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.196 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.784     5.980    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.448     4.853    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.634ns (27.322%)  route 4.346ns (72.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.562     5.072    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.196 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.784     5.980    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.448     4.853    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.634ns (27.322%)  route 4.346ns (72.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.562     5.072    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124     5.196 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.784     5.980    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.448     4.853    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.203ns  (logic 0.322ns (14.632%)  route 1.881ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.592     1.869    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.914 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.203    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.834     2.024    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.203ns  (logic 0.322ns (14.632%)  route 1.881ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.592     1.869    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.914 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.203    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.834     2.024    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.203ns  (logic 0.322ns (14.632%)  route 1.881ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.592     1.869    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.914 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.203    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.834     2.024    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.203ns  (logic 0.322ns (14.632%)  route 1.881ns (85.368%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.592     1.869    reset_cond/rst_n_IBUF
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.914 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.203    reset_cond/M_reset_cond_in
    SLICE_X42Y47         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.834     2.024    reset_cond/CLK
    SLICE_X42Y47         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





