<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>libopencm3: dma2d.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="pages.html"><span>General&#160;Information</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="../../stm32f0/html/modules.html"><span>STM32F0</span></a></li>
      <li><a href="../../stm32f1/html/modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f3/html/modules.html"><span>STM32F3</span></a></li>
      <li><a href="modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32f7/html/modules.html"><span>STM32F7</span></a></li>
      <li><a href="../../stm32l0/html/modules.html"><span>STM32L0</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../stm32l4/html/modules.html"><span>STM32L4</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../efm32g/html/modules.html"><span>EFM32&#160;Gecko</span></a></li>
      <li><a href="../../efm32gg/html/modules.html"><span>EFM32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../efm32lg/html/modules.html"><span>EFM32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../efm32tg/html/modules.html"><span>EFM32&#160;Tiny&#160;Gecko</span></a></li>
      <li><a href="../../sam3a/html/modules.html"><span>SAM3A</span></a></li>
      <li><a href="../../sam3n/html/modules.html"><span>SAM3N</span></a></li>
      <li><a href="../../sam3s/html/modules.html"><span>SAM3S</span></a></li>
      <li><a href="../../sam3u/html/modules.html"><span>SAM3U</span></a></li>
      <li><a href="../../sam3x/html/modules.html"><span>SAM3X</span></a></li>
      <li><a href="../../vf6xx/html/modules.html"><span>VF6XX</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dma2d_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dma2d.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dma2d_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup dma2d_defines DMA2D Defines</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @ingroup STM32F4xx_defines</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @brief Defined Constants and Macros for the STM32x4xx DMA2D Peripheral</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * @date 15 August 2016</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * STM32F4 DMA2D Register defines</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Copyright (C) 2016, Chuck McManis &lt;cmcmanis@mcmanis.com&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/memorymap.h&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef DMA2D_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DMA2D_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/** DMA2D Control Register */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga77a5e924a819bf359522d9081c7294b8">   44</a></span>&#160;<span class="preprocessor">#define DMA2D_CR                        MMIO32(DMA2D_BASE + 0x0U)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gabea13cc455ecc9ddf5e047e93e0b1e64">   45</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE_SHIFT             16</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga23f51358eb0e972dfd77d30edad12243">   46</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE_MASK              0x3</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga91edc02d947943324e6eee6a1406e13f">   47</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE_M2M               0       </span><span class="comment">/* memory to memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga7b19cb700dbd44727829ce646012e1a2">   48</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE_M2MWPFC           1       </span><span class="comment">/* memory to memory with pix convert */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga5632ef8b780c2f37e6eb72712f86dc08">   49</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE_M2MWB             2       </span><span class="comment">/* memory to memory with blend */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga1765b52f00c43b40f5df8a6588de504a">   50</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE_R2M               3       </span><span class="comment">/* register to memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga6f88086bf1cf446a499f39615eb595ce">   51</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CEIE                   (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga1799fced31c6fca2cde47755211f05dd">   52</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CTCIE                  (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gacd16a66047d3972bc09c799fa5d83294">   53</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CAEIE                  (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaa6c26d2a790fef15f60efa32c442918f">   54</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TWIE                   (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaf750d5a2ed4ca7f746777dbf6927149e">   55</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TCIE                   (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga615079079a7f8c65843b98ea13c89890">   56</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TEIE                   (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gad12973bf311ed4aa10e3f97766d589ca">   57</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_ABORT                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga64fa2b2fd936575f41106f14e3e0292a">   58</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_SUSP                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga21ef0ff3efbf1ac68d1221fef8f05371">   59</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_START                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/** DMA2D Interrupt Status Register */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaaaf009a27a3c2c05429ea0ccf9385ad7">   62</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR                       MMIO32(DMA2D_BASE + 0x4U)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga00b811475a96958284c17f32467a19a4">   63</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CEIF                  (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga7bb26c8920a05593c5a4adf37859c8cc">   64</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CTCIF                 (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gae12132e7245c4850274fcdd20bd1b1fd">   65</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CAEIF                 (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga2602aa4cf6d5ddc62a69221e81650f6d">   66</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TWIF                  (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaebfdf3351d8b08d4e6cb20e53027f286">   67</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TCIF                  (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga797e73d0317c5351ebfa81fcec9ee74a">   68</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TEIF                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/** DMA2D Interrupt Flag Clear Register */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga768f6bc30099631d707958f01cb3bf7e">   71</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR                      MMIO32(DMA2D_BASE + 0x8U)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga266c7a5e127e3f4a88a4c0373a3ce2d5">   72</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CCEIF                (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga7581cf290760437ef949a3eef56e843f">   73</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CCTCIF               (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga7f56eeb9dabfdc20d5634a4ad2a675af">   74</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CCAEIF               (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaa09a567e729b486217584e51d68c403c">   75</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTWIF                (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga25202fe085a2364676d43a19f4ff5338">   76</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTCIF                (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga2cdbdb20e91f692ab5a88bd14390fef6">   77</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTEIF                (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/** DMA2D Foreground Memory Address Register */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga164a5ffa9006dd7c73158b9997d50bfd">   80</a></span>&#160;<span class="preprocessor">#define DMA2D_FGMAR                     MMIO32(DMA2D_BASE + 0xCU)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/** DMA2D Foreground Offset Register */</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga38f6db9a4815e9f34ff0a645fa80523e">   83</a></span>&#160;<span class="preprocessor">#define DMA2D_FGOR                      MMIO32(DMA2D_BASE + 0x10U)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gad71292092a6ba11a5a06941c440c798d">   84</a></span>&#160;<span class="preprocessor">#define DMA2D_FGOR_LO_SHIFT             0</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga343be64ea69b080fa365637e63553078">   85</a></span>&#160;<span class="preprocessor">#define DMA2D_FGOR_LO_MASK              0x3fff</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/** DMA2D Background Memory Address Register */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga3660f471aa4d877358863c71df604d03">   88</a></span>&#160;<span class="preprocessor">#define DMA2D_BGMAR                     MMIO32(DMA2D_BASE + 0x14U)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/** DMA2D Background Offset Register */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gabc3e34b4927973873bd6705537fbc29f">   91</a></span>&#160;<span class="preprocessor">#define DMA2D_BGOR                      MMIO32(DMA2D_BASE + 0x18U)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga976cb709ed611fbb8d695679231f2810">   92</a></span>&#160;<span class="preprocessor">#define DMA2D_BGOR_LO_SHIFT             0</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaa3256b02ec7a20d0a8d68629fa3b8267">   93</a></span>&#160;<span class="preprocessor">#define DMA2D_BGOR_LO_MASK              0x3fff</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/** DMA2D Foreground and Background PFC Control Register */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gad1b61f213343468c0f49de4ea9bc9a6d">   96</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR                   MMIO32(DMA2D_BASE + 0x1cU)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaf1a5b01d71eb8fc6f141bb5cd5882855">   97</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR                   MMIO32(DMA2D_BASE + 0x24U)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga17683f036adfd1a145825d2e8a239022">   99</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_ALPHA_SHIFT        24</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga5bc4c51a15592492378e386751b33e65">  100</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_ALPHA_MASK         0xff</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga3a41be3119e5a1c60eabd76b326e0e47">  101</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_AM_SHIFT           16</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga56b2bc18235a3d3d03bcde033fee97f2">  102</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_AM_MASK            0x3</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga931b9f05b0265d3bd3957b92c52b3723">  103</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_AM_NONE            0</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga1df369306f1657d8c6e6d3b8f2ea62c1">  104</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_AM_FORCE           1</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga8bc64d7b50f77a42d764e99223d930d2">  105</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_AM_PRODUCT         2</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gac0cf954eb92fd8465c27ab3bfbab8663">  106</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CS_SHIFT           8</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga18f7e3f6be3130c5a28c6920794ef4ab">  107</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CS_MASK            0xff</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga19d63c5e074ef1129c0b49e7fd9e8e79">  108</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_START              (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gae3a71d847e9569ff662e58e5c4ef08e5">  109</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CCM_ARGB8888       (0 &lt;&lt; 4)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga9eeba3de7c7c0b6f0357116de960a31e">  110</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CCM_RGB888         (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga0c68505596eab5b357fa04f4f5819125">  111</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_SHIFT           0</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga8597188fac82cccb6ad532a669fa8a46">  112</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_MASK            0xf</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga75d3df1a531109245af0c11786e96bca">  113</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_ARGB8888        0</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga845d448e056a34a3a852fd074cf6827e">  114</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_RGB888          1</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga1694e2014c9937c8daf608132b356ade">  115</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_RGB565          2</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga113146ebb8916e64194eacf20a382acb">  116</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_ARGB1555        3</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga076a63fb61dfc4b69c3bf0447eb3af40">  117</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_ARGB4444        4</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga69d1cd1196169ef96357bdeeac44801a">  118</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_L8              5</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaa71c6c963195ea4ffc7bf2beba791cfc">  119</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_AL44            6</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga4c3d6a8611080b0d5390700b4ea04215">  120</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_AL88            7</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga9fc5208fd80a82da775642bb4c7f81ac">  121</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_L4              8</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaee751edea6458ac3e173cc95080c630f">  122</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_A8              9</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaadedfb49b31b62b971b1e7fbcd42a507">  123</a></span>&#160;<span class="preprocessor">#define DMA2D_xPFCCR_CM_A4              10</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/** DMA2D Foreground and Background Color Register */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga91136c5890b129cb5097d46e0adb5f90">  126</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR                    MMIO32(DMA2D_BASE + 0x20U)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga79327b02838643a01ee641348485c845">  127</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR                    MMIO32(DMA2D_BASE + 0x28U)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga308dd118147b99e0e644b4231f82b12b">  128</a></span>&#160;<span class="preprocessor">#define DMA2D_xCOLR_RED_SHIFT           16</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga2fab70532c816b6a038be0a387dd8c95">  129</a></span>&#160;<span class="preprocessor">#define DMA2D_xCOLR_RED_MASK            0xff</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga2bd25e8735df1cd63bdb3845d2a9a044">  130</a></span>&#160;<span class="preprocessor">#define DMA2D_xCOLR_GREEN_SHIFT         8</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gabb635064503667e0a501802a72a5113d">  131</a></span>&#160;<span class="preprocessor">#define DMA2D_xCOLR_GREEN_MASK          0xff</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gafdaae60f5c71b62c29f386a5fe4d1a7d">  132</a></span>&#160;<span class="preprocessor">#define DMA2D_xCOLR_BLUE_SHIFT          0</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga0558aa967320655954316501e414ee8c">  133</a></span>&#160;<span class="preprocessor">#define DMA2D_xCOLR_BLUE_MASK           0xff</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/** DMA2D Foreground CLUT Memory Address Register */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gafd4190343dedb330714226e070dc95c4">  136</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCMAR                    MMIO32(DMA2D_BASE + 0x2CU)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/** DMA2D Background CLUT Memory Address Register */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga92992a407516880365bb47c954d33527">  139</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCMAR                    MMIO32(DMA2D_BASE + 0x30U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/** DMA2D Output PFC Control Register */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gae68bd2c2acd5f750d023a67ede9fe308">  142</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR                    MMIO32(DMA2D_BASE + 0x34U)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga61a75e952706f338680446d4afa31c74">  143</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_SHIFT           0</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga5ef4991def4ec70dd6ff8caf7d15e1a0">  144</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_MASK            0x3</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga546cb373153d91862ea6fbd3ed677a27">  145</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_ARGB8888        0</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga3f4ed18ffa6b091417cb6ff315f759e2">  146</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_RGB888          1</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaf0c0f47e08cb9103781d3771fc9ecbed">  147</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_RGB565          2</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga7eee025837b00468390d2252e3a53f78">  148</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_ARGB4444        3</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/** DMA2D Output Color Register */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* The format of this register depends on PFC control above */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga951b67a41d344c015f88b25c46d94086">  152</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR                     MMIO32(DMA2D_BASE + 0x38U)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/** DMA2D Output Memory Address Register */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga1980015a1b011d7a74c25947b75936c6">  155</a></span>&#160;<span class="preprocessor">#define DMA2D_OMAR                      MMIO32(DMA2D_BASE + 0x3CU)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/** DMA2D Output offset Register */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga269b3bd085399fecb7c9deec07e3ce6d">  158</a></span>&#160;<span class="preprocessor">#define DMA2D_OOR                       MMIO32(DMA2D_BASE + 0x40U)</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga401e6f872b175f8a591f3d9a5cf0dae6">  159</a></span>&#160;<span class="preprocessor">#define DMA2D_OOR_LO_SHIFT              0</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga89b81f0130ac062c69085efccb238e31">  160</a></span>&#160;<span class="preprocessor">#define DMA2D_OOR_LO_MASK               0x3fff</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/** DMA2D Number of Lines Register */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga3eab0f4b5d56d5bc3e47b22757e6a6aa">  163</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR                       MMIO32(DMA2D_BASE + 0x44U)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaddbd0347a4daa6f07e1f0b8cb5e0a85f">  164</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_PL_SHIFT              16</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga09644ad46596bbf24ce0a74af2743136">  165</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_PL_MASK               0x3fff</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga310f5bee84568aba0683c1bf34f68e63">  166</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_NL_SHIFT              0</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga5225bda4e43c4fe01f982b23d1b9a976">  167</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_NL_MASK               0xffff</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/** DMA2D Line Watermark Register */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga364eef5b801e41f1daedd20c45ac5668">  170</a></span>&#160;<span class="preprocessor">#define DMA2D_LWR                       MMIO32(DMA2D_BASE + 0x48U)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gab06d7dcbb916a5d33dc097a43de30c31">  171</a></span>&#160;<span class="preprocessor">#define DMA2D_LWR_LW_SHIFT              0</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga3e2677d4ff69a2098aa77566dd8d4037">  172</a></span>&#160;<span class="preprocessor">#define DMA2D_LWR_LW_MASK               0xffff</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/** DMA2D AHB Master Timer Config Register */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga4723dd668a75c90cc2d4ebe330bd1c9e">  175</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR                     MMIO32(DMA2D_BASE + 0x4CU)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaaf29dcc7d8f1de3c05f35699050bc411">  176</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_DT_SHIFT            8</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gaca3f3aca7203c361bed041c240094ed7">  177</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_DT_MASK             0xff</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#gabe04b2be922ba53ca5c46a4ab9f38d15">  178</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_EN                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/** DMA2D Foreground Color Lookup table */</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga7761d14379e6a1fedaa5628cb7d1218a">  181</a></span>&#160;<span class="preprocessor">#define DMA2D_FG_CLUT                   (uint32_t *)(DMA2D_BASE + 0x400U)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/** DMA2D Background Color Lookup table */</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__dma2d__defines.html#ga7fd58eec2125ce655c681d8e9c319b78">  184</a></span>&#160;<span class="preprocessor">#define DMA2D_BG_CLUT                   (uint32_t *)(DMA2D_BASE + 0x800U)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_58f01fa0f9b38ef77ff47dcfaaabbfd2.html">f4</a></li><li class="navelem"><a class="el" href="dma2d_8h.html">dma2d.h</a></li>
    <li class="footer">Generated on Fri Aug 19 2016 01:21:59 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
