# ECE 420 Fall 2021
**California State University, Northridge**  
**Department of Electrical and Computer Engineering**  

# Lab 4 - Clock divider

**Report Created by:**
- student name

**Submission date:** MM/DD/YYY

## Development board

## Task 1 result  
- Clock divider testbench waveform

## Task 2 result  
- Top design testbench waveform

## Task 3 result 
- Top design RTL ANALYSIS schematic

## Task 4 result 
- Top design IMPLEMENTATION schematic

## Task 5 result 
- Top design report utilization after IMPLEMENTATION

## Extra credit 
Link to the video demonstrating the functionality of your design.

-------------

Change the following question to yes when you are done with this assignment. The instructor will use this question to determine if your assignment is ready for review.
## Is assignment ready for review? Yes/No
