$date
	Tue Apr 23 13:06:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module tb $end
$var wire 13 ! subtract [12:0] $end
$var reg 1 " clk $end
$var reg 12 # n1 [11:0] $end
$var reg 12 $ n2 [11:0] $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 12 % n1 [11:0] $end
$var wire 12 & n2 [11:0] $end
$var wire 13 ' sub_next [12:0] $end
$var wire 7 ( sub_msb [12:6] $end
$var wire 7 ) sub_lsb [6:0] $end
$var wire 13 * signe_n2 [12:0] $end
$var wire 13 + signe_n1 [12:0] $end
$var reg 13 , n1_reg1 [12:0] $end
$var reg 7 - n1_reg2 [12:6] $end
$var reg 7 . sub_lsb_2 [6:0] $end
$var reg 13 / subtract [12:0] $end
$var reg 13 0 twosc_n2 [12:0] $end
$var reg 7 1 twosc_n2_2 [12:6] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin clock $end
$upscope $end
$scope begin start $end
$upscope $end
$scope begin stimulus $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 1
bx 0
bx /
bx .
bx -
bx ,
b0 +
b0 *
bx )
bx (
bx '
b0 &
b0 %
b0 $
b0 #
0"
bx !
$end
#10
b0 )
b101 *
b1010 +
b0 ,
b0 0
b101 $
b101 &
b1010 #
b1010 %
1"
#20
0"
#30
b0 (
b0 '
b1000101 )
b0 -
b0 1
b0 .
b1010 ,
b1111111111011 0
1"
#40
b110010 *
b111100 +
b110010 $
b110010 &
b111100 #
b111100 %
0"
#50
b1001010 )
b111100 ,
b1111111001110 0
b101 '
b0 (
b1111111 1
b1000101 .
b0 !
b0 /
1"
#60
0"
#70
b1010 '
b101 !
b101 /
b1001010 .
1"
#80
0"
#90
b1010 !
b1010 /
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
