/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [18:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  reg [18:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire [36:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_3z[8:4] > celloutsig_1_6z[34:30];
  assign celloutsig_1_16z = in_data[99:96] <= celloutsig_1_2z[8:5];
  assign celloutsig_1_1z = { in_data[114:109], celloutsig_1_0z } <= { in_data[164:159], celloutsig_1_0z };
  assign celloutsig_0_10z = ! in_data[28:16];
  assign celloutsig_0_6z = in_data[76:67] || celloutsig_0_1z[16:7];
  assign celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_16z } % { 1'h1, celloutsig_1_11z };
  assign celloutsig_1_9z = celloutsig_1_3z[8] ? { 1'h1, celloutsig_1_3z[7:0] } : { in_data[147:145], celloutsig_1_8z };
  assign celloutsig_1_14z = celloutsig_1_3z[0] ? { in_data[143:139], celloutsig_1_13z } : { celloutsig_1_4z[12:8], celloutsig_1_1z };
  assign celloutsig_1_17z = ~ celloutsig_1_15z[8:5];
  assign celloutsig_1_12z = ~^ celloutsig_1_10z[4:2];
  assign celloutsig_1_0z = ^ in_data[111:107];
  assign celloutsig_0_3z = celloutsig_0_0z[7:2] << celloutsig_0_0z[6:1];
  assign celloutsig_1_15z = { celloutsig_1_3z[8:1], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_3z } << { celloutsig_1_10z[6:0], celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_17z = celloutsig_0_1z[18:8] << { in_data[51:46], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_13z[5:2], celloutsig_0_2z } << { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z[8:1], celloutsig_1_2z } << { in_data[185:178], celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_5z[6:4], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z } << { in_data[122:119], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_3z = { in_data[180:174], celloutsig_1_1z, celloutsig_1_1z } <<< celloutsig_1_2z;
  assign celloutsig_1_18z = { celloutsig_1_11z[10:5], celloutsig_1_13z } >>> { celloutsig_1_9z[8:3], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[138:130] >>> in_data[140:132];
  assign celloutsig_1_10z = { celloutsig_1_5z[3:2], celloutsig_1_0z, celloutsig_1_5z } >>> { celloutsig_1_2z[8], celloutsig_1_9z };
  assign celloutsig_0_0z = in_data[83:72] - in_data[56:45];
  assign celloutsig_0_13z = in_data[56:49] - celloutsig_0_0z[10:3];
  assign celloutsig_1_8z = celloutsig_1_5z[6:1] - celloutsig_1_5z[5:0];
  assign celloutsig_1_11z = { in_data[125:116], celloutsig_1_0z, celloutsig_1_0z } - { celloutsig_1_2z[3:1], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[79:61] ^ { in_data[91:85], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_0z[5:2] ^ celloutsig_0_0z[6:3];
  assign celloutsig_0_8z = ~((celloutsig_0_1z[17] & celloutsig_0_3z[0]) | celloutsig_0_5z[17]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_5z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_5z = celloutsig_0_1z;
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_5z = in_data[102:96];
  assign { out_data[134:128], out_data[108:96], out_data[42:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
