$comment
	File created using the following command:
		vcd file dsf_ALU.msim.vcd -direction
$end
$date
	Thu Jan 18 20:54:30 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module dsf_ALU_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 2 " Ainvert [1:0] $end
$var reg 1 # b $end
$var reg 2 $ Binvert [1:0] $end
$var reg 1 % CarryIn $end
$var reg 2 & operacao [1:0] $end
$var wire 1 ' CarryOut $end
$var wire 1 ( Result $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 inst2|Selector0~0_combout $end
$var wire 1 1 b~input_o $end
$var wire 1 2 Binvert[0]~input_o $end
$var wire 1 3 Result~output_o $end
$var wire 1 4 CarryOut~output_o $end
$var wire 1 5 operacao[1]~input_o $end
$var wire 1 6 operacao[0]~input_o $end
$var wire 1 7 inst|Mux1~0_combout $end
$var wire 1 8 Ainvert[0]~input_o $end
$var wire 1 9 a~input_o $end
$var wire 1 : inst4|Selector0~0_combout $end
$var wire 1 ; Ainvert[1]~input_o $end
$var wire 1 < inst4|Out~combout $end
$var wire 1 = CarryIn~input_o $end
$var wire 1 > Binvert[1]~input_o $end
$var wire 1 ? inst2|Out~combout $end
$var wire 1 @ inst|Mux0~0_combout $end
$var wire 1 A inst|Mux0~1_combout $end
$var wire 1 B inst|Out~combout $end
$var wire 1 C inst1|CarryOut~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1 "
0#
b1 $
0%
b0 &
1'
1(
x)
0*
1+
x,
1-
1.
1/
10
01
12
13
14
05
06
17
18
09
1:
0;
1<
0=
0>
1?
1@
1A
1B
1C
$end
#1000000
