Analysis & Synthesis report for scp
Wed May 30 16:26:21 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated
 14. Source assignments for ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated
 15. Source assignments for mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated
 16. Parameter Settings for User Entity Instance: pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: rom_mega:DECODE_ROM|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: ram_mega:RAM|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 30 16:26:21 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; scp                                         ;
; Top-level Entity Name           ; scp                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 95                                          ;
; Total pins                      ; 14                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 562,336                                     ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; scp                ; scp                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; regs/general_reg.v               ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/regs/general_reg.v                                            ;         ;
; scp.bdf                          ; yes             ; User Block Diagram/Schematic File      ; /home/edward/scp/quartus/scp.bdf                                                       ;         ;
; regs/pc_reg.v                    ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/regs/pc_reg.v                                                 ;         ;
; ram/mdr_in_byte_select.v         ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/ram/mdr_in_byte_select.v                                      ;         ;
; ram/mdr_out_byte_shift_reg.v     ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/ram/mdr_out_byte_shift_reg.v                                  ;         ;
; alu/alu.v                        ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/alu/alu.v                                                     ;         ;
; mux/ab_bus_out_mux.v             ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mux/ab_bus_out_mux.v                                          ;         ;
; mux/ab_bus_in_mux.v              ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mux/ab_bus_in_mux.v                                           ;         ;
; mux/decode_addr_mux.v            ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mux/decode_addr_mux.v                                         ;         ;
; decode/decode_split.v            ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/decode/decode_split.v                                         ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File             ; /home/edward/scp/quartus/pll.v                                                         ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/pll/pll_0002.v                                                ; pll     ;
; ../../comp16/manual_clk.v        ; yes             ; User Verilog HDL File                  ; /home/edward/comp16/manual_clk.v                                                       ;         ;
; ram/ram_mega.v                   ; yes             ; User Wizard-Generated File             ; /home/edward/scp/quartus/ram/ram_mega.v                                                ;         ;
; ram/ram_mega_cnts.mif            ; yes             ; User Memory Initialization File        ; /home/edward/scp/quartus/ram/ram_mega_cnts.mif                                         ;         ;
; decode/rom_mega.v                ; yes             ; User Wizard-Generated File             ; /home/edward/scp/quartus/decode/rom_mega.v                                             ;         ;
; mux/mar_mux.v                    ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mux/mar_mux.v                                                 ;         ;
; mux/clk_se.v                     ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mux/clk_se.v                                                  ;         ;
; mmu/page_table_mega.v            ; yes             ; User Wizard-Generated File             ; /home/edward/scp/quartus/mmu/page_table_mega.v                                         ;         ;
; mmu/real_ptb.v                   ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mmu/real_ptb.v                                                ;         ;
; mmu/mmu.bdf                      ; yes             ; User Block Diagram/Schematic File      ; /home/edward/scp/quartus/mmu/mmu.bdf                                                   ;         ;
; mmu/mmu_addr_add.v               ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mmu/mmu_addr_add.v                                            ;         ;
; mmu/mmu_addr_combine.v           ; yes             ; User Verilog HDL File                  ; /home/edward/scp/quartus/mmu/mmu_addr_combine.v                                        ;         ;
; mmu/page_table_mega_cnts.mif     ; yes             ; User Memory Initialization File        ; /home/edward/scp/quartus/mmu/page_table_mega_cnts.mif                                  ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_skh1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/scp/quartus/db/altsyncram_skh1.tdf                                        ;         ;
; decode/rom_mega_cnts.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/edward/scp/quartus/decode/rom_mega_cnts.mif                                      ;         ;
; db/altsyncram_63r2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/scp/quartus/db/altsyncram_63r2.tdf                                        ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/edward/scp/quartus/db/decode_dla.tdf                                             ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/edward/scp/quartus/db/decode_61a.tdf                                             ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/edward/scp/quartus/db/mux_tfb.tdf                                                ;         ;
; db/altsyncram_5mr2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/edward/scp/quartus/db/altsyncram_5mr2.tdf                                        ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 354               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 513               ;
;     -- 7 input functions                    ; 28                ;
;     -- 6 input functions                    ; 166               ;
;     -- 5 input functions                    ; 87                ;
;     -- 4 input functions                    ; 51                ;
;     -- <=3 input functions                  ; 181               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 95                ;
;                                             ;                   ;
; I/O pins                                    ; 14                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 562336            ;
;                                             ;                   ;
; Total DSP Blocks                            ; 1                 ;
;                                             ;                   ;
; Total PLLs                                  ; 3                 ;
;     -- PLLs                                 ; 3                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk_se:inst11|clk ;
; Maximum fan-out                             ; 118               ;
; Total fan-out                               ; 5155              ;
; Average fan-out                             ; 6.91              ;
+---------------------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Entity Name            ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |scp                                         ; 513 (1)             ; 95 (0)                    ; 562336            ; 1          ; 14   ; 0            ; |scp                                                                                                      ; scp                    ; work         ;
;    |alu:inst1|                               ; 263 (263)           ; 16 (16)                   ; 0                 ; 1          ; 0    ; 0            ; |scp|alu:inst1                                                                                            ; alu                    ; work         ;
;    |clk_se:inst11|                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|clk_se:inst11                                                                                        ; clk_se                 ; work         ;
;    |decode_addr_mux:inst8|                   ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|decode_addr_mux:inst8                                                                                ; decode_addr_mux        ; work         ;
;    |general_reg:A_REG|                       ; 34 (34)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|general_reg:A_REG                                                                                    ; general_reg            ; work         ;
;    |general_reg:B_REG|                       ; 34 (34)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|general_reg:B_REG                                                                                    ; general_reg            ; work         ;
;    |manual_clk:inst|                         ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|manual_clk:inst                                                                                      ; manual_clk             ; work         ;
;    |mar_mux:inst6|                           ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|mar_mux:inst6                                                                                        ; mar_mux                ; work         ;
;    |mdr_in_byte_select:inst10|               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|mdr_in_byte_select:inst10                                                                            ; mdr_in_byte_select     ; work         ;
;    |mdr_in_byte_select:inst14|               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|mdr_in_byte_select:inst14                                                                            ; mdr_in_byte_select     ; work         ;
;    |mdr_out_byte_shift_reg:inst2|            ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|mdr_out_byte_shift_reg:inst2                                                                         ; mdr_out_byte_shift_reg ; work         ;
;    |mmu:inst17|                              ; 0 (0)               ; 0 (0)                     ; 160               ; 0          ; 0    ; 0            ; |scp|mmu:inst17                                                                                           ; mmu                    ; work         ;
;       |page_table_mega:minst|                ; 0 (0)               ; 0 (0)                     ; 160               ; 0          ; 0    ; 0            ; |scp|mmu:inst17|page_table_mega:minst                                                                     ; page_table_mega        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 160               ; 0          ; 0    ; 0            ; |scp|mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component                                     ; altsyncram             ; work         ;
;             |altsyncram_5mr2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 160               ; 0          ; 0    ; 0            ; |scp|mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated      ; altsyncram_5mr2        ; work         ;
;    |pc_reg:inst3|                            ; 33 (33)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |scp|pc_reg:inst3                                                                                         ; pc_reg                 ; work         ;
;    |pll:inst9|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|pll:inst9                                                                                            ; pll                    ; pll          ;
;       |pll_0002:pll_inst|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|pll:inst9|pll_0002:pll_inst                                                                          ; pll_0002               ; pll          ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i                                                  ; altera_pll             ; work         ;
;    |ram_mega:RAM|                            ; 48 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |scp|ram_mega:RAM                                                                                         ; ram_mega               ; work         ;
;       |altsyncram:altsyncram_component|      ; 48 (0)              ; 6 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |scp|ram_mega:RAM|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;          |altsyncram_63r2:auto_generated|    ; 48 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |scp|ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated                          ; altsyncram_63r2        ; work         ;
;             |decode_61a:rden_decode_a|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|decode_61a:rden_decode_a ; decode_61a             ; work         ;
;             |decode_61a:rden_decode_b|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|decode_61a:rden_decode_b ; decode_61a             ; work         ;
;             |decode_dla:decode2|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|decode_dla:decode2       ; decode_dla             ; work         ;
;             |mux_tfb:mux4|                   ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |scp|ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|mux_tfb:mux4             ; mux_tfb                ; work         ;
;    |rom_mega:DECODE_ROM|                     ; 0 (0)               ; 0 (0)                     ; 37888             ; 0          ; 0    ; 0            ; |scp|rom_mega:DECODE_ROM                                                                                  ; rom_mega               ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 37888             ; 0          ; 0    ; 0            ; |scp|rom_mega:DECODE_ROM|altsyncram:altsyncram_component                                                  ; altsyncram             ; work         ;
;          |altsyncram_skh1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 37888             ; 0          ; 0    ; 0            ; |scp|rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated                   ; altsyncram_skh1        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; Name                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                            ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+
; mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; ./mmu/page_table_mega_cnts.mif ;
; ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|ALTSYNCRAM                     ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; ./ram/ram_mega_cnts.mif        ;
; rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated|ALTSYNCRAM              ; AUTO ; ROM            ; 1024         ; 40           ; --           ; --           ; 40960  ; decode/rom_mega_cnts.mif       ;
+------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+--------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |scp|rom_mega:DECODE_ROM              ; decode/rom_mega.v     ;
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |scp|pll:inst9                        ; pll.v                 ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |scp|mmu:inst17|page_table_mega:minst ; mmu/page_table_mega.v ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |scp|ram_mega:RAM                     ; ram/ram_mega.v        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 95    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |scp|mdr_out_byte_shift_reg:inst2|val[0]                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |scp|general_reg:A_REG|val[12]                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |scp|general_reg:B_REG|val[0]                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |scp|pc_reg:inst3|val[11]                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |scp|mdr_out_byte_shift_reg:inst2|val[8]                                                                           ;
; 34:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; Yes        ; |scp|alu:inst1|res[9]                                                                                              ;
; 36:1               ; 2 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; Yes        ; |scp|alu:inst1|res[6]                                                                                              ;
; 35:1               ; 2 bits    ; 46 LEs        ; 32 LEs               ; 14 LEs                 ; Yes        ; |scp|alu:inst1|res[14]                                                                                             ;
; 36:1               ; 2 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |scp|alu:inst1|res[2]                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |scp|alu:inst1|ShiftLeft0                                                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |scp|alu:inst1|ShiftLeft0                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |scp|mdr_in_byte_select:inst14|out[2]                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |scp|mar_mux:inst6|mar[2]                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |scp|mdr_in_byte_select:inst10|out[6]                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |scp|ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|mux_tfb:mux4|l3_w5_n0_mux_dataout ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |scp|decode_addr_mux:inst8|addr[6]                                                                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |scp|alu:inst1|Add0                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |scp|alu:inst1|Add0                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 3                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                           ;
; phase_shift1                         ; 8056 ps                ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 50.000000 MHz          ; String                           ;
; phase_shift2                         ; 15000 ps               ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_mega:DECODE_ROM|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------+
; Parameter Name                     ; Value                    ; Type                             ;
+------------------------------------+--------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                          ;
; OPERATION_MODE                     ; ROM                      ; Untyped                          ;
; WIDTH_A                            ; 40                       ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                          ;
; WIDTH_B                            ; 1                        ; Untyped                          ;
; WIDTHAD_B                          ; 1                        ; Untyped                          ;
; NUMWORDS_B                         ; 1                        ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                          ;
; BYTE_SIZE                          ; 8                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                          ;
; INIT_FILE                          ; decode/rom_mega_cnts.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_skh1          ; Untyped                          ;
+------------------------------------+--------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_mega:RAM|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------+
; Parameter Name                     ; Value                   ; Type                       ;
+------------------------------------+-------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT         ; Untyped                    ;
; WIDTH_A                            ; 8                       ; Signed Integer             ;
; WIDTHAD_A                          ; 16                      ; Signed Integer             ;
; NUMWORDS_A                         ; 65536                   ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WIDTH_B                            ; 8                       ; Signed Integer             ;
; WIDTHAD_B                          ; 16                      ; Signed Integer             ;
; NUMWORDS_B                         ; 65536                   ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK0                  ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                  ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                    ;
; BYTE_SIZE                          ; 8                       ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; INIT_FILE                          ; ./ram/ram_mega_cnts.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_63r2         ; Untyped                    ;
+------------------------------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                          ; Type                                    ;
+------------------------------------+--------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                ; Untyped                                 ;
; WIDTH_A                            ; 8                              ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                 ;
; WIDTH_B                            ; 8                              ; Signed Integer                          ;
; WIDTHAD_B                          ; 12                             ; Signed Integer                          ;
; NUMWORDS_B                         ; 4096                           ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK0                         ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                         ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                              ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                 ;
; BYTE_SIZE                          ; 8                              ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                 ;
; INIT_FILE                          ; ./mmu/page_table_mega_cnts.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                         ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                         ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_5mr2                ; Untyped                                 ;
+------------------------------------+--------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                ;
; Entity Instance                           ; rom_mega:DECODE_ROM|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 40                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; ram_mega:RAM|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 65536                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 95                          ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 56                          ;
;     SCLR              ; 8                           ;
;     plain             ; 23                          ;
; arriav_lcell_comb     ; 513                         ;
;     arith             ; 89                          ;
;         1 data inputs ; 43                          ;
;         2 data inputs ; 30                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 2                           ;
;     extend            ; 28                          ;
;         7 data inputs ; 28                          ;
;     normal            ; 396                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 37                          ;
;         5 data inputs ; 85                          ;
;         6 data inputs ; 166                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 14                          ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 106                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May 30 16:25:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scp -c scp
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file IO/prgm_rom/prgm_rom_io.bdf
    Info (12023): Found entity 1: prgm_rom_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/prgm_rom/prgm_rom.v
    Info (12023): Found entity 1: prmg_rom File: /home/edward/scp/quartus/IO/prgm_rom/prgm_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/ps2/ps2_to_ascii.v
    Info (12023): Found entity 1: ps2_to_ascii File: /home/edward/scp/quartus/IO/ps2/ps2_to_ascii.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file IO/ps2/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: /home/edward/scp/quartus/IO/ps2/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: /home/edward/scp/quartus/IO/ps2/ps2_keyboard.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file IO/ps2/ps2_io.bdf
    Info (12023): Found entity 1: ps2_io
Warning (10463): Verilog HDL Declaration warning at ps2_fifo.v(3): "new" is SystemVerilog-2005 keyword File: /home/edward/scp/quartus/IO/ps2/ps2_fifo.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/ps2/ps2_fifo.v
    Info (12023): Found entity 1: ps2_fifo File: /home/edward/scp/quartus/IO/ps2/ps2_fifo.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file IO/ps2/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: /home/edward/scp/quartus/IO/ps2/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: /home/edward/scp/quartus/IO/ps2/debounce.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file IO/time/timer.v
    Info (12023): Found entity 1: timer File: /home/edward/scp/quartus/IO/time/timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/time/time_io.bdf
    Info (12023): Found entity 1: time_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uartRecFIFO.v
    Info (12023): Found entity 1: uartRecFIFO File: /home/edward/scp/quartus/IO/uart/uartRecFIFO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uart_io.bdf
    Info (12023): Found entity 1: uart_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/uart.v
    Info (12023): Found entity 1: uart File: /home/edward/scp/quartus/IO/uart/uart.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/transmitter.v
    Info (12023): Found entity 1: transmitter File: /home/edward/scp/quartus/IO/uart/transmitter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/receiver.v
    Info (12023): Found entity 1: receiver File: /home/edward/scp/quartus/IO/uart/receiver.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file IO/uart/baud_rate_gen.v
    Info (12023): Found entity 1: baud_rate_gen File: /home/edward/scp/quartus/IO/uart/baud_rate_gen.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/vgaText.v
    Info (12023): Found entity 1: vgaTextGen File: /home/edward/scp/quartus/IO/vga/vgaText.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/vga_io.bdf
    Info (12023): Found entity 1: vga_io
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/vga_controller.v
    Info (12023): Found entity 1: VGA_controller File: /home/edward/scp/quartus/IO/vga/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/vga/txt_col.v
    Info (12023): Found entity 1: txt_col File: /home/edward/scp/quartus/IO/vga/txt_col.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file IO/io_port.v
    Info (12023): Found entity 1: io_port File: /home/edward/scp/quartus/IO/io_port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regs/general_reg.v
    Info (12023): Found entity 1: general_reg File: /home/edward/scp/quartus/regs/general_reg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file scp.bdf
    Info (12023): Found entity 1: scp
Info (12021): Found 1 design units, including 1 entities, in source file regs/pc_reg.v
    Info (12023): Found entity 1: pc_reg File: /home/edward/scp/quartus/regs/pc_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regs/sp_reg.v
    Info (12023): Found entity 1: sp_reg File: /home/edward/scp/quartus/regs/sp_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram/mdr_in_byte_select.v
    Info (12023): Found entity 1: mdr_in_byte_select File: /home/edward/scp/quartus/ram/mdr_in_byte_select.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram/mdr_out_byte_shift_reg.v
    Info (12023): Found entity 1: mdr_out_byte_shift_reg File: /home/edward/scp/quartus/ram/mdr_out_byte_shift_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.v
    Info (12023): Found entity 1: alu File: /home/edward/scp/quartus/alu/alu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/ab_bus_out_mux.v
    Info (12023): Found entity 1: ab_bus_out_mux File: /home/edward/scp/quartus/mux/ab_bus_out_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/ab_bus_in_mux.v
    Info (12023): Found entity 1: ab_bus_in_mux File: /home/edward/scp/quartus/mux/ab_bus_in_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/mux_3_inputs.v
    Info (12023): Found entity 1: mux_3_inputs File: /home/edward/scp/quartus/mux/mux_3_inputs.v Line: 2
Warning (12019): Can't analyze file -- file ram/mmu.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file regs/ir_reg.v
    Info (12023): Found entity 1: ir_reg File: /home/edward/scp/quartus/regs/ir_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regs/bp_reg.v
    Info (12023): Found entity 1: bp_reg File: /home/edward/scp/quartus/regs/bp_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram/ram.v
    Info (12023): Found entity 1: ram File: /home/edward/scp/quartus/ram/ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regs/io_regs.v
    Info (12023): Found entity 1: io_regs File: /home/edward/scp/quartus/regs/io_regs.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regs/sys_privilage_reg.v
    Info (12023): Found entity 1: sys_privilage_reg File: /home/edward/scp/quartus/regs/sys_privilage_reg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/decode_addr_mux.v
    Info (12023): Found entity 1: decode_addr_mux File: /home/edward/scp/quartus/mux/decode_addr_mux.v Line: 1
Warning (12019): Can't analyze file -- file ram/decode_rom.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file decode/decode_split.v
    Info (12023): Found entity 1: decode_split File: /home/edward/scp/quartus/decode/decode_split.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/edward/scp/quartus/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/edward/scp/quartus/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decode/rom_wait_for_falling_edge.v
    Info (12023): Found entity 1: rom_wait_for_falling_edge File: /home/edward/scp/quartus/decode/rom_wait_for_falling_edge.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/edward/comp16/manual_clk.v
    Info (12023): Found entity 1: manual_clk File: /home/edward/comp16/manual_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram/ram_mega.v
    Info (12023): Found entity 1: ram_mega File: /home/edward/scp/quartus/ram/ram_mega.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file decode/rom_mega.v
    Info (12023): Found entity 1: rom_mega File: /home/edward/scp/quartus/decode/rom_mega.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux/mar_mux.v
    Info (12023): Found entity 1: mar_mux File: /home/edward/scp/quartus/mux/mar_mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux/clk_se.v
    Info (12023): Found entity 1: clk_se File: /home/edward/scp/quartus/mux/clk_se.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mmu/page_table_mega.v
    Info (12023): Found entity 1: page_table_mega File: /home/edward/scp/quartus/mmu/page_table_mega.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mmu/real_ptb.v
    Info (12023): Found entity 1: real_ptb File: /home/edward/scp/quartus/mmu/real_ptb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mmu/mmu.bdf
    Info (12023): Found entity 1: mmu
Info (12021): Found 1 design units, including 1 entities, in source file mmu/mmu_addr_add.v
    Info (12023): Found entity 1: mmu_addr_add File: /home/edward/scp/quartus/mmu/mmu_addr_add.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mmu/mmu_addr_combine.v
    Info (12023): Found entity 1: mmu_addr_combine File: /home/edward/scp/quartus/mmu/mmu_addr_combine.v Line: 1
Info (12127): Elaborating entity "scp" for the top level hierarchy
Info (12128): Elaborating entity "mdr_in_byte_select" for hierarchy "mdr_in_byte_select:inst10"
Info (12128): Elaborating entity "ab_bus_in_mux" for hierarchy "ab_bus_in_mux:inst12"
Info (12128): Elaborating entity "general_reg" for hierarchy "general_reg:B_REG"
Warning (10230): Verilog HDL assignment warning at general_reg.v(28): truncated value with size 32 to match size of target (16) File: /home/edward/scp/quartus/regs/general_reg.v Line: 28
Warning (10230): Verilog HDL assignment warning at general_reg.v(31): truncated value with size 32 to match size of target (16) File: /home/edward/scp/quartus/regs/general_reg.v Line: 31
Info (12128): Elaborating entity "clk_se" for hierarchy "clk_se:inst11"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst9"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst9|pll_0002:pll_inst" File: /home/edward/scp/quartus/pll.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/edward/scp/quartus/pll/pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/edward/scp/quartus/pll/pll_0002.v Line: 91
Info (12133): Instantiated megafunction "pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/edward/scp/quartus/pll/pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "8056 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "15000 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "manual_clk" for hierarchy "manual_clk:inst"
Warning (10230): Verilog HDL assignment warning at manual_clk.v(11): truncated value with size 32 to match size of target (8) File: /home/edward/comp16/manual_clk.v Line: 11
Info (12128): Elaborating entity "rom_mega" for hierarchy "rom_mega:DECODE_ROM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_mega:DECODE_ROM|altsyncram:altsyncram_component" File: /home/edward/scp/quartus/decode/rom_mega.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom_mega:DECODE_ROM|altsyncram:altsyncram_component" File: /home/edward/scp/quartus/decode/rom_mega.v Line: 81
Info (12133): Instantiated megafunction "rom_mega:DECODE_ROM|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/scp/quartus/decode/rom_mega.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "decode/rom_mega_cnts.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skh1.tdf
    Info (12023): Found entity 1: altsyncram_skh1 File: /home/edward/scp/quartus/db/altsyncram_skh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_skh1" for hierarchy "rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated" File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "decode_addr_mux" for hierarchy "decode_addr_mux:inst8"
Info (12128): Elaborating entity "ram_mega" for hierarchy "ram_mega:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_mega:RAM|altsyncram:altsyncram_component" File: /home/edward/scp/quartus/ram/ram_mega.v Line: 97
Info (12130): Elaborated megafunction instantiation "ram_mega:RAM|altsyncram:altsyncram_component" File: /home/edward/scp/quartus/ram/ram_mega.v Line: 97
Info (12133): Instantiated megafunction "ram_mega:RAM|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/scp/quartus/ram/ram_mega.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./ram/ram_mega_cnts.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_63r2.tdf
    Info (12023): Found entity 1: altsyncram_63r2 File: /home/edward/scp/quartus/db/altsyncram_63r2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_63r2" for hierarchy "ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated" File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: /home/edward/scp/quartus/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|decode_dla:decode2" File: /home/edward/scp/quartus/db/altsyncram_63r2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: /home/edward/scp/quartus/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|decode_61a:rden_decode_a" File: /home/edward/scp/quartus/db/altsyncram_63r2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: /home/edward/scp/quartus/db/mux_tfb.tdf Line: 22
Info (12128): Elaborating entity "mux_tfb" for hierarchy "ram_mega:RAM|altsyncram:altsyncram_component|altsyncram_63r2:auto_generated|mux_tfb:mux4" File: /home/edward/scp/quartus/db/altsyncram_63r2.tdf Line: 52
Info (12128): Elaborating entity "mmu" for hierarchy "mmu:inst17"
Info (12128): Elaborating entity "mmu_addr_combine" for hierarchy "mmu:inst17|mmu_addr_combine:minst4"
Info (12128): Elaborating entity "page_table_mega" for hierarchy "mmu:inst17|page_table_mega:minst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component" File: /home/edward/scp/quartus/mmu/page_table_mega.v Line: 97
Info (12130): Elaborated megafunction instantiation "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component" File: /home/edward/scp/quartus/mmu/page_table_mega.v Line: 97
Info (12133): Instantiated megafunction "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component" with the following parameter: File: /home/edward/scp/quartus/mmu/page_table_mega.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./mmu/page_table_mega_cnts.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5mr2.tdf
    Info (12023): Found entity 1: altsyncram_5mr2 File: /home/edward/scp/quartus/db/altsyncram_5mr2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5mr2" for hierarchy "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated" File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mmu_addr_add" for hierarchy "mmu:inst17|mmu_addr_add:minst2"
Info (12128): Elaborating entity "real_ptb" for hierarchy "mmu:inst17|real_ptb:minst1"
Info (12128): Elaborating entity "mar_mux" for hierarchy "mar_mux:inst6"
Info (12128): Elaborating entity "ab_bus_out_mux" for hierarchy "ab_bus_out_mux:inst13"
Info (12128): Elaborating entity "mdr_out_byte_shift_reg" for hierarchy "mdr_out_byte_shift_reg:inst2"
Warning (10230): Verilog HDL assignment warning at mdr_out_byte_shift_reg.v(19): truncated value with size 32 to match size of target (16) File: /home/edward/scp/quartus/ram/mdr_out_byte_shift_reg.v Line: 19
Info (12128): Elaborating entity "alu" for hierarchy "alu:inst1"
Warning (10764): Verilog HDL warning at alu.v(21): converting signed shift amount to unsigned File: /home/edward/scp/quartus/alu/alu.v Line: 21
Warning (10230): Verilog HDL assignment warning at alu.v(39): truncated value with size 24 to match size of target (16) File: /home/edward/scp/quartus/alu/alu.v Line: 39
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:inst3"
Warning (10230): Verilog HDL assignment warning at pc_reg.v(19): truncated value with size 32 to match size of target (16) File: /home/edward/scp/quartus/regs/pc_reg.v Line: 19
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated|q_a[5]" File: /home/edward/scp/quartus/db/altsyncram_5mr2.tdf Line: 215
        Warning (14320): Synthesized away node "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated|q_a[6]" File: /home/edward/scp/quartus/db/altsyncram_5mr2.tdf Line: 250
        Warning (14320): Synthesized away node "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated|q_a[7]" File: /home/edward/scp/quartus/db/altsyncram_5mr2.tdf Line: 285
        Warning (14320): Synthesized away node "rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated|q_a[37]" File: /home/edward/scp/quartus/db/altsyncram_skh1.tdf Line: 811
        Warning (14320): Synthesized away node "rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated|q_a[38]" File: /home/edward/scp/quartus/db/altsyncram_skh1.tdf Line: 832
        Warning (14320): Synthesized away node "rom_mega:DECODE_ROM|altsyncram:altsyncram_component|altsyncram_skh1:auto_generated|q_a[39]" File: /home/edward/scp/quartus/db/altsyncram_skh1.tdf Line: 853
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk_se:inst11|clk File: /home/edward/scp/quartus/mux/clk_se.v Line: 8
    Warning (19017): Found clock multiplexer clk_se:inst11|clk_delayed File: /home/edward/scp/quartus/mux/clk_se.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "mmu:inst17|page_table_mega:minst|altsyncram:altsyncram_component|altsyncram_5mr2:auto_generated|ALTSYNCRAM" File: /home/edward/scp/quartus/db/altsyncram_5mr2.tdf Line: 34
Info (144001): Generated suppressed messages file /home/edward/scp/quartus/output_files/scp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:inst9|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/edward/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (21057): Implemented 643 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 519 logic cells
    Info (21064): Implemented 106 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 1120 megabytes
    Info: Processing ended: Wed May 30 16:26:21 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:50


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/edward/scp/quartus/output_files/scp.map.smsg.


