

================================================================
== Vivado HLS Report for 'inverter'
================================================================
* Date:           Tue Nov 21 08:07:56 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        inverter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.248 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     16|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     33|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|     49|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |m_axis_video_TDATA_int  |  select  |      0|  0|   8|           1|           8|
    |xor_ln214_fu_141_p2     |    xor   |      0|  0|   8|           8|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  16|           9|          10|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |m_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    |s_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  33|          7|    3|          7|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+---------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none |        inverter       | return value |
|ap_rst_n             |  in |    1| ap_ctrl_none |        inverter       | return value |
|s_axis_video_TDATA   |  in |    8|     axis     | s_axis_video_V_data_V |    pointer   |
|s_axis_video_TVALID  |  in |    1|     axis     | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TREADY  | out |    1|     axis     | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TDEST   |  in |    1|     axis     | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TKEEP   |  in |    1|     axis     | s_axis_video_V_keep_V |    pointer   |
|s_axis_video_TSTRB   |  in |    1|     axis     | s_axis_video_V_strb_V |    pointer   |
|s_axis_video_TUSER   |  in |    1|     axis     | s_axis_video_V_user_V |    pointer   |
|s_axis_video_TLAST   |  in |    1|     axis     | s_axis_video_V_last_V |    pointer   |
|s_axis_video_TID     |  in |    1|     axis     |  s_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDATA   | out |    8|     axis     | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID  | out |    1|     axis     | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY  |  in |    1|     axis     | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST   | out |    1|     axis     | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP   | out |    1|     axis     | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB   | out |    1|     axis     | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER   | out |    1|     axis     | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST   | out |    1|     axis     | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID     | out |    1|     axis     |  m_axis_video_V_id_V  |    pointer   |
|VidOrig_nVideoInv_V  |  in |    1|    ap_none   |  VidOrig_nVideoInv_V  |    scalar    |
+---------------------+-----+-----+--------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%VidOrig_nVideoInv_V_s = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %VidOrig_nVideoInv_V)"   --->   Operation 3 'read' 'VidOrig_nVideoInv_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V)" [inverter/inverter.cpp:12]   --->   Operation 4 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 0" [inverter/inverter.cpp:12]   --->   Operation 5 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 1" [inverter/inverter.cpp:12]   --->   Operation 6 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 2" [inverter/inverter.cpp:12]   --->   Operation 7 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 3" [inverter/inverter.cpp:12]   --->   Operation 8 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 4" [inverter/inverter.cpp:12]   --->   Operation 9 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 5" [inverter/inverter.cpp:12]   --->   Operation 10 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty, 6" [inverter/inverter.cpp:12]   --->   Operation 11 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V_1)   --->   "%xor_ln214 = xor i8 %tmp_data_V, -1" [inverter/inverter.cpp:14]   --->   Operation 12 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_data_V_1 = select i1 %VidOrig_nVideoInv_V_s, i8 %xor_ln214, i8 %tmp_data_V" [inverter/inverter.cpp:13]   --->   Operation 13 'select' 'tmp_data_V_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %tmp_data_V_1, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [inverter/inverter.cpp:16]   --->   Operation 14 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s_axis_video_V_data_V), !map !64"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_keep_V), !map !68"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_strb_V), !map !72"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_user_V), !map !76"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_last_V), !map !80"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_id_V), !map !84"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_video_V_dest_V), !map !88"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !92"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !96"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !100"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !104"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !108"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !112"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !116"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %VidOrig_nVideoInv_V), !map !120"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @inverter_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [inverter/inverter.cpp:8]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s_axis_video_V_data_V, i1* %s_axis_video_V_keep_V, i1* %s_axis_video_V_strb_V, i1* %s_axis_video_V_user_V, i1* %s_axis_video_V_last_V, i1* %s_axis_video_V_id_V, i1* %s_axis_video_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [inverter/inverter.cpp:8]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [inverter/inverter.cpp:9]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %tmp_data_V_1, i1 %tmp_keep_V, i1 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [inverter/inverter.cpp:16]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [inverter/inverter.cpp:17]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ VidOrig_nVideoInv_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
VidOrig_nVideoInv_V_s (read         ) [ 000]
empty                 (read         ) [ 000]
tmp_data_V            (extractvalue ) [ 000]
tmp_keep_V            (extractvalue ) [ 001]
tmp_strb_V            (extractvalue ) [ 001]
tmp_user_V            (extractvalue ) [ 001]
tmp_last_V            (extractvalue ) [ 001]
tmp_id_V              (extractvalue ) [ 001]
tmp_dest_V            (extractvalue ) [ 001]
xor_ln214             (xor          ) [ 000]
tmp_data_V_1          (select       ) [ 001]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
specbitsmap_ln0       (specbitsmap  ) [ 000]
spectopmodule_ln0     (spectopmodule) [ 000]
specinterface_ln8     (specinterface) [ 000]
specinterface_ln8     (specinterface) [ 000]
specinterface_ln9     (specinterface) [ 000]
write_ln16            (write        ) [ 000]
ret_ln17              (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="VidOrig_nVideoInv_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VidOrig_nVideoInv_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inverter_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="VidOrig_nVideoInv_V_s_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="VidOrig_nVideoInv_V_s/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="empty_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="14" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="1" slack="0"/>
<pin id="69" dir="0" index="4" bw="1" slack="0"/>
<pin id="70" dir="0" index="5" bw="1" slack="0"/>
<pin id="71" dir="0" index="6" bw="1" slack="0"/>
<pin id="72" dir="0" index="7" bw="1" slack="0"/>
<pin id="73" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="1" slack="0"/>
<pin id="90" dir="0" index="7" bw="1" slack="0"/>
<pin id="91" dir="0" index="8" bw="8" slack="0"/>
<pin id="92" dir="0" index="9" bw="1" slack="0"/>
<pin id="93" dir="0" index="10" bw="1" slack="0"/>
<pin id="94" dir="0" index="11" bw="1" slack="0"/>
<pin id="95" dir="0" index="12" bw="1" slack="0"/>
<pin id="96" dir="0" index="13" bw="1" slack="0"/>
<pin id="97" dir="0" index="14" bw="1" slack="0"/>
<pin id="98" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_data_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_keep_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_strb_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_user_V_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_last_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_id_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_dest_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="xor_ln214_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln214/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_V_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_keep_V_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_strb_V_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_user_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_last_V_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_id_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_dest_V_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_data_V_1_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="64" pin=4"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="64" pin=5"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="64" pin=6"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="64" pin=7"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="110"><net_src comp="64" pin="8"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="64" pin="8"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="82" pin=9"/></net>

<net id="119"><net_src comp="64" pin="8"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="82" pin=10"/></net>

<net id="124"><net_src comp="64" pin="8"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="82" pin=11"/></net>

<net id="129"><net_src comp="64" pin="8"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="82" pin=12"/></net>

<net id="134"><net_src comp="64" pin="8"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="82" pin=13"/></net>

<net id="139"><net_src comp="64" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="82" pin=14"/></net>

<net id="145"><net_src comp="107" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="58" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="107" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="82" pin=8"/></net>

<net id="159"><net_src comp="111" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="82" pin=9"/></net>

<net id="164"><net_src comp="116" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="82" pin=10"/></net>

<net id="169"><net_src comp="121" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="82" pin=11"/></net>

<net id="174"><net_src comp="126" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="82" pin=12"/></net>

<net id="179"><net_src comp="131" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="82" pin=13"/></net>

<net id="184"><net_src comp="136" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="82" pin=14"/></net>

<net id="189"><net_src comp="147" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="82" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {2 }
	Port: m_axis_video_V_keep_V | {2 }
	Port: m_axis_video_V_strb_V | {2 }
	Port: m_axis_video_V_user_V | {2 }
	Port: m_axis_video_V_last_V | {2 }
	Port: m_axis_video_V_id_V | {2 }
	Port: m_axis_video_V_dest_V | {2 }
 - Input state : 
	Port: inverter : s_axis_video_V_data_V | {1 }
	Port: inverter : s_axis_video_V_keep_V | {1 }
	Port: inverter : s_axis_video_V_strb_V | {1 }
	Port: inverter : s_axis_video_V_user_V | {1 }
	Port: inverter : s_axis_video_V_last_V | {1 }
	Port: inverter : s_axis_video_V_id_V | {1 }
	Port: inverter : s_axis_video_V_dest_V | {1 }
	Port: inverter : VidOrig_nVideoInv_V | {1 }
  - Chain level:
	State 1
		xor_ln214 : 1
		tmp_data_V_1 : 1
		write_ln16 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln214_fu_141         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|  select  |        tmp_data_V_1_fu_147       |    0    |    8    |
|----------|----------------------------------|---------|---------|
|   read   | VidOrig_nVideoInv_V_s_read_fu_58 |    0    |    0    |
|          |         empty_read_fu_64         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |          grp_write_fu_82         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         tmp_data_V_fu_107        |    0    |    0    |
|          |         tmp_keep_V_fu_111        |    0    |    0    |
|          |         tmp_strb_V_fu_116        |    0    |    0    |
|extractvalue|         tmp_user_V_fu_121        |    0    |    0    |
|          |         tmp_last_V_fu_126        |    0    |    0    |
|          |          tmp_id_V_fu_131         |    0    |    0    |
|          |         tmp_dest_V_fu_136        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    16   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|tmp_data_V_1_reg_186|    8   |
| tmp_dest_V_reg_181 |    1   |
|  tmp_id_V_reg_176  |    1   |
| tmp_keep_V_reg_156 |    1   |
| tmp_last_V_reg_171 |    1   |
| tmp_strb_V_reg_161 |    1   |
| tmp_user_V_reg_166 |    1   |
+--------------------+--------+
|        Total       |   14   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p8  |   2  |   8  |   16   ||    9    |
| grp_write_fu_82 |  p9  |   2  |   1  |    2   ||    9    |
| grp_write_fu_82 |  p10 |   2  |   1  |    2   ||    9    |
| grp_write_fu_82 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_82 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_82 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_82 |  p14 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   28   ||  12.383 ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   16   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   14   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   14   |   79   |
+-----------+--------+--------+--------+
