<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: scb.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('scb_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">scb.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="scb_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (C) 2010 Piotr Esden-Tempski &lt;piotr@esden.net&gt;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright (C) 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_SCB_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define LIBOPENCM3_SCB_H</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * @defgroup cm_scb Cortex-M System Control Block</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * @ingroup CM3_defines</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="cm3_2memorymap_8h.html">libopencm3/cm3/memorymap.h</a>&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/** @defgroup cm_scb_registers SCB Registers</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * @ingroup cm_scb</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/** CPUID: CPUID base register */</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gad6f841a4188701c78b4fbefc4dcd1cb6">   38</a></span>&#160;<span class="preprocessor">#define SCB_CPUID                               MMIO32(SCB_BASE + 0x00)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/** ICSR: Interrupt Control State Register */</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga7f8564488243827944de74c4db24b732">   41</a></span>&#160;<span class="preprocessor">#define SCB_ICSR                                MMIO32(SCB_BASE + 0x04)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/** VTOR: Vector Table Offset Register */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga4b62b78bccb6fe6afabe8f4969f58908">   44</a></span>&#160;<span class="preprocessor">#define SCB_VTOR                                MMIO32(SCB_BASE + 0x08)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/** AIRCR: Application Interrupt and Reset Control Register */</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gafb55c4d149b907fe569a1d8bb31cade1">   47</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR                               MMIO32(SCB_BASE + 0x0C)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/** SCR: System Control Register */</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga046351cf4159d1e8953730326c31ec5c">   50</a></span>&#160;<span class="preprocessor">#define SCB_SCR                                 MMIO32(SCB_BASE + 0x10)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/** CCR: Configuration Control Register */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga899566f16668d16cc5f7c7a1e9025bdd">   53</a></span>&#160;<span class="preprocessor">#define SCB_CCR                                 MMIO32(SCB_BASE + 0x14)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/** SHP: System Handler Priority Registers.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * Note: 12 8bit registers</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gaee9878a9669b283c7a8b6cba2d32c2cc">   58</a></span>&#160;<span class="preprocessor">#define SCB_SHPR(shpr_id)                       MMIO8(SCB_BASE + 0x18 + (shpr_id))</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gaf09aa434b2e83324ecf55cc2688ee163">   59</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1                               MMIO32(SCB_BASE + 0x18)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga8ae524551cd0a9cee2b7e4484d926c5a">   60</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2                               MMIO32(SCB_BASE + 0x1C)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gac0a168427d861c6175c07a2da89bca40">   61</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3                               MMIO32(SCB_BASE + 0x20)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/** SHCSR: System Handler Control and State Register */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga00f70fc0cb709999835d54fb1a8d4112">   64</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR                               MMIO32(SCB_BASE + 0x24)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/** DFSR: Debug Fault Status Register */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gae3a7746f39eaa9eb3cd867d1dc327c8b">   67</a></span>&#160;<span class="preprocessor">#define SCB_DFSR                                MMIO32(SCB_BASE + 0x30)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/** CFSR: Configurable Fault Status Registers */</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga9de697fb8d981532e8c91feca864ff42">   72</a></span>&#160;<span class="preprocessor">#define SCB_CFSR                                MMIO32(SCB_BASE + 0x28)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/** HFSR: Hard Fault Status Register */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gaf8ffd3e54cbb7642101d979bd91cfa25">   75</a></span>&#160;<span class="preprocessor">#define SCB_HFSR                                MMIO32(SCB_BASE + 0x2C)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/** MMFAR: Memory Manage Fault Address Register */</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga1fc21962567cb3e1c6ac552ed3068091">   78</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR                               MMIO32(SCB_BASE + 0x34)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/** BFAR: Bus Fault Address Register */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gaee532e1c3e3c27881a564b9a63f036cd">   81</a></span>&#160;<span class="preprocessor">#define SCB_BFAR                                MMIO32(SCB_BASE + 0x38)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/** AFSR: Auxiliary Fault Status Register */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga16a8b546ae510f0d470908e8ac913d11">   84</a></span>&#160;<span class="preprocessor">#define SCB_AFSR                                MMIO32(SCB_BASE + 0x3C)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/** ID_PFR0: Processor Feature Register 0 */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gabb4aec31c81c4cf59816234474d53968">   87</a></span>&#160;<span class="preprocessor">#define SCB_ID_PFR0                             MMIO32(SCB_BASE + 0x40)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/** ID_PFR1: Processor Feature Register 1 */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga652d3678bfc3624b12fc9ab337f9e92f">   90</a></span>&#160;<span class="preprocessor">#define SCB_ID_PFR1                             MMIO32(SCB_BASE + 0x44)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/** ID_DFR0: Debug Features Register 0 */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gae3f746e1941325f6f13bf7f24bec4385">   93</a></span>&#160;<span class="preprocessor">#define SCB_ID_DFR0                             MMIO32(SCB_BASE + 0x48)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/** ID_AFR0: Auxiliary Features Register 0 */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gacacd68a9742968aab66b9e5f56bfccc9">   96</a></span>&#160;<span class="preprocessor">#define SCB_ID_AFR0                             MMIO32(SCB_BASE + 0x4C)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/** ID_MMFR0: Memory Model Feature Register 0 */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga6b3332030fbc2e6c6964dbdd036bc471">   99</a></span>&#160;<span class="preprocessor">#define SCB_ID_MMFR0                            MMIO32(SCB_BASE + 0x50)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/** ID_MMFR1: Memory Model Feature Register 1 */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga47e8fa15a89654c071655c53ba9edccf">  102</a></span>&#160;<span class="preprocessor">#define SCB_ID_MMFR1                            MMIO32(SCB_BASE + 0x54)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/** ID_MMFR2: Memory Model Feature Register 2 */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga1280e7c5ca39d74ed2277ff76dcd86c7">  105</a></span>&#160;<span class="preprocessor">#define SCB_ID_MMFR2                            MMIO32(SCB_BASE + 0x58)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/** ID_MMFR3: Memory Model Feature Register 3 */</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gadacaf281d1916e7a14c8834f17df8144">  108</a></span>&#160;<span class="preprocessor">#define SCB_ID_MMFR3                            MMIO32(SCB_BASE + 0x5C)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/** ID_ISAR0: Instruction Set Attributes Register 0 */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gabd96a022649feaff74655986cbe594e3">  111</a></span>&#160;<span class="preprocessor">#define SCB_ID_ISAR0                            MMIO32(SCB_BASE + 0x60)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/** ID_ISAR1: Instruction Set Attributes Register 1 */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga2ddd913cbe2d5db7031a2d878c863aa3">  114</a></span>&#160;<span class="preprocessor">#define SCB_ID_ISAR1                            MMIO32(SCB_BASE + 0x64)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/** ID_ISAR2: Instruction Set Attributes Register 2 */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gafc5bda8d0a598d6dc3e61005ee5bcf71">  117</a></span>&#160;<span class="preprocessor">#define SCB_ID_ISAR2                            MMIO32(SCB_BASE + 0x68)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/** ID_ISAR3: Instruction Set Attributes Register 3 */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga62d56983c5aa659e5793906385aa5dc1">  120</a></span>&#160;<span class="preprocessor">#define SCB_ID_ISAR3                            MMIO32(SCB_BASE + 0x6C)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/** ID_ISAR4: Instruction Set Attributes Register 4 */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gaa554ed9c5bdac5f237f9005a9973eaaa">  123</a></span>&#160;<span class="preprocessor">#define SCB_ID_ISAR4                            MMIO32(SCB_BASE + 0x70)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/** CPACR: Coprocessor Access Control Register */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gaa1677b86fc9699414925aeca46baac9a">  126</a></span>&#160;<span class="preprocessor">#define SCB_CPACR                               MMIO32(SCB_BASE + 0x88)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/** FPCCR: Floating-Point Context Control Register */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga2dedfeb9f0d103f0770bfaee423b9b17">  129</a></span>&#160;<span class="preprocessor">#define SCB_FPCCR                               MMIO32(SCB_BASE + 0x234)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/** FPCAR: Floating-Point Context Address Register */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gaf8ddf0d9521ba02283056c087b7dd1c1">  132</a></span>&#160;<span class="preprocessor">#define SCB_FPCAR                               MMIO32(SCB_BASE + 0x238)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/** FPDSCR: Floating-Point Default Status Control Register */</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#gad454e6232fc0e7a89ef4567bd42c8245">  135</a></span>&#160;<span class="preprocessor">#define SCB_FPDSCR                              MMIO32(SCB_BASE + 0x23C)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/** MVFR0: Media and Floating-Point Feature Register 0 */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga55624b15ac26d61540ea481260128205">  138</a></span>&#160;<span class="preprocessor">#define SCB_MVFR0                               MMIO32(SCB_BASE + 0x240)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/** MVFR1: Media and Floating-Point Feature Register 1 */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__cm__scb__registers.html#ga65a64f9f08aae0d6995d741ce8211a85">  141</a></span>&#160;<span class="preprocessor">#define SCB_MVFR1                               MMIO32(SCB_BASE + 0x244)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* --- SCB values ---------------------------------------------------------- */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> * @defgroup cm3_scb_cpuid_values SCB_CPUID Values</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/** Implementer[31:24]: Implementer code */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga47c12d59106f05ad49c0b14ca2d313c7">  153</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_LSB       24</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga07d13461f7ac56baf2bc2005f49b08c9">  154</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER           (0xFF &lt;&lt; SCB_CPUID_IMPLEMENTER_LSB)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/** Variant[23:20]: Variant number */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#gab5f00dc50a8de58ec563d87300957773">  156</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_LSB           20</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga2918ac8b94d21ece6e60d8e57466b3ac">  157</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT               (0xF &lt;&lt; SCB_CPUID_VARIANT_LSB)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/** Constant[19:16]</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * Reads as 0xF (ARMv7-M) M3, M4</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * Reads as 0xC (ARMv6-M) M0, M0+</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga69928ea936e108d9a57d5a1604578a76">  162</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_CONSTANT_LSB          16</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga8590aaf8454c63e4cae33caea07e0b01">  163</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_CONSTANT              (0xF &lt;&lt; SCB_CPUID_CONSTANT_LSB)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga62373802bfe1b94ea8acbc282be5b1dd">  164</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_CONSTANT_ARMV6        (0xC &lt;&lt; SCB_CPUID_CONSTANT_LSB)</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga8c2a2c7833103aad36c175506c24fba5">  165</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_CONSTANT_ARMV7        (0xF &lt;&lt; SCB_CPUID_CONSTANT_LSB)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/** PartNo[15:4]: Part number of the processor */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga0f8e02abde5c1eddf2a08b45890d4b74">  168</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_LSB            4</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga550badbbe87c076419c0cc1c914b6d3c">  169</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO                (0xFFF &lt;&lt; SCB_CPUID_PARTNO_LSB)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/** Revision[3:0]: Revision number */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#gae78b5b55733d4de5e3c0775a0696926f">  171</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_LSB                  0</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__cm3__scb__cpuid__values.html#ga8d41122756e2a2a01f07f5863312a0b3">  172</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION              (0xF &lt;&lt; SCB_CPUID_REVISION_LSB)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * @defgroup cm3_scb_icsr_values SCB_ICSR Values</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/** NMIPENDSET: NMI set-pending bit */</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga0a7d69b63652f05f4ff9b72d110dec7a">  180</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET             (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* Bits [30:29]: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/** PENDSVSET: PendSV set-pending bit */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga4d08b3c1bd96c4c12dddd25aea063e35">  183</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET              (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/** PENDSVCLR: PendSV clear-pending bit */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">  185</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR              (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/** PENDSTSET: SysTick exception set-pending bit */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga1208f2e1fba16f8ce1fd533f48228898">  187</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET              (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/** PENDSTCLR: SysTick exception clear-pending bit */</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga739c687961a5555b6a3903b617461892">  189</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR              (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* Bit 24: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/** Bit 23: reserved for debug - reads as 0 when not in debug mode */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga699279156aae0333110fe24a5e4e3d21">  192</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT             (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/** ISRPENDING: Interrupt pending flag, excluding NMI and Faults */</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">  194</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING             (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/** VECTPENDING[21:12] Pending vector */</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#gabbb04e3b21a113317ee838c58cab4da7">  196</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_LSB        12</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga91ba96d4d975d2ad3cd43c091b1e65af">  197</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING            (0x1FF &lt;&lt; SCB_ICSR_VECTPENDING_LSB)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/** RETOBASE: Return to base level */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#ga6c7ecfbff1db058bf1237fbab61e98bc">  199</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETOBASE               (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* Bits [10:9]: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/** VECTACTIVE[8:0] Active vector */</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#gab13f820f06f8fb0eec5d3b03f8c7c3dd">  202</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_LSB         0</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__cm3__scb__icsr__values.html#gaa03823cedb24b4d4c95812f121a2f493">  203</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE             (0x1FF &lt;&lt; SCB_ICSR_VECTACTIVE_LSB)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * @defgroup cm3_scb_vtor_values SCB_VTOR Values</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* IMPLEMENTATION DEFINED */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_6M__)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_LSB             7</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF                 (0x1FFFFFF &lt;&lt; SCB_VTOR_TBLOFF_LSB)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#elif defined(CM1)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* VTOR not defined there */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#elif defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* Bits [31:30]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* TBLOFF[29:9]: Vector table base offset field */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* inconsistent datasheet - LSB could be 11 */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* BUG: TBLOFF is in the ARMv6 Architecture reference manual defined from b7 */</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__cm3__scb__vtor__values.html#ga1cc0ca066d04fe66a4b5f6f1795f99f1">  227</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_LSB             9</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__cm3__scb__vtor__values.html#ga1a53fe56449df9763635b9ef14ec4eef">  228</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF                 (0x7FFFFF &lt;&lt; SCB_VTOR_TBLOFF_LSB)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * @defgroup cm3_scb_aicr_values SCB_AICR Values</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/** VECTKEYSTAT[31:16]/ VECTKEY[31:16] Register key */</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga74ce167fa84d1dc80c497279e981f560">  239</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_LSB       16</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga107d7169f55d4443a7f4550e421a8adf">  240</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT           (0xFFFF &lt;&lt; SCB_AIRCR_VECTKEYSTAT_LSB)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#gae9c09346491834693c481c5d5a20886d">  241</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY               (0x05FA &lt;&lt; SCB_AIRCR_VECTKEYSTAT_LSB)</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/** ENDIANNESS Data endianness bit */</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#gade5876f1c12d6322a188b09efe77f69d">  244</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS                     (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Bits [14:11]: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/** PRIGROUP[10:8]: Interrupt priority grouping field */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga65a827fd5c10f051ebd5f63580cd7692">  250</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_GROUP16_NOSUB        (0x3 &lt;&lt; 8)</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga7bd9cb7cca87a5021b89d51881c6a6ee">  251</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_GROUP8_SUB2          (0x4 &lt;&lt; 8)</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga9c6b8c975b56eb9f9a3c1f9895a65dfc">  252</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_GROUP4_SUB4          (0x5 &lt;&lt; 8)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga902210002a97dd547757a9fd4c9f7eb6">  253</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_GROUP2_SUB8          (0x6 &lt;&lt; 8)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#gafce39c37a9e5c25abea0d3ab2de79a0e">  254</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_NOGROUP_SUB16        (0x7 &lt;&lt; 8)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga4fda9c879425b15aae24d451ad3ba208">  255</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_MASK                 (0x7 &lt;&lt; 8)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga9dc62ab5e1be9158658945f9887a9550">  256</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_SHIFT                8</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* Bits [7:3]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/** SYSRESETREQ System reset request */</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#ga86c65d10100e2fb5fdcf826b2573b5d8">  261</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ                   (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/** VECTCLRACTIVE clears state information for exceptions */</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#gae3d9b3c94c860a0b0b038285ca817fd3">  263</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE                 (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/** VECTRESET cause local system reset */</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__cm3__scb__aicr__values.html#gaec31f9ed3b476e1ec623b0d89df51280">  268</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET                     (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * @defgroup cm3_scb_scr_values SCB_SCR Values</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/* Bits [31:5]: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/** SEVONPEND Send Event on Pending bit */</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__cm3__scb__scr__values.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">  278</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND                       (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* Bit 3: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/** SLEEPDEEP implementation defined */</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__cm3__scb__scr__values.html#gac4f4f02bfc91aef800b88fa58329cb92">  281</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP                       (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/** SLEEPONEXIT sleep when exiting ISR */</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__cm3__scb__scr__values.html#gaef484612839a04567ebaeeb57ca0b015">  283</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT                     (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* Bit 0: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> * @defgroup cm3_scb_ccr_values SCB_CCR Values</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * @{</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* Bits [31:10]: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/** STKALIGN set to zero to break things :) */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__cm3__scb__ccr__values.html#ga8c71d4e534d7d822ce32c3dec82bebd9">  293</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN                        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/** BFHFNMIGN set to attempt ignoring faults in handlers */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__cm3__scb__ccr__values.html#ga985f7560606f6e257a8b2bc2671ed33d">  298</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN                       (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* Bits [7:5]: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/** DIV_0_TRP set to trap on divide by zero*/</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__cm3__scb__ccr__values.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">  301</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP                       (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/** UNALIGN_TRP set to trap on unaligned */</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__cm3__scb__ccr__values.html#ga6a075d1f9722f6972ed1a98305e24cf9">  305</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP                     (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* Bit 2: reserved - must be kept cleared */</span><span class="comment"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/** USERSETMPEND set to allow unprivileged access to STIR */</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__cm3__scb__ccr__values.html#ga7f3eb65ed64479d1c4223b69be60a786">  311</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND                    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/** NONBASETHRDENA set to allow non base priority threads */</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__cm3__scb__ccr__values.html#ga737bd09d6c94b325cfe96733585ee307">  313</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA                  (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* These numbers are designed to be used with the SCB_SHPR() macro */</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* SCB_SHPR1 */</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga5b42da0b50cd1cecceb3176c999b1428">  319</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_4_MEMMANAGE        0</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga76547c355413147a90603d37b2d32311">  320</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_5_BUSFAULT         1</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga9be368c585755cab159031cc0797fc1b">  321</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_6_USAGEFAULT       2</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga8d3ef2c46c0e94cdef699e93f118f355">  322</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_7_RESERVED         3</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* SCB_SHPR2  */</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga6eccc3e0adca4618b60c4c439ea502e1">  324</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_8_RESERVED         4</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gab5fc82d2ef9c4e3d3d02fc4c1fc355d0">  325</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_9_RESERVED         5</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga2bc0e4c30aa8b3e84cb77d2038ebac14">  326</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_10_RESERVED        6</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gac7afbca520df24fc9e934e4d79510f5b">  327</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_11_SVCALL          7</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* SCB_SHPR3 */</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gab0cc15005e4b7f9ff250e5aab27cdfb0">  329</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_12_RESERVED        8</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga3eed56427e54cd9bd0a2896877989eef">  330</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_13_RESERVED        9</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gaab3968811d19414caa0904053a1da39e">  331</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_14_PENDSV          10</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga84b60a3a05c2a04cc2118a866d13279e">  332</a></span>&#160;<span class="preprocessor">#define SCB_SHPR_PRI_15_SYSTICK         11</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* --- SCB_SHCSR values ---------------------------------------------------- */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* Bits [31:19]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* USGFAULTENA: Usage fault enable */</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga5cc5ea368212d871d8fce47fee90527a">  341</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA                   (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* BUSFAULTENA: Bus fault enable */</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga213b425d7d1da3cbaf977d90dc29297d">  343</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA                   (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* MEMFAULTENA: Memory management fault enable */</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gac2465518e8ed884599f6b882f27ee6f0">  345</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA                   (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* SVCALLPENDED: SVC call pending */</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga1300357a6f3ff42e08be39ed6dbfea73">  349</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED                  (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* BUSFAULTPENDED: Bus fault exception pending */</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga5c2813665d25281e4777600f0cbdc99c">  354</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED                (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* MEMFAULTPENDED: Memory management fault exception pending */</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gafac0c649448a364c53b212ba515e433d">  356</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED                (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* USGFAULTPENDED: Usage fault exception pending */</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">  358</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED                (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* SYSTICKACT: SysTick exception active */</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">  360</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT                    (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* PENDSVACT: PendSV exception active */</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gae5ce384582328f1a9d38466239e03017">  362</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT                     (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/* Bit 9: reserved - must be kept cleared */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* MONITORACT: Debug monitor active */</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga9d926840743a22c4ff50db650b2a0d75">  365</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT                    (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* SVCALLACT: SVC call active */</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga395ad78789946e84ddbb0a91a575331d">  367</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT                     (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* Bits [6:4]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* USGFAULTACT: Usage fault exception active */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gab6121f12dfa519ab80357d2389830990">  370</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT                   (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* Bit 2: reserved - must be kept cleared */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* BUSFAULTACT: Bus fault exception active */</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga22a35f7e2e94c192befb04bab6976598">  373</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT                   (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* MEMFAULTACT: Memory management fault exception active */</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gaf7e9f142e8f310010b8314e41d21bef1">  375</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT                   (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">/* --- SCB_CFSR values ----------------------------------------------------- */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* Bits [31:26]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/* DIVBYZERO: Divide by zero usage fault */</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">  381</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO                      (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* UNALIGNED: Unaligned access usage fault */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">  383</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED                      (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">/* Bits [23:20]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* NOCP: No coprocessor usage fault */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gafc890a270e6baf8bb6c76ca81d70236d">  386</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP                           (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* INVPC: Invalid PC load usage fault */</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">  388</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC                          (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* INVSTATE: Invalid state usage fault */</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga93d1d5e9fda7e579adf017c6e1fd391c">  390</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE                       (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* UNDEFINSTR: Undefined instruction usage fault */</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gafb585bfb9849d490ca5a9c5309e15d92">  392</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR                     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* BFARVALID: Bus Fault Address Register (BFAR) valid flag */</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gab98e5207b4666912c14d8d025fd945e9">  394</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID                      (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* Bits [14:13]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* STKERR: Bus fault on stacking for exception entry */</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga923371d7146ba7049580ade8ade972b7">  397</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR                         (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* UNSTKERR: Bus fault on unstacking for a return from exception */</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">  399</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR                       (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* IMPRECISERR: Imprecise data bus error */</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gad2464f89eaba18baa6249586cc5b79b3">  401</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR                    (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/* PRECISERR: Precise data bus error */</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga5eaebb9d9bc21b989cd725c6e6f15803">  403</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR                      (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/* IBUSERR: Instruction bus error */</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga378bbf2518753b08a0c179c2e268dc50">  405</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR                        (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* MMARVALID: Memory Management Fault Address Register (MMAR) valid flag */</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gaa36c9f483ec60455b3b1c26ea982e214">  407</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID                      (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Bits [6:5]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* MSTKERR: Memory manager fault on stacking for exception entry */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga4b1e442beded4c10598ed3004e8189cb">  410</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR                        (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* MUNSTKERR: Memory manager fault on unstacking for a return from exception */</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga5332dd0529939aff8423098fa15ad0dc">  412</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR                      (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* Bit 2: reserved - must be kept cleared */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* DACCVIOL: Data access violation flag */</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga9f410df03c7f484fabaa4119abd9746d">  415</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL                       (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* IACCVIOL: Instruction access violation flag */</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gafc88b5969d2dbb51bf897110d3cc0242">  417</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL                       (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* --- SCB_HFSR values ----------------------------------------------------- */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* DEBUG_VT: reserved for debug use */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga7e0175b83b042650f12a013e5d938e68">  422</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUG_VT                       (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* FORCED: Forced hard fault */</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gac83ebdcd8f8eb57b964e6f7d28836a93">  424</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED                         (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* Bits [29:2]: reserved - must be kept cleared */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* VECTTBL: Vector table hard fault */</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga3027c1edb7f5348120c336517b1c5981">  427</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL                        (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* Bit 0: reserved - must be kept cleared */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* --- SCB_MMFAR values ---------------------------------------------------- */</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* MMFAR [31:0]: Memory management fault address */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* --- SCB_BFAR values ----------------------------------------------------- */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* BFAR [31:0]: Bus fault address */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* --- SCB_CPACR values ---------------------------------------------------- */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* CPACR CPn: Access privileges values */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gaf029d69dee41120fcf700760ceaf33ec">  441</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_NONE                  0       </span><span class="comment">/* Access denied */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga0fd5eb37faf0640ef0d3214a5445047f">  442</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_PRIV                  1       </span><span class="comment">/* Privileged access only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga84ee577a698d3f204d6bfb1376982418">  443</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_FULL                  3       </span><span class="comment">/* Full access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* CPACR [20:21]: Access privileges for coprocessor 10 */</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga5c9b93f33d757549cba83cd6816a8c28">  446</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_CP10                  (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* CPACR [22:23]: Access privileges for coprocessor 11 */</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__cm__scb.html#gaf3ff3fc901f6b4e608e2084e61125daf">  448</a></span>&#160;<span class="preprocessor">#define SCB_CPACR_CP11                  (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* --- SCB functions ------------------------------------------------------- */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<a class="code" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html">  455</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structscb__exception__stack__frame.html">scb_exception_stack_frame</a> {</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#ae7ebc5fa67cc65d5039f8f978e3a2062">  456</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#ae7ebc5fa67cc65d5039f8f978e3a2062">r0</a>;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#a9fea68a34dc0a9d385390205092162e9">  457</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#a9fea68a34dc0a9d385390205092162e9">r1</a>;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#ac38c8c267ebaa36b9e8114e0c8da6b33">  458</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#ac38c8c267ebaa36b9e8114e0c8da6b33">r2</a>;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#a974713f74276b9c27efaf8dd8e066784">  459</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#a974713f74276b9c27efaf8dd8e066784">r3</a>;</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#a0e6126588086c406b720b3961bda7311">  460</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#a0e6126588086c406b720b3961bda7311">r12</a>;</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#ac66306df89b575b3c3ae413f89211d8d">  461</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#ac66306df89b575b3c3ae413f89211d8d">lr</a>;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#a44ebd35215d8e75f0154f26cc14165bc">  462</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#a44ebd35215d8e75f0154f26cc14165bc">pc</a>;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structscb__exception__stack__frame.html#a2e6e69032909f740145d93bac2fec49b">  463</a></span>&#160;        uint32_t <a class="code" href="structscb__exception__stack__frame.html#a2e6e69032909f740145d93bac2fec49b">xpsr</a>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;} __attribute__((packed));</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__cm__scb.html#ga0cc5fd2659edd23ae8abb4f4be7263ac">  466</a></span>&#160;<span class="preprocessor">#define SCB_GET_EXCEPTION_STACK_FRAME(f)                                \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">        do {                                                            \</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">                asm volatile (&quot;mov %[frameptr], sp&quot;                     \</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">                              : [frameptr]&quot;=r&quot; (f));                    \</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">        } while (0)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cm__scb.html#gaad4d08be4e2b209f97d3276b7c7731e6">scb_reset_system</a>(<span class="keywordtype">void</span>) __attribute__((noreturn));</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/* Those defined only on ARMv7 and above */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cm__scb.html#ga8425a250161ee83d6aa8b38c5c3fb4a4">scb_reset_core</a>(<span class="keywordtype">void</span>) __attribute__((noreturn));</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__cm__scb.html#ga1c1ccff67eb7696c04e59ab4f9c0a2ab">scb_set_priority_grouping</a>(uint32_t prigroup);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<a class="code" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structscb__exception__stack__frame_html_a974713f74276b9c27efaf8dd8e066784"><div class="ttname"><a href="structscb__exception__stack__frame.html#a974713f74276b9c27efaf8dd8e066784">scb_exception_stack_frame::r3</a></div><div class="ttdeci">uint32_t r3</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00459">scb.h:459</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html_ae7ebc5fa67cc65d5039f8f978e3a2062"><div class="ttname"><a href="structscb__exception__stack__frame.html#ae7ebc5fa67cc65d5039f8f978e3a2062">scb_exception_stack_frame::r0</a></div><div class="ttdeci">uint32_t r0</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00456">scb.h:456</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html_ac38c8c267ebaa36b9e8114e0c8da6b33"><div class="ttname"><a href="structscb__exception__stack__frame.html#ac38c8c267ebaa36b9e8114e0c8da6b33">scb_exception_stack_frame::r2</a></div><div class="ttdeci">uint32_t r2</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00458">scb.h:458</a></div></div>
<div class="ttc" id="group__cm__scb_html_ga8425a250161ee83d6aa8b38c5c3fb4a4"><div class="ttname"><a href="group__cm__scb.html#ga8425a250161ee83d6aa8b38c5c3fb4a4">scb_reset_core</a></div><div class="ttdeci">void scb_reset_core(void)</div><div class="ttdef"><b>Definition:</b> <a href="scb_8c_source.html#l00046">scb.c:46</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html_a2e6e69032909f740145d93bac2fec49b"><div class="ttname"><a href="structscb__exception__stack__frame.html#a2e6e69032909f740145d93bac2fec49b">scb_exception_stack_frame::xpsr</a></div><div class="ttdeci">uint32_t xpsr</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00463">scb.h:463</a></div></div>
<div class="ttc" id="cm3_2memorymap_8h_html"><div class="ttname"><a href="cm3_2memorymap_8h.html">memorymap.h</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html"><div class="ttname"><a href="structscb__exception__stack__frame.html">scb_exception_stack_frame</a></div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00455">scb.h:455</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html_a9fea68a34dc0a9d385390205092162e9"><div class="ttname"><a href="structscb__exception__stack__frame.html#a9fea68a34dc0a9d385390205092162e9">scb_exception_stack_frame::r1</a></div><div class="ttdeci">uint32_t r1</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00457">scb.h:457</a></div></div>
<div class="ttc" id="common_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="group__cm__scb_html_ga1c1ccff67eb7696c04e59ab4f9c0a2ab"><div class="ttname"><a href="group__cm__scb.html#ga1c1ccff67eb7696c04e59ab4f9c0a2ab">scb_set_priority_grouping</a></div><div class="ttdeci">void scb_set_priority_grouping(uint32_t prigroup)</div><div class="ttdef"><b>Definition:</b> <a href="scb_8c_source.html#l00063">scb.c:63</a></div></div>
<div class="ttc" id="group__cm__scb_html_gaad4d08be4e2b209f97d3276b7c7731e6"><div class="ttname"><a href="group__cm__scb.html#gaad4d08be4e2b209f97d3276b7c7731e6">scb_reset_system</a></div><div class="ttdeci">void scb_reset_system(void)</div><div class="ttdef"><b>Definition:</b> <a href="scb_8c_source.html#l00054">scb.c:54</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html_a0e6126588086c406b720b3961bda7311"><div class="ttname"><a href="structscb__exception__stack__frame.html#a0e6126588086c406b720b3961bda7311">scb_exception_stack_frame::r12</a></div><div class="ttdeci">uint32_t r12</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00460">scb.h:460</a></div></div>
<div class="ttc" id="common_8h_html"><div class="ttname"><a href="common_8h.html">common.h</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html_a44ebd35215d8e75f0154f26cc14165bc"><div class="ttname"><a href="structscb__exception__stack__frame.html#a44ebd35215d8e75f0154f26cc14165bc">scb_exception_stack_frame::pc</a></div><div class="ttdeci">uint32_t pc</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00462">scb.h:462</a></div></div>
<div class="ttc" id="common_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="structscb__exception__stack__frame_html_ac66306df89b575b3c3ae413f89211d8d"><div class="ttname"><a href="structscb__exception__stack__frame.html#ac66306df89b575b3c3ae413f89211d8d">scb_exception_stack_frame::lr</a></div><div class="ttdeci">uint32_t lr</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00461">scb.h:461</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_c1f08e1c44f500f61e3f27f77eae0565.html">cm3</a></li><li class="navelem"><a class="el" href="scb_8h.html">scb.h</a></li>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:36 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
