{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673140006756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673140006756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 07 22:06:46 2023 " "Processing started: Sat Jan 07 22:06:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673140006756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140006756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO_MIC -c PROJETO_MIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO_MIC -c PROJETO_MIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140006756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673140006992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673140006992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mic_banck_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_mic_banck_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_MIC_Banck_Registers-Type_0 " "Found design unit 1: Testbench_MIC_Banck_Registers-Type_0" {  } { { "Testbench_MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Testbench_MIC_Banck_Registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_MIC_Banck_Registers " "Found entity 1: Testbench_MIC_Banck_Registers" {  } { { "Testbench_MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Testbench_MIC_Banck_Registers.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_projeto_mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_projeto_mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_projeto_mic-tbench " "Found design unit 1: tb_projeto_mic-tbench" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_projeto_mic " "Found entity 1: tb_projeto_mic" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mbr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_mbr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_MBR-behavioral " "Found design unit 1: REG_MBR-behavioral" {  } { { "REG_MBR.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/REG_MBR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_MBR " "Found entity 1: REG_MBR" {  } { { "REG_MBR.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/REG_MBR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO_MIC-comportamental " "Found design unit 1: PROJETO_MIC-comportamental" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO_MIC " "Found entity 1: PROJETO_MIC" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/PROJETO_MIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_banck_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_banck_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_Banck_Registers-behavioral " "Found design unit 1: MIC_Banck_Registers-behavioral" {  } { { "MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_Banck_Registers " "Found entity 1: MIC_Banck_Registers" {  } { { "MIC_Banck_Registers.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_Banck_Registers.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_amux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_amux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_amux_alu-behavioral " "Found design unit 1: MIC_amux_alu-behavioral" {  } { { "MIC_amux_alu.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_amux_alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_amux_alu " "Found entity 1: MIC_amux_alu" {  } { { "MIC_amux_alu.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/MIC_amux_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ok_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_ok_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_OK_Gen-behavioral " "Found design unit 1: Data_OK_Gen-behavioral" {  } { { "Data_OK_Gen.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Data_OK_Gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_OK_Gen " "Found entity 1: Data_OK_Gen" {  } { { "Data_OK_Gen.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/Data_OK_Gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673140013394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_projeto_mic " "Elaborating entity \"tb_projeto_mic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673140013426 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_C tb_projeto_mic.vhd(45) " "VHDL Signal Declaration warning at tb_projeto_mic.vhd(45): used implicit default value for signal \"signal_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673140013426 "|tb_projeto_mic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_B tb_projeto_mic.vhd(46) " "VHDL Signal Declaration warning at tb_projeto_mic.vhd(46): used implicit default value for signal \"signal_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673140013426 "|tb_projeto_mic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_A tb_projeto_mic.vhd(47) " "VHDL Signal Declaration warning at tb_projeto_mic.vhd(47): used implicit default value for signal \"signal_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673140013426 "|tb_projeto_mic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_RD_OUTPUT tb_projeto_mic.vhd(53) " "Verilog HDL or VHDL warning at tb_projeto_mic.vhd(53): object \"signal_RD_OUTPUT\" assigned a value but never read" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673140013426 "|tb_projeto_mic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_WR_OUTPUT tb_projeto_mic.vhd(54) " "Verilog HDL or VHDL warning at tb_projeto_mic.vhd(54): object \"signal_WR_OUTPUT\" assigned a value but never read" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673140013426 "|tb_projeto_mic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_Z tb_projeto_mic.vhd(55) " "Verilog HDL or VHDL warning at tb_projeto_mic.vhd(55): object \"signal_Z\" assigned a value but never read" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673140013426 "|tb_projeto_mic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_N tb_projeto_mic.vhd(56) " "Verilog HDL or VHDL warning at tb_projeto_mic.vhd(56): object \"signal_N\" assigned a value but never read" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673140013426 "|tb_projeto_mic"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "tb_projeto_mic.vhd(87) " "VHDL Wait Statement error at tb_projeto_mic.vhd(87): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "tb_projeto_mic.vhd" "" { Text "C:/Users/laris/Documents/GitHub/Projeto_Testbench_MIC/codes/tb_projeto_mic.vhd" 87 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1673140013426 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673140013426 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673140013520 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 07 22:06:53 2023 " "Processing ended: Sat Jan 07 22:06:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673140013520 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673140013520 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673140013520 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673140013520 ""}
