set_min_delay 4.0 -rise -fall -from clk1 -rise_from [get_clocks {core_clk}] -fall_from [get_ports {clk0}] -through pin2 -rise_through * -fall_through pin2 -fall_to and1 -ignore_clock_latency -reset_path
