<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Divisor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="divider.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="divider.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="divider.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="divider.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="divider.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="divider.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="divider.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divider_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="divider_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="divider_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="divider_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_divider_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_divider_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_divider_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_divider_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1448311607" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1448311607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448311642" xil_pn:in_ck="-7829985432058949268" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1448311642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cd.vhd"/>
      <outfile xil_pn:name="divider.vhd"/>
      <outfile xil_pn:name="test_divider.vhd"/>
      <outfile xil_pn:name="uc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1448311651" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-85161800733158597" xil_pn:start_ts="1448311651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448311651" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5581257952312039181" xil_pn:start_ts="1448311651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448311607" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3825880891437808164" xil_pn:start_ts="1448311607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448311651" xil_pn:in_ck="-7829985432058949268" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1448311651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cd.vhd"/>
      <outfile xil_pn:name="divider.vhd"/>
      <outfile xil_pn:name="test_divider.vhd"/>
      <outfile xil_pn:name="uc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1448311656" xil_pn:in_ck="-7829985432058949268" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9154450905504679946" xil_pn:start_ts="1448311651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_divider_beh.prj"/>
      <outfile xil_pn:name="tb_divider_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1448311656" xil_pn:in_ck="-2124792866275078677" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="300382099846862669" xil_pn:start_ts="1448311656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_divider_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1448310445" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1448310445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448310445" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4243427512523050540" xil_pn:start_ts="1448310445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448310445" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3825880891437808164" xil_pn:start_ts="1448310445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448310445" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1448310445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448310445" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2591185701273601252" xil_pn:start_ts="1448310445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448310445" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1448310445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448310445" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4981613730036143962" xil_pn:start_ts="1448310445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448311164" xil_pn:in_ck="3034168788299598038" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="874579719538350108" xil_pn:start_ts="1448311157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="divider.lso"/>
      <outfile xil_pn:name="divider.ngc"/>
      <outfile xil_pn:name="divider.ngr"/>
      <outfile xil_pn:name="divider.prj"/>
      <outfile xil_pn:name="divider.stx"/>
      <outfile xil_pn:name="divider.syr"/>
      <outfile xil_pn:name="divider.xst"/>
      <outfile xil_pn:name="divider_vhdl.prj"/>
      <outfile xil_pn:name="divider_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
