Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  3 19:30:52 2024
| Host         : tendra running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1635 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4680 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.957        0.000                      0                 1361        0.117        0.000                      0                 1361        4.500        0.000                       0                   753  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.957        0.000                      0                 1361        0.117        0.000                      0                 1361        4.500        0.000                       0                   753  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module2/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module2/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.400ns (28.110%)  route 3.580ns (71.890%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.621     5.142    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X58Y87         FDCE                                         r  pixelColourControl/master_rx_module2/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  pixelColourControl/master_rx_module2/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.030     6.628    pixelColourControl/master_rx_module2/clk_cnt_reg_n_0_[9]
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.752 r  pixelColourControl/master_rx_module2/clk_cnt[13]_i_8__0/O
                         net (fo=1, routed)           0.483     7.234    pixelColourControl/master_rx_module2/clk_cnt[13]_i_8__0_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.358 r  pixelColourControl/master_rx_module2/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.165     7.523    pixelColourControl/master_rx_module2/clk_cnt[13]_i_5__0_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.647 r  pixelColourControl/master_rx_module2/clk_cnt[13]_i_3__0/O
                         net (fo=17, routed)          0.739     8.386    pixelColourControl/master_rx_module2/clk_cnt[13]_i_3__0_n_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.510 r  pixelColourControl/master_rx_module2/bit_idx[4]_i_3__0/O
                         net (fo=7, routed)           0.456     8.966    pixelColourControl/master_rx_module2/bit_idx[4]_i_3__0_n_0
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.117     9.083 r  pixelColourControl/master_rx_module2/shift_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.708     9.791    pixelColourControl/master_rx_module2/shift_reg[7]_i_2__0_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I4_O)        0.331    10.122 r  pixelColourControl/master_rx_module2/shift_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.122    pixelColourControl/master_rx_module2/shift_reg[7]_i_1__0_n_0
    SLICE_X56Y84         FDCE                                         r  pixelColourControl/master_rx_module2/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.437    14.778    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X56Y84         FDCE                                         r  pixelColourControl/master_rx_module2/shift_reg_reg[7]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X56Y84         FDCE (Setup_fdce_C_D)        0.079    15.080    pixelColourControl/master_rx_module2/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 1.324ns (26.579%)  route 3.657ns (73.421%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.626     5.147    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X62Y54         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.170     6.773    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X62Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.897 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.280     7.177    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.301 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.162     7.463    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.587 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.692     8.279    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.403 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.408     8.811    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  pixelColourControl/master_rx_module/shift_reg[31]_i_2/O
                         net (fo=2, routed)           0.433     9.368    pixelColourControl/master_rx_module/shift_reg[31]
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.492 r  pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7/O
                         net (fo=2, routed)           0.513    10.004    pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7_n_0
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.124    10.128 r  pixelColourControl/master_rx_module/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    10.128    pixelColourControl/master_rx_module/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X65Y55         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.509    14.850    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y55         FDCE (Setup_fdce_C_D)        0.029    15.116    pixelColourControl/master_rx_module/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.262ns (25.748%)  route 3.639ns (74.252%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.634     5.155    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     5.673 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=4, routed)           0.975     6.649    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.773 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__1/O
                         net (fo=2, routed)           0.686     7.459    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     7.583 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1/O
                         net (fo=1, routed)           0.300     7.882    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.360     8.367    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I2_O)        0.124     8.491 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.606     9.097    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.124     9.221 r  pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2/O
                         net (fo=8, routed)           0.711     9.933    pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I4_O)        0.124    10.057 r  pixelColourControl/slave_rx_module/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    10.057    pixelColourControl/slave_rx_module/shift_reg[29]_i_1_n_0
    SLICE_X55Y37         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.448    14.789    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[29]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X55Y37         FDCE (Setup_fdce_C_D)        0.031    15.045    pixelColourControl/slave_rx_module/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_rx_module/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.262ns (25.753%)  route 3.638ns (74.247%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.634     5.155    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X64Y37         FDCE                                         r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.518     5.673 r  pixelColourControl/slave_rx_module/clk_cnt_reg[11]/Q
                         net (fo=4, routed)           0.975     6.649    pixelColourControl/slave_rx_module/clk_cnt_reg_n_0_[11]
    SLICE_X62Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.773 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__1/O
                         net (fo=2, routed)           0.686     7.459    pixelColourControl/slave_rx_module/clk_cnt[13]_i_5__1_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     7.583 r  pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1/O
                         net (fo=1, routed)           0.300     7.882    pixelColourControl/slave_rx_module/clk_cnt[13]_i_6__1_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124     8.006 f  pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2/O
                         net (fo=17, routed)          0.360     8.367    pixelColourControl/slave_rx_module/clk_cnt[13]_i_3__2_n_0
    SLICE_X62Y37         LUT3 (Prop_lut3_I2_O)        0.124     8.491 r  pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2/O
                         net (fo=4, routed)           0.606     9.097    pixelColourControl/slave_rx_module/bit_idx[4]_i_3__2_n_0
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.124     9.221 r  pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2/O
                         net (fo=8, routed)           0.710     9.932    pixelColourControl/slave_rx_module/shift_reg[31]_i_2__2_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124    10.056 r  pixelColourControl/slave_rx_module/shift_reg[31]_i_1__2/O
                         net (fo=1, routed)           0.000    10.056    pixelColourControl/slave_rx_module/shift_reg[31]_i_1__2_n_0
    SLICE_X55Y37         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.448    14.789    pixelColourControl/slave_rx_module/clk_IBUF_BUFG
    SLICE_X55Y37         FDCE                                         r  pixelColourControl/slave_rx_module/shift_reg_reg[31]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X55Y37         FDCE (Setup_fdce_C_D)        0.032    15.046    pixelColourControl/slave_rx_module/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 1.324ns (26.595%)  route 3.654ns (73.405%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.626     5.147    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X62Y54         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.170     6.773    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X62Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.897 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.280     7.177    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.301 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.162     7.463    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.587 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.692     8.279    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.403 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.408     8.811    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  pixelColourControl/master_rx_module/shift_reg[31]_i_2/O
                         net (fo=2, routed)           0.433     9.368    pixelColourControl/master_rx_module/shift_reg[31]
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.492 r  pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7/O
                         net (fo=2, routed)           0.510    10.001    pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_2__7_n_0
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.124    10.125 r  pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    10.125    pixelColourControl/master_rx_module/FSM_sequential_state[1]_i_1__2_n_0
    SLICE_X65Y55         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.509    14.850    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X65Y55         FDCE                                         r  pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y55         FDCE (Setup_fdce_C_D)        0.031    15.118    pixelColourControl/master_rx_module/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.375ns (29.091%)  route 3.352ns (70.909%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.568     5.089    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           0.961     6.528    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X51Y10         LUT2 (Prop_lut2_I0_O)        0.323     6.851 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_7/O
                         net (fo=1, routed)           0.439     7.290    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_7_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.326     7.616 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_5/O
                         net (fo=1, routed)           0.797     8.413    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_5_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.537 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_4/O
                         net (fo=16, routed)          0.523     9.060    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_4_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I4_O)        0.124     9.184 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.632     9.816    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X51Y12         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.448    14.789    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X51Y12         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X51Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.823    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.375ns (29.091%)  route 3.352ns (70.909%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.568     5.089    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           0.961     6.528    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X51Y10         LUT2 (Prop_lut2_I0_O)        0.323     6.851 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_7/O
                         net (fo=1, routed)           0.439     7.290    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_7_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.326     7.616 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_5/O
                         net (fo=1, routed)           0.797     8.413    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_5_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.537 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_4/O
                         net (fo=16, routed)          0.523     9.060    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_4_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I4_O)        0.124     9.184 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.632     9.816    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X51Y12         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.448    14.789    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X51Y12         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X51Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.823    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.375ns (29.091%)  route 3.352ns (70.909%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.568     5.089    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X52Y11         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[11]/Q
                         net (fo=3, routed)           0.961     6.528    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt__0[11]
    SLICE_X51Y10         LUT2 (Prop_lut2_I0_O)        0.323     6.851 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_7/O
                         net (fo=1, routed)           0.439     7.290    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_7_n_0
    SLICE_X51Y9          LUT6 (Prop_lut6_I2_O)        0.326     7.616 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_5/O
                         net (fo=1, routed)           0.797     8.413    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_5_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.537 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_4/O
                         net (fo=16, routed)          0.523     9.060    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_cnt[11]_i_4_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I4_O)        0.124     9.184 r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx[4]_i_1__0/O
                         net (fo=5, routed)           0.632     9.816    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx
    SLICE_X51Y12         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.448    14.789    pixelColourControl/slave_tx_module/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X51Y12         FDCE                                         r  pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X51Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.823    pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.450ns (29.412%)  route 3.480ns (70.588%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.626     5.147    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X62Y54         FDCE                                         r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pixelColourControl/master_rx_module/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.170     6.773    pixelColourControl/master_rx_module/clk_cnt_reg_n_0_[9]
    SLICE_X62Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.897 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_8/O
                         net (fo=1, routed)           0.280     7.177    pixelColourControl/master_rx_module/clk_cnt[13]_i_8_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.301 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_5/O
                         net (fo=1, routed)           0.162     7.463    pixelColourControl/master_rx_module/clk_cnt[13]_i_5_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.587 r  pixelColourControl/master_rx_module/clk_cnt[13]_i_3/O
                         net (fo=17, routed)          0.692     8.279    pixelColourControl/master_rx_module/clk_cnt[13]_i_3_n_0
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.124     8.403 r  pixelColourControl/master_rx_module/bit_idx[4]_i_3/O
                         net (fo=7, routed)           0.756     9.159    pixelColourControl/master_rx_module/bit_idx[4]_i_3_n_0
    SLICE_X64Y57         LUT3 (Prop_lut3_I1_O)        0.150     9.309 r  pixelColourControl/master_rx_module/shift_reg[7]_i_2/O
                         net (fo=2, routed)           0.420     9.729    pixelColourControl/master_rx_module/shift_reg[7]_i_2_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I1_O)        0.348    10.077 r  pixelColourControl/master_rx_module/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.077    pixelColourControl/master_rx_module/shift_reg[3]_i_1_n_0
    SLICE_X65Y57         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.508    14.849    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y57         FDCE (Setup_fdce_C_D)        0.031    15.117    pixelColourControl/master_rx_module/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 pixelColourControl/master_rx_module2/clk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.324ns (27.331%)  route 3.520ns (72.669%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.621     5.142    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X58Y87         FDCE                                         r  pixelColourControl/master_rx_module2/clk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  pixelColourControl/master_rx_module2/clk_cnt_reg[9]/Q
                         net (fo=5, routed)           1.030     6.628    pixelColourControl/master_rx_module2/clk_cnt_reg_n_0_[9]
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.124     6.752 r  pixelColourControl/master_rx_module2/clk_cnt[13]_i_8__0/O
                         net (fo=1, routed)           0.483     7.234    pixelColourControl/master_rx_module2/clk_cnt[13]_i_8__0_n_0
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     7.358 r  pixelColourControl/master_rx_module2/clk_cnt[13]_i_5__0/O
                         net (fo=1, routed)           0.165     7.523    pixelColourControl/master_rx_module2/clk_cnt[13]_i_5__0_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.647 r  pixelColourControl/master_rx_module2/clk_cnt[13]_i_3__0/O
                         net (fo=17, routed)          0.739     8.386    pixelColourControl/master_rx_module2/clk_cnt[13]_i_3__0_n_0
    SLICE_X56Y86         LUT3 (Prop_lut3_I0_O)        0.124     8.510 r  pixelColourControl/master_rx_module2/bit_idx[4]_i_3__0/O
                         net (fo=7, routed)           0.475     8.984    pixelColourControl/master_rx_module2/bit_idx[4]_i_3__0_n_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.108 r  pixelColourControl/master_rx_module2/shift_reg[31]_i_2__0/O
                         net (fo=2, routed)           0.464     9.573    pixelColourControl/master_rx_module2/shift_reg[31]
    SLICE_X57Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.697 r  pixelColourControl/master_rx_module2/FSM_sequential_state[1]_i_2__8/O
                         net (fo=2, routed)           0.166     9.862    pixelColourControl/master_rx_module2/FSM_sequential_state[1]_i_2__8_n_0
    SLICE_X57Y85         LUT2 (Prop_lut2_I1_O)        0.124     9.986 r  pixelColourControl/master_rx_module2/FSM_sequential_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     9.986    pixelColourControl/master_rx_module2/FSM_sequential_state[0]_i_1__3_n_0
    SLICE_X57Y85         FDCE                                         r  pixelColourControl/master_rx_module2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         1.438    14.779    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X57Y85         FDCE                                         r  pixelColourControl/master_rx_module2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y85         FDCE (Setup_fdce_C_D)        0.029    15.031    pixelColourControl/master_rx_module2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module3/bit_idx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module3/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.584     1.467    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X61Y80         FDCE                                         r  pixelColourControl/master_rx_module3/bit_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  pixelColourControl/master_rx_module3/bit_idx_reg[4]/Q
                         net (fo=5, routed)           0.065     1.673    pixelColourControl/master_rx_module3/bit_idx_reg_n_0_[4]
    SLICE_X60Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.718 r  pixelColourControl/master_rx_module3/shift_reg[31]_i_1__1/O
                         net (fo=1, routed)           0.000     1.718    pixelColourControl/master_rx_module3/shift_reg[31]_i_1__1_n_0
    SLICE_X60Y80         FDCE                                         r  pixelColourControl/master_rx_module3/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.851     1.979    pixelColourControl/master_rx_module3/clk_IBUF_BUFG
    SLICE_X60Y80         FDCE                                         r  pixelColourControl/master_rx_module3/shift_reg_reg[31]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y80         FDCE (Hold_fdce_C_D)         0.121     1.601    pixelColourControl/master_rx_module3/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/tx_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.281%)  route 0.288ns (63.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.567     1.450    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  pixelColourControl/master_tx_module1/tx_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  pixelColourControl/master_tx_module1/tx_data_reg[29]/Q
                         net (fo=1, routed)           0.288     1.902    pixelColourControl/master_tx_module1/uart_tx_inst/Q[7]
    SLICE_X50Y50         FDCE                                         r  pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.835     1.963    pixelColourControl/master_tx_module1/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X50Y50         FDCE                                         r  pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X50Y50         FDCE (Hold_fdce_C_D)         0.052     1.771    pixelColourControl/master_tx_module1/uart_tx_inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.560     1.443    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X48Y85         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.076     1.661    pixelColourControl/master_tx_module3/tx_data
    SLICE_X48Y85         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.828     1.956    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X48Y85         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X48Y85         FDCE (Hold_fdce_C_D)         0.075     1.518    pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.595     1.478    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X59Y47         FDPE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.079     1.698    pixelColourControl/master_tx_module1/tx_data
    SLICE_X59Y47         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.865     1.992    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X59Y47         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X59Y47         FDCE (Hold_fdce_C_D)         0.075     1.553    pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.560     1.443    pixelColourControl/master_tx_module3/uart_tx_inst/clk_IBUF_BUFG
    SLICE_X49Y85         FDCE                                         r  pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy_reg/Q
                         net (fo=7, routed)           0.069     1.654    pixelColourControl/master_tx_module3/uart_tx_inst/tx_busy
    SLICE_X48Y85         LUT2 (Prop_lut2_I1_O)        0.045     1.699 r  pixelColourControl/master_tx_module3/uart_tx_inst/FSM_onehot_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.699    pixelColourControl/master_tx_module3/uart_tx_inst_n_4
    SLICE_X48Y85         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.828     1.956    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X48Y85         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X48Y85         FDPE (Hold_fdpe_C_D)         0.091     1.547    pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.592     1.475    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  pixelColourControl/master_rx_module/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.110     1.727    pixelColourControl/master_rx_module/shift_reg_reg_n_0_[7]
    SLICE_X63Y56         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.863     1.991    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X63Y56         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y56         FDCE (Hold_fdce_C_D)         0.072     1.564    pixelColourControl/master_rx_module/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.566     1.449    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[0]/Q
                         net (fo=8, routed)           0.110     1.701    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg_n_0_[0]
    SLICE_X56Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.746 r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx[1]_i_1__11/O
                         net (fo=1, routed)           0.000     1.746    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx[1]_i_1__11_n_0
    SLICE_X56Y11         FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.835     1.962    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X56Y11         FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[1]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y11         FDCE (Hold_fdce_C_D)         0.120     1.582    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.592     1.475    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X65Y57         FDCE                                         r  pixelColourControl/master_rx_module/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  pixelColourControl/master_rx_module/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.110     1.727    pixelColourControl/master_rx_module/shift_reg_reg_n_0_[6]
    SLICE_X63Y56         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.863     1.991    pixelColourControl/master_rx_module/clk_IBUF_BUFG
    SLICE_X63Y56         FDCE                                         r  pixelColourControl/master_rx_module/data_reg[6]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y56         FDCE (Hold_fdce_C_D)         0.070     1.562    pixelColourControl/master_rx_module/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pixelColourControl/master_rx_module2/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_rx_module2/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.561     1.444    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X57Y83         FDCE                                         r  pixelColourControl/master_rx_module2/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  pixelColourControl/master_rx_module2/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.121     1.706    pixelColourControl/master_rx_module2/shift_reg_reg_n_0_[6]
    SLICE_X57Y84         FDCE                                         r  pixelColourControl/master_rx_module2/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.828     1.956    pixelColourControl/master_rx_module2/clk_IBUF_BUFG
    SLICE_X57Y84         FDCE                                         r  pixelColourControl/master_rx_module2/data_reg[6]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X57Y84         FDCE (Hold_fdce_C_D)         0.076     1.535    pixelColourControl/master_rx_module2/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.564     1.447    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X55Y11         FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[2]/Q
                         net (fo=5, routed)           0.120     1.708    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg_n_0_[2]
    SLICE_X54Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.753 r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.753    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx[3]_i_1__7_n_0
    SLICE_X54Y11         FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=752, routed)         0.835     1.962    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[3]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X54Y11         FDCE (Hold_fdce_C_D)         0.120     1.580    pixelColourControl/slave_tx_module2/uart_tx_inst_slave/bit_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61   pixelColourControl/slave_rx_module2/data_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61   pixelColourControl/slave_rx_module2/data_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61   pixelColourControl/slave_rx_module2/data_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y60   pixelColourControl/slave_rx_module2/data_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   pixelColourControl/slave_rx_module2/data_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   pixelColourControl/slave_rx_module2/data_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   pixelColourControl/slave_rx_module2/data_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y61   pixelColourControl/slave_rx_module2/shift_reg_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   pixelColourControl/slave_rx_module3/bit_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y86   pixelColourControl/slave_rx_module3/bit_idx_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y9    pixelColourControl/slave_tx_module/start_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   pixelColourControl/slave_tx_module/tx_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   pixelColourControl/slave_tx_module/tx_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y12   pixelColourControl/slave_tx_module/tx_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   pixelColourControl/slave_tx_module/tx_data_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y9    pixelColourControl/slave_tx_module/uart_tx_inst_slave/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   pixelColourControl/slave_tx_module/uart_tx_inst_slave/bit_idx_reg[2]/C



