// Seed: 3997257557
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 module_0,
    output tri id_4,
    input wand id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11,
    input uwire id_12,
    output tri id_13,
    output wor id_14,
    input supply1 id_15,
    input supply1 id_16,
    input wire id_17,
    output wor id_18,
    input supply1 id_19,
    output tri id_20,
    input tri1 id_21
    , id_33,
    input supply1 id_22,
    input wire id_23,
    input tri1 id_24,
    output uwire id_25,
    output wire id_26,
    input wire id_27,
    input wand id_28,
    output uwire id_29,
    input wire id_30,
    input tri1 id_31
);
  assign id_13 = 1 - 1;
endmodule
module module_0 (
    input uwire id_0,
    output wire id_1,
    input supply0 id_2,
    input wand access,
    input wire module_1,
    output wor id_5,
    input uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10,
    input supply1 id_11,
    output tri0 id_12,
    output wor id_13,
    input tri1 id_14,
    input uwire id_15
    , id_20,
    output wand id_16,
    output tri1 id_17,
    output tri1 id_18,
    wire id_21
);
  assign {id_15, 1, 1'b0} = id_8;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_9,
      id_1,
      id_6,
      id_17,
      id_10,
      id_2,
      id_2,
      id_14,
      id_15,
      id_15,
      id_10,
      id_5,
      id_9,
      id_8,
      id_7,
      id_10,
      id_8,
      id_17,
      id_9,
      id_7,
      id_15,
      id_2,
      id_16,
      id_13,
      id_0,
      id_0,
      id_16,
      id_15,
      id_2
  );
  assign modCall_1.type_39 = 0;
endmodule
