<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Alias Declaration</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Alias Declaration</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Declaration</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Entity<br>Package<br>Process<br>Architecture<br>Procedure<br>Function</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD><B>alias</B> alias_name : alias_type <B>is</B> object_name;
</TD>
</TR>
</TABLE><p>
</DIV>

<DIV ALIGN=CENTER>
See LRM section 4.3.4

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>An alias is an alternative name for an existing object (signal,
variable or constant). It does not define a new object.
<pre>
alias SIGN    : bit is DATA(31);
alias BYTE_ID : bit is NET_DATA_IN(7);
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>aliases provide a useful "shorthand" for referencing complex slices etc.:
<pre>
use work.BV_ARITH.all;
...
alias OPERAND : bit_vector(1 downto 0) 
       is CPU_BUFFER(LOW) (4 downto 3);
alias A       : bit_vector(3 downto 0) 
       is CPU_BUFFER(HIGH)(3 downto 0);
alias B       : bit_vector(2 downto 0) 
       is CPU_BUFFER(LOW) (2 downto 0);
...
CPU_DATA_TMP := (B & A) + OPERAND;
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>An alias of an array object can be indexed in the opposite direction
<pre>
signal BUS_A :
    std_ulogic_vector(7 downto 0);
alias BIT_REV_A :
    std_ulogic_vector(0 to 7) is BUS_A;
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Aliases are not supported by many logic synthesis tools.
<p>
A work-around is to declare new "alias" signals, variables or constants,
and assign them with the slice expression. With signals and variables
this increases simulation overhead, but preserves readability.
<p>
Such "alias" signals should be assigned concurrently, and "alias"
variables should be reassigned each time their process is activated.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

Aliases may be applied much more extensively in VHDL-93.
<p>
All objects may be aliased, i.e. signals, files, variables and
constants.
<p>
All "non-objects" can also be aliased, except labels, loop parameters
and generate parameters. For instance:
<pre>
-- an alias of a type
alias MY_LOGIC is ieee.std_logic_1164.std_logic;
-- an alias of a component
alias NAND2 is ASIC_LIB.ONE_MICRON.ND2;
</pre>

</DIV>

<HR WIDTH="80%">
</BODY>
</HTML>
