Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:46:03 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 353 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 140 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.353    -1398.889                    480                 1588        0.168        0.000                      0                 1588        3.000        0.000                       0                   924  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -14.353    -1398.889                    480                 1588        0.168        0.000                      0                 1588        3.000        0.000                       0                   924  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          480  Failing Endpoints,  Worst Slack      -14.353ns,  Total Violation    -1398.889ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.353ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.378ns  (logic 13.864ns (64.851%)  route 7.514ns (35.149%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.028    add4/out_reg[27]_i_1_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.351 r  add4/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    22.351    xWrite00/out[29]
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y27         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.351    
  -------------------------------------------------------------------
                         slack                                -14.353    

Slack (VIOLATED) :        -14.345ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.370ns  (logic 13.856ns (64.838%)  route 7.514ns (35.162%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.028    add4/out_reg[27]_i_1_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.343 r  add4/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    22.343    xWrite00/out[31]
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y27         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                -14.345    

Slack (VIOLATED) :        -14.269ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.294ns  (logic 13.780ns (64.713%)  route 7.514ns (35.287%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.028    add4/out_reg[27]_i_1_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.267 r  add4/out_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    22.267    xWrite00/out[30]
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y27         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.267    
  -------------------------------------------------------------------
                         slack                                -14.269    

Slack (VIOLATED) :        -14.249ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.274ns  (logic 13.760ns (64.679%)  route 7.514ns (35.321%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.028 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.028    add4/out_reg[27]_i_1_n_0
    SLICE_X96Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.247 r  add4/out_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    22.247    xWrite00/out[28]
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y27         FDRE                                         r  xWrite00/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y27         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.247    
  -------------------------------------------------------------------
                         slack                                -14.249    

Slack (VIOLATED) :        -14.236ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.261ns  (logic 13.747ns (64.658%)  route 7.514ns (35.342%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.234 r  add4/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.234    xWrite00/out[25]
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y26         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.234    
  -------------------------------------------------------------------
                         slack                                -14.236    

Slack (VIOLATED) :        -14.228ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.253ns  (logic 13.739ns (64.644%)  route 7.514ns (35.356%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.226 r  add4/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.226    xWrite00/out[27]
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y26         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.226    
  -------------------------------------------------------------------
                         slack                                -14.228    

Slack (VIOLATED) :        -14.152ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.177ns  (logic 13.663ns (64.518%)  route 7.514ns (35.482%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.150 r  add4/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.150    xWrite00/out[26]
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y26         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.150    
  -------------------------------------------------------------------
                         slack                                -14.152    

Slack (VIOLATED) :        -14.132ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.157ns  (logic 13.643ns (64.484%)  route 7.514ns (35.516%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.911 r  add4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.911    add4/out_reg[23]_i_1_n_0
    SLICE_X96Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.130 r  add4/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.130    xWrite00/out[24]
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y26         FDRE                                         r  xWrite00/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y26         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                -14.132    

Slack (VIOLATED) :        -14.023ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.048ns  (logic 13.534ns (64.300%)  route 7.514ns (35.700%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.021 r  add4/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.021    xWrite00/out[23]
    SLICE_X96Y25         FDRE                                         r  xWrite00/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y25         FDRE                                         r  xWrite00/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y25         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.021    
  -------------------------------------------------------------------
                         slack                                -14.023    

Slack (VIOLATED) :        -13.958ns  (required time - arrival time)
  Source:                 fsm11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite00/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.983ns  (logic 13.469ns (64.189%)  route 7.514ns (35.810%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.973     0.973    fsm11/clk
    SLICE_X49Y21         FDRE                                         r  fsm11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm11/out_reg[2]/Q
                         net (fo=13, routed)          0.847     2.276    fsm11/fsm11_out[2]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     2.400 f  fsm11/out[0]_i_2__1/O
                         net (fo=7, routed)           1.538     3.938    fsm9/out_reg[0]_4
    SLICE_X90Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.062 f  fsm9/y_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.674     4.736    fsm3/out_reg[1]_0
    SLICE_X90Y19         LUT6 (Prop_lut6_I1_O)        0.124     4.860 r  fsm3/y_addr0[3]_INST_0_i_1/O
                         net (fo=127, routed)         0.611     5.471    fsm2/out_reg[31]_0
    SLICE_X92Y17         LUT6 (Prop_lut6_I4_O)        0.124     5.595 r  fsm2/out__0_i_8__4/O
                         net (fo=1, routed)           0.565     6.159    mult2/mult2_left[9]
    DSP48_X3Y7           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    10.195 r  mult2/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.197    mult2/out__0_n_106
    DSP48_X3Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.715 r  mult2/out__1/P[0]
                         net (fo=2, routed)           0.996    12.711    mult2/out__1_n_105
    SLICE_X95Y19         LUT2 (Prop_lut2_I0_O)        0.124    12.835 r  mult2/out_carry_i_3/O
                         net (fo=1, routed)           0.000    12.835    mult2/out_carry_i_3_n_0
    SLICE_X95Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.385 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    13.385    mult2/out_carry_n_0
    SLICE_X95Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  mult2/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.499    mult2/out_carry__0_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  mult2/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.613    mult2/out_carry__1_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.852 r  mult2/out_carry__2/O[2]
                         net (fo=1, routed)           0.327    14.178    fsm2/out__3[14]
    SLICE_X93Y22         LUT6 (Prop_lut6_I5_O)        0.302    14.480 r  fsm2/out_i_2__4/O
                         net (fo=1, routed)           0.562    15.043    mult3/mult3_left[30]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_B[13]_P[0])
                                                      3.656    18.699 r  mult3/out/P[0]
                         net (fo=1, routed)           0.798    19.497    mult3/out_n_105
    SLICE_X94Y24         LUT2 (Prop_lut2_I1_O)        0.124    19.621 r  mult3/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.621    mult3/out_carry_i_3__0_n_0
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.154 r  mult3/out_carry/CO[3]
                         net (fo=1, routed)           0.009    20.163    mult3/out_carry_n_0
    SLICE_X94Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.486 r  mult3/out_carry__0/O[1]
                         net (fo=1, routed)           0.586    21.072    add4/out__3[5]
    SLICE_X96Y25         LUT3 (Prop_lut3_I2_O)        0.306    21.378 r  add4/out[23]_i_8/O
                         net (fo=1, routed)           0.000    21.378    add4/out[23]_i_8_n_0
    SLICE_X96Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.956 r  add4/out_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.956    xWrite00/out[22]
    SLICE_X96Y25         FDRE                                         r  xWrite00/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=923, unset)          0.924     7.924    xWrite00/clk
    SLICE_X96Y25         FDRE                                         r  xWrite00/out_reg[22]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X96Y25         FDRE (Setup_fdre_C_D)        0.109     7.998    xWrite00/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.956    
  -------------------------------------------------------------------
                         slack                                -13.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.084%)  route 0.095ns (33.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    cond_computed1/clk
    SLICE_X79Y20         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.095     0.647    i1/cond_computed1_out
    SLICE_X78Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.692 r  i1/out[0]_i_1__11/O
                         net (fo=1, routed)           0.000     0.692    cond_stored1/out_reg[0]_0
    SLICE_X78Y20         FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    cond_stored1/clk
    SLICE_X78Y20         FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X78Y20         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.339%)  route 0.099ns (34.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    cond_stored1/clk
    SLICE_X78Y20         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y20         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_stored1/out_reg[0]/Q
                         net (fo=7, routed)           0.099     0.650    fsm9/cond_stored1_out
    SLICE_X79Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.695 r  fsm9/out[0]_i_1__10/O
                         net (fo=1, routed)           0.000     0.695    cond_computed1/out_reg[0]_0
    SLICE_X79Y20         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X79Y20         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X79Y20         FDRE (Hold_fdre_C_D)         0.092     0.524    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zRead00/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    zRead00/clk
    SLICE_X47Y26         FDRE                                         r  zRead00/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[15]/Q
                         net (fo=1, routed)           0.080     0.631    add7/out_reg[15]_6
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.676 r  add7/out[15]_i_6/O
                         net (fo=1, routed)           0.000     0.676    add7/out[15]_i_6_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add7/out_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.740    xWrite10/out[15]
    SLICE_X46Y26         FDRE                                         r  xWrite10/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y26         FDRE                                         r  xWrite10/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x_i1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    x_i1/clk
    SLICE_X47Y27         FDRE                                         r  x_i1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_i1/out_reg[19]/Q
                         net (fo=2, routed)           0.080     0.631    add7/out_reg[19]_5
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.676 r  add7/out[19]_i_6/O
                         net (fo=1, routed)           0.000     0.676    add7/out[19]_i_6_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add7/out_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.740    xWrite10/out[19]
    SLICE_X46Y27         FDRE                                         r  xWrite10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y27         FDRE                                         r  xWrite10/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zRead00/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    zRead00/clk
    SLICE_X47Y28         FDRE                                         r  zRead00/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[23]/Q
                         net (fo=1, routed)           0.080     0.631    add7/out_reg[23]_6
    SLICE_X46Y28         LUT5 (Prop_lut5_I4_O)        0.045     0.676 r  add7/out[23]_i_6/O
                         net (fo=1, routed)           0.000     0.676    add7/out[23]_i_6_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add7/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.740    xWrite10/out[23]
    SLICE_X46Y28         FDRE                                         r  xWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y28         FDRE                                         r  xWrite10/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zRead00/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    zRead00/clk
    SLICE_X47Y29         FDRE                                         r  zRead00/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[27]/Q
                         net (fo=1, routed)           0.080     0.631    add7/out_reg[27]_6
    SLICE_X46Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.676 r  add7/out[27]_i_6/O
                         net (fo=1, routed)           0.000     0.676    add7/out[27]_i_6_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add7/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.740    xWrite10/out[27]
    SLICE_X46Y29         FDRE                                         r  xWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y29         FDRE                                         r  xWrite10/out_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y29         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 x_i1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    x_i1/clk
    SLICE_X47Y23         FDRE                                         r  x_i1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_i1/out_reg[3]/Q
                         net (fo=2, routed)           0.080     0.631    add7/out_reg[3]_6
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.676 r  add7/out[3]_i_6/O
                         net (fo=1, routed)           0.000     0.676    add7/out[3]_i_6_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add7/out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.740    xWrite10/out[3]
    SLICE_X46Y23         FDRE                                         r  xWrite10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y23         FDRE                                         r  xWrite10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x_i1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    x_i1/clk
    SLICE_X47Y23         FDRE                                         r  x_i1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_i1/out_reg[0]/Q
                         net (fo=2, routed)           0.087     0.638    add7/out_reg[3]
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.683 r  add7/out[3]_i_9/O
                         net (fo=1, routed)           0.000     0.683    add7/out[3]_i_9_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add7/out_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.753    xWrite10/out[0]
    SLICE_X46Y23         FDRE                                         r  xWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y23         FDRE                                         r  xWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zRead00/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    zRead00/clk
    SLICE_X47Y26         FDRE                                         r  zRead00/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  zRead00/out_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    add7/out_reg[15]_0
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.683 r  add7/out[15]_i_9/O
                         net (fo=1, routed)           0.000     0.683    add7/out[15]_i_9_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add7/out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.753    xWrite10/out[12]
    SLICE_X46Y26         FDRE                                         r  xWrite10/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y26         FDRE                                         r  xWrite10/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 x_i1/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            xWrite10/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.410     0.410    x_i1/clk
    SLICE_X47Y27         FDRE                                         r  x_i1/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_i1/out_reg[16]/Q
                         net (fo=2, routed)           0.087     0.638    add7/out_reg[19]
    SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.683 r  add7/out[19]_i_9/O
                         net (fo=1, routed)           0.000     0.683    add7/out[19]_i_9_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add7/out_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.753    xWrite10/out[16]
    SLICE_X46Y27         FDRE                                         r  xWrite10/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=923, unset)          0.432     0.432    xWrite10/clk
    SLICE_X46Y27         FDRE                                         r  xWrite10/out_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.134     0.566    xWrite10/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X93Y17  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X93Y17  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X90Y17  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X90Y21  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X92Y18  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X90Y18  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X93Y18  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X91Y20  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X92Y21  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X90Y17  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y17  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y17  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y17  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y21  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y18  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y18  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y18  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X91Y20  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y21  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y17  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y17  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y17  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y17  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y21  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y18  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y18  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X93Y18  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X91Y20  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X92Y21  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X90Y17  ARead00/out_reg[18]/C



