INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Bachelor1/i2c/LA_i2c_nILA/LogicAnalyzer.sim/sim_1/synth/timing/xsim/tb_i2c_main_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module i2c_main
INFO: [VRFC 10-311] analyzing module glbl
