{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step2/src/tangnano20k_vdp_cartridge.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step2/src/ws2812_led/ip_ws2812_led.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step2/impl/temp/rtl_parser.result",
 "Top" : "tangnano20k_vdp_cartridge",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}