<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3547" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3547{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3547{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3547{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3547{left:496px;bottom:1051px;letter-spacing:0.24px;word-spacing:-0.1px;}
#t5_3547{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_3547{left:69px;bottom:979px;letter-spacing:-0.16px;word-spacing:-0.73px;}
#t7_3547{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3547{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3547{left:69px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#ta_3547{left:69px;bottom:855px;letter-spacing:0.16px;}
#tb_3547{left:150px;bottom:855px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tc_3547{left:69px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_3547{left:69px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3547{left:69px;bottom:797px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tf_3547{left:69px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3547{left:69px;bottom:758px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#th_3547{left:69px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3547{left:69px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_3547{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tk_3547{left:69px;bottom:690px;letter-spacing:-0.16px;}
#tl_3547{left:69px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tm_3547{left:69px;bottom:651px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tn_3547{left:585px;bottom:657px;}
#to_3547{left:600px;bottom:651px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tp_3547{left:69px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tq_3547{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3547{left:69px;bottom:600px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#ts_3547{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3547{left:69px;bottom:561px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_3547{left:69px;bottom:544px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tv_3547{left:69px;bottom:476px;letter-spacing:0.16px;}
#tw_3547{left:150px;bottom:476px;letter-spacing:0.21px;word-spacing:0.01px;}
#tx_3547{left:452px;bottom:476px;letter-spacing:0.23px;}
#ty_3547{left:69px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tz_3547{left:69px;bottom:435px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t10_3547{left:69px;bottom:419px;letter-spacing:-0.14px;}
#t11_3547{left:69px;bottom:392px;}
#t12_3547{left:95px;bottom:396px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3547{left:69px;bottom:369px;}
#t14_3547{left:95px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_3547{left:69px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t16_3547{left:69px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3547{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_3547{left:209px;bottom:323px;}
#t19_3547{left:224px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1a_3547{left:69px;bottom:293px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1b_3547{left:69px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_3547{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1d_3547{left:69px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#t1e_3547{left:377px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1f_3547{left:69px;bottom:220px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_3547{left:282px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3547{left:69px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3547{left:69px;bottom:186px;letter-spacing:-0.14px;}

.s1_3547{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3547{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3547{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3547{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3547{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3547{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3547" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3547Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3547" style="-webkit-user-select: none;"><object width="935" height="1210" data="3547/3547.svg" type="image/svg+xml" id="pdf3547" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3547" class="t s1_3547">Vol. 3B </span><span id="t2_3547" class="t s1_3547">16-1 </span>
<span id="t3_3547" class="t s2_3547">CHAPTER 16 </span>
<span id="t4_3547" class="t s2_3547">MACHINE-CHECK ARCHITECTURE </span>
<span id="t5_3547" class="t s3_3547">This chapter describes the machine-check architecture and machine-check exception mechanism found in the </span>
<span id="t6_3547" class="t s3_3547">Pentium 4, Intel Xeon, Intel Atom, and P6 family processors. See Chapter 6, “Interrupt 18—Machine-Check Excep- </span>
<span id="t7_3547" class="t s3_3547">tion (#MC),” for more information on machine-check exceptions. A brief description of the Pentium processor’s </span>
<span id="t8_3547" class="t s3_3547">machine check capability is also given. </span>
<span id="t9_3547" class="t s3_3547">Additionally, a signaling mechanism for software to respond to hardware corrected machine check error is covered. </span>
<span id="ta_3547" class="t s4_3547">16.1 </span><span id="tb_3547" class="t s4_3547">MACHINE-CHECK ARCHITECTURE </span>
<span id="tc_3547" class="t s3_3547">The Pentium 4, Intel Xeon, Intel Atom, and P6 family processors implement a machine-check architecture that </span>
<span id="td_3547" class="t s3_3547">provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors, ECC </span>
<span id="te_3547" class="t s3_3547">errors, parity errors, cache errors, and TLB errors. It consists of a set of model-specific registers (MSRs) that are </span>
<span id="tf_3547" class="t s3_3547">used to set up machine checking and additional banks of MSRs used for recording errors that are detected. </span>
<span id="tg_3547" class="t s3_3547">The processor signals the detection of an uncorrected machine-check error by generating a machine-check excep- </span>
<span id="th_3547" class="t s3_3547">tion (#MC), which is an abort class exception. The implementation of the machine-check architecture does not </span>
<span id="ti_3547" class="t s3_3547">ordinarily permit the processor to be restarted reliably after generating a machine-check exception. However, the </span>
<span id="tj_3547" class="t s3_3547">machine-check-exception handler can collect information about the machine-check error from the machine-check </span>
<span id="tk_3547" class="t s3_3547">MSRs. </span>
<span id="tl_3547" class="t s3_3547">Starting with 45 nm Intel 64 processor on which CPUID reports DisplayFamily_DisplayModel as 06H_1AH; see the </span>
<span id="tm_3547" class="t s3_3547">CPUID instruction in Chapter 3, “Instruction Set Reference, A-L,” in the Intel </span>
<span id="tn_3547" class="t s5_3547">® </span>
<span id="to_3547" class="t s3_3547">64 and IA-32 Architectures Software </span>
<span id="tp_3547" class="t s3_3547">Developer’s Manual, Volume 2A. The processor can report information on corrected machine-check errors and </span>
<span id="tq_3547" class="t s3_3547">deliver a programmable interrupt for software to respond to MC errors, referred to as corrected machine-check </span>
<span id="tr_3547" class="t s3_3547">error interrupt (CMCI). See Section 16.5 for details. </span>
<span id="ts_3547" class="t s3_3547">Intel 64 processors supporting machine-check architecture and CMCI may also support an additional enhance- </span>
<span id="tt_3547" class="t s3_3547">ment, namely, support for software recovery from certain uncorrected recoverable machine check errors. See </span>
<span id="tu_3547" class="t s3_3547">Section 16.6 for details. </span>
<span id="tv_3547" class="t s4_3547">16.2 </span><span id="tw_3547" class="t s4_3547">COMPATIBILITY WITH PENTIUM </span><span id="tx_3547" class="t s4_3547">PROCESSOR </span>
<span id="ty_3547" class="t s3_3547">The Pentium 4, Intel Xeon, Intel Atom, and P6 family processors support and extend the machine-check exception </span>
<span id="tz_3547" class="t s3_3547">mechanism introduced in the Pentium processor. The Pentium processor reports the following machine-check </span>
<span id="t10_3547" class="t s3_3547">errors: </span>
<span id="t11_3547" class="t s6_3547">• </span><span id="t12_3547" class="t s3_3547">Data parity errors during read cycles. </span>
<span id="t13_3547" class="t s6_3547">• </span><span id="t14_3547" class="t s3_3547">Unsuccessful completion of a bus cycle. </span>
<span id="t15_3547" class="t s3_3547">The above errors are reported using the P5_MC_TYPE and P5_MC_ADDR MSRs (implementation specific for the </span>
<span id="t16_3547" class="t s3_3547">Pentium processor). Use the RDMSR instruction to read these MSRs. See Chapter 2, “Model-Specific Registers </span>
<span id="t17_3547" class="t s3_3547">(MSRs)‚” in the Intel </span>
<span id="t18_3547" class="t s5_3547">® </span>
<span id="t19_3547" class="t s3_3547">64 and IA-32 Architectures Software Developer’s Manual, Volume 4, for the addresses. </span>
<span id="t1a_3547" class="t s3_3547">The machine-check error reporting mechanism that Pentium processors use is similar to that used in Pentium 4, </span>
<span id="t1b_3547" class="t s3_3547">Intel Xeon, Intel Atom, and P6 family processors. When an error is detected, it is recorded in P5_MC_TYPE and </span>
<span id="t1c_3547" class="t s3_3547">P5_MC_ADDR; the processor then generates a machine-check exception (#MC). </span>
<span id="t1d_3547" class="t s3_3547">See Section 16.3.3, “Mapping of the Pentium </span><span id="t1e_3547" class="t s3_3547">Processor Machine-Check Errors to the Machine-Check Architecture,” </span>
<span id="t1f_3547" class="t s3_3547">and Section 16.10.2, “Pentium </span><span id="t1g_3547" class="t s3_3547">Processor Machine-Check Exception Handling,” for information on compatibility </span>
<span id="t1h_3547" class="t s3_3547">between machine-check code written to run on the Pentium processors and code written to run on P6 family </span>
<span id="t1i_3547" class="t s3_3547">processors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
