{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582818163717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582818163726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 15:42:43 2020 " "Processing started: Thu Feb 27 15:42:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582818163726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582818163726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instruction_Memory -c Instruction_Memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instruction_Memory -c Instruction_Memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582818163726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582818164275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582818164276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582818177426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582818177426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582818177459 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 Instruction_Memory.sv(14) " "Net \"ROM.data_a\" at Instruction_Memory.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582818177462 "|Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 Instruction_Memory.sv(14) " "Net \"ROM.waddr_a\" at Instruction_Memory.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582818177463 "|Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 Instruction_Memory.sv(14) " "Net \"ROM.we_a\" at Instruction_Memory.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582818177463 "|Instruction_Memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM " "RAM logic \"ROM\" is uninferred due to inappropriate RAM size" {  } { { "Instruction_Memory.sv" "ROM" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1582818177696 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1582818177696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[1\] GND " "Pin \"read_data_1\[1\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[2\] GND " "Pin \"read_data_1\[2\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[3\] GND " "Pin \"read_data_1\[3\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[4\] GND " "Pin \"read_data_1\[4\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[6\] GND " "Pin \"read_data_1\[6\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[7\] GND " "Pin \"read_data_1\[7\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[8\] GND " "Pin \"read_data_1\[8\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[9\] GND " "Pin \"read_data_1\[9\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[12\] GND " "Pin \"read_data_1\[12\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[14\] GND " "Pin \"read_data_1\[14\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[15\] GND " "Pin \"read_data_1\[15\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[1\] GND " "Pin \"read_data_2\[1\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[2\] GND " "Pin \"read_data_2\[2\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[3\] GND " "Pin \"read_data_2\[3\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[4\] GND " "Pin \"read_data_2\[4\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[6\] GND " "Pin \"read_data_2\[6\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[7\] GND " "Pin \"read_data_2\[7\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[8\] GND " "Pin \"read_data_2\[8\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[9\] GND " "Pin \"read_data_2\[9\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[12\] GND " "Pin \"read_data_2\[12\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[14\] GND " "Pin \"read_data_2\[14\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[15\] GND " "Pin \"read_data_2\[15\]\" is stuck at GND" {  } { { "Instruction_Memory.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/Components/Instruction_Memory/Instruction_Memory.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582818177957 "|Instruction_Memory|read_data_2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582818177957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582818178051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582818178634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582818178634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582818178673 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582818178673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582818178673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582818178673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582818178696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 15:42:58 2020 " "Processing ended: Thu Feb 27 15:42:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582818178696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582818178696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582818178696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582818178696 ""}
