From 097598decd52e4409e4db1577b52a38d44f35b6f Mon Sep 17 00:00:00 2001
From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Date: Thu, 8 Apr 2021 04:34:10 +0300
Subject: [PATCH 293/302] arm64: dts: imx8mp: Update to mipi-csis upstream DT
 bindings

Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
---
 arch/arm64/boot/dts/freescale/imx8mp.dtsi | 26 +++++++++++------------
 1 file changed, 12 insertions(+), 14 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
index 62ac5c025a5f..d47abd9493fa 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
@@ -1864,41 +1864,39 @@
 				};
 
 				mipi_csi_0: csi@32e40000 {
-					compatible = "fsl,imx8mp-mipi-csi", "fsl,imx8mn-mipi-csi";
+					compatible = "fsl,imx8mp-mipi-csi2";
 					reg = <0x32e40000 0x10000>;
 					interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
 					clock-frequency = <500000000>;
-					clocks = <&clk IMX8MP_CLK_MEDIA_CAM1_PIX>,
-						 <&clk IMX8MP_CLK_MEDIA_AXI>,
-						 <&clk IMX8MP_CLK_MEDIA_APB>;
-					clock-names = "mipi_clk", "disp_axi", "disp_apb";
+					clocks = <&clk IMX8MP_CLK_MEDIA_APB>,
+						 <&clk IMX8MP_CLK_MEDIA_CAM1_PIX>,
+						 <&clk IMX8MP_CLK_MEDIA_MIPI_PHY1_REF>,
+						 <&clk IMX8MP_CLK_MEDIA_AXI>;
+					clock-names = "pclk", "wrap", "phy", "axi";
 					assigned-clocks = <&clk IMX8MP_CLK_MEDIA_CAM1_PIX>;
 					assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_1000M>;
 					assigned-clock-rates = <500000000>;
-					bus-width = <4>;
 					csi-gpr = <&mediamix_gasket0>;
 					gpr = <&mediamix_blk_ctl>;
-					no-reset-control;
 					power-domains = <&mipi_phy1_pd>;
 					status = "disabled";
 				};
 
 				mipi_csi_1: csi@32e50000 {
-					compatible = "fsl,imx8mp-mipi-csi", "fsl,imx8mn-mipi-csi";
+					compatible = "fsl,imx8mp-mipi-csi2";
 					reg = <0x32e50000 0x10000>;
 					interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
 					clock-frequency = <266000000>;
-					clocks = <&clk IMX8MP_CLK_MEDIA_CAM2_PIX>,
-						 <&clk IMX8MP_CLK_MEDIA_AXI>,
-						 <&clk IMX8MP_CLK_MEDIA_APB>;
-					clock-names = "mipi_clk", "disp_axi", "disp_apb";
+					clocks = <&clk IMX8MP_CLK_MEDIA_APB>,
+						 <&clk IMX8MP_CLK_MEDIA_CAM2_PIX>,
+						 <&clk IMX8MP_CLK_MEDIA_MIPI_PHY1_REF>,
+						 <&clk IMX8MP_CLK_MEDIA_AXI>;
+					clock-names = "pclk", "wrap", "phy", "axi";
 					assigned-clocks = <&clk IMX8MP_CLK_MEDIA_CAM2_PIX>;
 					assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_266M>;
 					assigned-clock-rates = <266000000>;
-					bus-width = <4>;
 					csi-gpr = <&mediamix_gasket1>;
 					gpr = <&mediamix_blk_ctl>;
-					no-reset-control;
 					power-domains = <&mipi_phy2_pd>;
 					status = "disabled";
 				};
-- 
Regards,

Laurent Pinchart

