Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jan 22 16:31:56 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    6           
TIMING-20  Warning           Non-clocked latch               615         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71145)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3487)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71145)
----------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_arbiter/arbiter_state_q_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_arbiter/arbiter_state_q_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_r_state_q_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_r_state_q_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_w_state_q_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/FSM_sequential_w_state_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/dma_fir_tap_q_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/dma_mode_fir_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/dma_mode_mm_q_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/r_stb_o_q_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_dma/w_stb_o_q_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/data_idx_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_fir_mm/tap_idx_reg[3]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[10]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[11]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[12]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[13]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[14]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[15]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[16]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[17]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[18]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[19]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[20]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[21]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[22]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[2]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[3]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[4]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[5]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[6]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[7]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[8]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/addr_q_reg[9]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[3]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[4]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[5]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[6]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a1_reg[7]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[2]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[3]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[4]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[5]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[6]/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a2_reg[7]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[10]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[11]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[12]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[13]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[14]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[15]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[16]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[17]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[18]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[19]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[1]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[20]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[21]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[22]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[2]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[3]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[4]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[5]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[6]/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[7]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[8]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_a3_reg[9]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[3]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[4]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[5]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[6]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a1_reg[7]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[2]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[3]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[4]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[5]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[6]/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a2_reg[7]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[10]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[11]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[12]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[13]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[14]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[15]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[16]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[17]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[18]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[19]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[1]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[20]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[21]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[22]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[2]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[3]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[4]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[5]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[6]/Q (HIGH)

 There are 289 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[7]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[8]/Q (HIGH)

 There are 353 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank1_fetch_a3_reg[9]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[3]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[4]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[5]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[6]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a1_reg[7]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[2]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[3]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[4]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[5]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[6]/Q (HIGH)

 There are 225 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a2_reg[7]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[10]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[11]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[12]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[13]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[14]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[15]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[16]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[17]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[18]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[19]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[1]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[20]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[21]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[22]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[7]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[8]/Q (HIGH)

 There are 257 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank2_fetch_a3_reg[9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a1_reg[7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[22]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[2]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[3]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[4]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[5]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[6]/Q (HIGH)

 There are 129 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a2_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[3]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[4]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[5]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[6]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank3_fetch_a3_reg[7]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/fetch_count_q_reg[0]/Q (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/fetch_count_q_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/out_valid_q_reg/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_bank_reg[0]/Q (HIGH)

 There are 384 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_bank_reg[1]/Q (HIGH)

 There are 581 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/ready_q_reg/Q (HIGH)

 There are 581 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/refresh_flag_q_reg/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[0][9]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[1][9]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[2][9]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_addr_q_reg[3][9]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[0]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[1]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[2]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/row_open_q_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[10]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[11]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[12]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[13]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[14]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[15]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[16]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[17]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[18]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[19]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[20]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[21]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[22]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[7]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[8]/Q (HIGH)

 There are 325 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_rw_q_reg/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[0]/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[1]/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[2]/Q (HIGH)

 There are 583 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/state_q_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]_rep__0/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]_rep/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]_rep__0/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_wr_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rValid_reg_inv/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3487)
---------------------------------------------------
 There are 3487 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.330        0.000                      0                14584        0.025        0.000                      0                14584       11.250        0.000                       0                  5826  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.233        0.000                      0                14069        0.025        0.000                      0                14069       11.250        0.000                       0                  5826  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.330        0.000                      0                  515        0.714        0.000                      0                  515  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.483ns  (logic 0.375ns (6.839%)  route 5.108ns (93.161%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 27.876 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        2.319    16.113    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X28Y109        LUT6 (Prop_lut6_I3_O)        0.124    16.237 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           0.871    17.107    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]
    SLICE_X28Y115        LUT1 (Prop_lut1_I0_O)        0.150    17.257 f  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           0.726    17.983    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias_1
    SLICE_X28Y109        FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.697    27.876    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X28Y109        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000    27.876    
                         clock uncertainty           -0.377    27.500    
    SLICE_X28Y109        FDRE (Setup_fdre_C_D)       -0.283    27.217    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         27.217    
                         arrival time                         -17.983    
  -------------------------------------------------------------------
                         slack                                  9.233    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.319ns  (logic 0.342ns (6.430%)  route 4.977ns (93.570%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 27.876 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 12.500 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    13.693    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101    13.794 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        2.338    16.132    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X30Y110        LUT6 (Prop_lut6_I3_O)        0.124    16.256 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           0.820    17.076    design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]
    SLICE_X39Y110        LUT1 (Prop_lut1_I0_O)        0.117    17.193 f  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[0]_hold_fix/O
                         net (fo=1, routed)           0.626    17.819    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_o[0]_hold_fix_1_alias
    SLICE_X30Y110        FDRE                                         f  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.697    27.876    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X30Y110        FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000    27.876    
                         clock uncertainty           -0.377    27.500    
    SLICE_X30Y110        FDRE (Setup_fdre_C_D)       -0.239    27.261    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         27.261    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             10.734ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.097ns  (logic 2.794ns (21.333%)  route 10.303ns (78.667%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT6=8)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.920ns = ( 27.920 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 f  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.639    14.192    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X65Y130        LUT6 (Prop_lut6_I5_O)        0.124    14.316 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          1.069    15.384    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_5
    SLICE_X56Y129        LUT3 (Prop_lut3_I1_O)        0.150    15.534 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, routed)           0.747    16.281    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X3Y53         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.740    27.920    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y53         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.247    28.166    
                         clock uncertainty           -0.377    27.790    
    RAMB18_X3Y53         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.774    27.016    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         27.016    
                         arrival time                         -16.281    
  -------------------------------------------------------------------
                         slack                                 10.734    

Slack (MET) :             10.821ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.468ns  (logic 2.996ns (22.246%)  route 10.472ns (77.754%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 27.807 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 r  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.127    14.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X67Y132        LUT5 (Prop_lut5_I0_O)        0.150    14.830 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=40, routed)          0.546    15.376    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready
    SLICE_X57Y131        LUT4 (Prop_lut4_I0_O)        0.326    15.702 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1/O
                         net (fo=32, routed)          0.950    16.652    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_5
    SLICE_X53Y128        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.628    27.807    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/clock
    SLICE_X53Y128        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]/C
                         clock pessimism              0.247    28.054    
                         clock uncertainty           -0.377    27.677    
    SLICE_X53Y128        FDRE (Setup_fdre_C_CE)      -0.205    27.472    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]
  -------------------------------------------------------------------
                         required time                         27.472    
                         arrival time                         -16.652    
  -------------------------------------------------------------------
                         slack                                 10.821    

Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.458ns  (logic 2.768ns (20.567%)  route 10.690ns (79.433%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 27.893 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 r  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.761    14.314    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X61Y136        LUT5 (Prop_lut5_I0_O)        0.124    14.438 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.892    15.330    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_5
    SLICE_X64Y130        LUT2 (Prop_lut2_I1_O)        0.124    15.454 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.189    16.642    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_588
    SLICE_X64Y142        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.714    27.893    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X64Y142        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[17]/C
                         clock pessimism              0.247    28.140    
                         clock uncertainty           -0.377    27.763    
    SLICE_X64Y142        FDRE (Setup_fdre_C_CE)      -0.205    27.558    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[17]
  -------------------------------------------------------------------
                         required time                         27.558    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.458ns  (logic 2.768ns (20.567%)  route 10.690ns (79.433%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 27.893 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 r  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.761    14.314    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X61Y136        LUT5 (Prop_lut5_I0_O)        0.124    14.438 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.892    15.330    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_5
    SLICE_X64Y130        LUT2 (Prop_lut2_I1_O)        0.124    15.454 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.189    16.642    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_588
    SLICE_X64Y142        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.714    27.893    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X64Y142        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[19]/C
                         clock pessimism              0.247    28.140    
                         clock uncertainty           -0.377    27.763    
    SLICE_X64Y142        FDRE (Setup_fdre_C_CE)      -0.205    27.558    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[19]
  -------------------------------------------------------------------
                         required time                         27.558    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             10.916ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.458ns  (logic 2.768ns (20.567%)  route 10.690ns (79.433%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 27.893 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 r  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         0.761    14.314    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X61Y136        LUT5 (Prop_lut5_I0_O)        0.124    14.438 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3/O
                         net (fo=33, routed)          0.892    15.330    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_3_n_5
    SLICE_X64Y130        LUT2 (Prop_lut2_I1_O)        0.124    15.454 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_mepc[31]_i_1/O
                         net (fo=32, routed)          1.189    16.642    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache_n_588
    SLICE_X64Y142        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.714    27.893    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X64Y142        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[22]/C
                         clock pessimism              0.247    28.140    
                         clock uncertainty           -0.377    27.763    
    SLICE_X64Y142        FDRE (Setup_fdre_C_CE)      -0.205    27.558    design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc_reg[22]
  -------------------------------------------------------------------
                         required time                         27.558    
                         arrival time                         -16.642    
  -------------------------------------------------------------------
                         slack                                 10.916    

Slack (MET) :             10.965ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.325ns  (logic 2.996ns (22.485%)  route 10.329ns (77.515%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 27.808 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 r  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.127    14.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X67Y132        LUT5 (Prop_lut5_I0_O)        0.150    14.830 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=40, routed)          0.546    15.376    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready
    SLICE_X57Y131        LUT4 (Prop_lut4_I0_O)        0.326    15.702 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1/O
                         net (fo=32, routed)          0.807    16.509    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_5
    SLICE_X53Y130        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.629    27.808    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/clock
    SLICE_X53Y130        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]/C
                         clock pessimism              0.247    28.055    
                         clock uncertainty           -0.377    27.678    
    SLICE_X53Y130        FDRE (Setup_fdre_C_CE)      -0.205    27.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]
  -------------------------------------------------------------------
                         required time                         27.473    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                 10.965    

Slack (MET) :             10.965ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.325ns  (logic 2.996ns (22.485%)  route 10.329ns (77.515%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 27.808 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 r  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.127    14.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X67Y132        LUT5 (Prop_lut5_I0_O)        0.150    14.830 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=40, routed)          0.546    15.376    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready
    SLICE_X57Y131        LUT4 (Prop_lut4_I0_O)        0.326    15.702 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1/O
                         net (fo=32, routed)          0.807    16.509    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_5
    SLICE_X53Y130        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.629    27.808    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/clock
    SLICE_X53Y130        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[3]/C
                         clock pessimism              0.247    28.055    
                         clock uncertainty           -0.377    27.678    
    SLICE_X53Y130        FDRE (Setup_fdre_C_CE)      -0.205    27.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[3]
  -------------------------------------------------------------------
                         required time                         27.473    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                 10.965    

Slack (MET) :             10.965ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.325ns  (logic 2.996ns (22.485%)  route 10.329ns (77.515%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 27.808 - 25.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.890     3.184    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/clock
    SLICE_X58Y121        FDRE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y121        FDRE (Prop_fdre_C_Q)         0.518     3.702 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/saved_addr_q_reg[9]/Q
                         net (fo=28, routed)          2.064     5.766    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/p_0_in[1]
    SLICE_X65Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.890 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112/O
                         net (fo=1, routed)           0.931     6.821    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_112_n_5
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.945 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68/O
                         net (fo=1, routed)           0.000     6.945    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_68_n_5
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.458 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.458    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_26_n_5
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.712 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/prefetch_data_reg[31]_i_10/CO[0]
                         net (fo=10, routed)          0.876     8.588    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/bank0_fetch_d31
    SLICE_X58Y106        LUT3 (Prop_lut3_I1_O)        0.367     8.955 f  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6/O
                         net (fo=1, routed)           0.520     9.475    design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_6_n_5
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_sdram_controller/input_buffer_reg[31]_i_3/O
                         net (fo=60, routed)          1.308    10.907    design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_13
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.124    11.031 r  design_1_i/caravel_0/inst/mprj/u_arbiter/decode_to_execute_DO_EBREAK_i_16/O
                         net (fo=1, routed)           0.736    11.767    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.124    11.891 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13/O
                         net (fo=1, routed)           0.597    12.488    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_13_n_5
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.124    12.612 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_6/O
                         net (fo=89, routed)          0.817    13.429    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_2
    SLICE_X60Y127        LUT6 (Prop_lut6_I3_O)        0.124    13.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=113, routed)         1.127    14.680    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X67Y132        LUT5 (Prop_lut5_I0_O)        0.150    14.830 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1/O
                         net (fo=40, routed)          0.546    15.376    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready
    SLICE_X57Y131        LUT4 (Prop_lut4_I0_O)        0.326    15.702 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1/O
                         net (fo=32, routed)          0.807    16.509    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_5
    SLICE_X53Y130        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.629    27.808    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/clock
    SLICE_X53Y130        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[5]/C
                         clock pessimism              0.247    28.055    
                         clock uncertainty           -0.377    27.678    
    SLICE_X53Y130        FDRE (Setup_fdre_C_CE)      -0.205    27.473    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[5]
  -------------------------------------------------------------------
                         required time                         27.473    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                 10.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.898%)  route 0.173ns (55.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.173     1.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.306%)  route 0.190ns (53.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.625     0.961    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    SLICE_X50Y129        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164     1.125 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg_reg[5]/Q
                         net (fo=1, routed)           0.190     1.315    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_o_rsp_data[5]
    SLICE_X42Y128        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.898     1.264    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X42Y128        FDRE                                         r  design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[5]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X42Y128        FDRE (Hold_fdre_C_D)         0.059     1.284    design_1_i/caravel_0/inst/soc/core/mgmtsoc_vexriscv_debug_bus_dat_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.575     1.888    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y90         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     2.029 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][16]/Q
                         net (fo=1, routed)           0.108     2.136    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg_0[16]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.887     2.602    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/Sys_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.947    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     2.102    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.575     1.888    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y90         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     2.029 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][18]/Q
                         net (fo=1, routed)           0.108     2.136    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg_0[18]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.887     2.602    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/Sys_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.947    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     2.102    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.575     1.888    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y90         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     2.029 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][20]/Q
                         net (fo=1, routed)           0.108     2.136    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg_0[20]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.887     2.602    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/Sys_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.947    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     2.102    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.575     1.888    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y90         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDCE (Prop_fdce_C_Q)         0.141     2.029 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[1][22]/Q
                         net (fo=1, routed)           0.108     2.136    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg_0[22]
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.887     2.602    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/Sys_clk
    RAMB36_X3Y18         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.947    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     2.102    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.576     1.889    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y96         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     2.030 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][10]/Q
                         net (fo=1, routed)           0.108     2.137    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg_0[10]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.888     2.603    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/Sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.948    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     2.103    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.576     1.889    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y96         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     2.030 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][12]/Q
                         net (fo=1, routed)           0.108     2.137    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg_0[12]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.888     2.603    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/Sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.948    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     2.103    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.576     1.889    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y95         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDCE (Prop_fdce_C_Q)         0.141     2.030 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][16]/Q
                         net (fo=1, routed)           0.108     2.137    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg_0[16]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.888     2.603    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/Sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.948    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.155     2.103    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.692     1.028    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.073 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.214     1.287    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.313 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.577     1.890    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Sys_clk
    SLICE_X55Y98         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.141     2.031 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/bdi_reg[2][17]/Q
                         net (fo=1, routed)           0.107     2.137    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg_0[17]
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.026     1.392    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y50         LUT2 (Prop_lut2_I0_O)        0.056     1.448 r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/RAM_reg_i_4__0/O
                         net (fo=1, routed)           0.238     1.685    design_1_i/caravel_0/inst_n_52
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.714 r  design_1_i/caravel_0/RAM_reg_i_1__4/O
                         net (fo=231, routed)         0.888     2.603    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/Sys_clk
    RAMB36_X3Y19         RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
                         clock pessimism             -0.655     1.948    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     2.103    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y17   design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y18   design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y19   design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y20   design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/Bank3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y50   design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y50   design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y51   design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X2Y51   design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y53   design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y53   design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X38Y51   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y110  design_1_i/caravel_0/inst/mprj/data_RAM/RAM_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.580ns (9.203%)  route 5.722ns (90.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 15.139 - 12.500 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         2.831     9.247    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/mprj_reset
    SLICE_X50Y84         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.460    15.139    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X50Y84         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.129    15.268    
                         clock uncertainty           -0.377    14.891    
    SLICE_X50Y84         FDCE (Recov_fdce_C_CLR)     -0.314    14.577    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             14.702ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_r_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 0.580ns (6.211%)  route 8.759ns (93.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 27.639 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         5.867    12.284    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/mprj_reset
    SLICE_X51Y84         FDCE                                         f  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.460    27.639    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/clock
    SLICE_X51Y84         FDCE                                         r  design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_r_reg/C
                         clock pessimism              0.129    27.768    
                         clock uncertainty           -0.377    27.391    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    26.986    design_1_i/caravel_0/inst/mprj/u_sdram/user_bram/iCKe_r_reg
  -------------------------------------------------------------------
                         required time                         26.986    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                 14.702    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[22]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[25]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[26]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[27]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[28]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[29]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[30]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    

Slack (MET) :             16.340ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.890ns  (logic 0.580ns (7.351%)  route 7.310ns (92.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 27.828 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.651     2.945    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X45Y93         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=13, routed)          2.891     6.292    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124     6.416 f  design_1_i/caravel_0/inst/housekeeping/int_rst_i_2/O
                         net (fo=440, routed)         4.419    10.835    design_1_i/caravel_0/inst/mprj/uart/receive/mprj_reset
    SLICE_X49Y109        FDCE                                         f  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        1.649    27.828    design_1_i/caravel_0/inst/mprj/uart/receive/clock
    SLICE_X49Y109        FDCE                                         r  design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[31]/C
                         clock pessimism              0.129    27.957    
                         clock uncertainty           -0.377    27.580    
    SLICE_X49Y109        FDCE (Recov_fdce_C_CLR)     -0.405    27.175    design_1_i/caravel_0/inst/mprj/uart/receive/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         27.175    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                 16.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.681%)  route 0.472ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.297     1.574    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X36Y51         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y51         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.681%)  route 0.472ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.297     1.574    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X36Y51         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y51         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X36Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.681%)  route 0.472ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.297     1.574    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X36Y51         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y51         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X36Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.681%)  route 0.472ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.297     1.574    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X36Y51         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y51         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X36Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     0.856    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.534%)  route 0.454ns (68.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.278     1.555    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y52         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y52         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.534%)  route 0.454ns (68.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.278     1.555    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y52         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y52         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.534%)  route 0.454ns (68.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.278     1.555    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y52         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y52         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.209ns (31.534%)  route 0.454ns (68.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.278     1.555    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X39Y52         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y52         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X39Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     0.832    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.681%)  route 0.472ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.297     1.574    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X37Y51         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y51         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X37Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.681%)  route 0.472ns (69.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.557     0.893    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y57         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.232    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X34Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.277 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.297     1.574    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X37Y51         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5601, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y51         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X37Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.739    





