
*** Running vivado
    with args -log calc_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source calc_top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source calc_top.tcl -notrace
Command: synth_design -top calc_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 272.762 ; gain = 66.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calc_top' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_top_rtl.vhd:21]
INFO: [Synth 8-3491] module 'io_ctrl' declared at 'C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/io_ctrl.vhd:21' bound to instance 'io_ctrl_uut' of component 'io_ctrl' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_top_rtl.vhd:95]
INFO: [Synth 8-638] synthesizing module 'io_ctrl' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/io_ctrl_rtl.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/io_ctrl_rtl.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'io_ctrl' (1#1) [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/io_ctrl_rtl.vhd:21]
INFO: [Synth 8-3491] module 'calc' declared at 'C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl.vhd:23' bound to instance 'calc_uut' of component 'calc' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_top_rtl.vhd:112]
INFO: [Synth 8-638] synthesizing module 'calc' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'calc' (2#1) [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_ctrl_rtl.vhd:21]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/alu.vhd:21' bound to instance 'alu_uut' of component 'alu' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_top_rtl.vhd:134]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/alu_rtl.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'alu' (3#1) [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/alu_rtl.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'calc_top' (4#1) [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/calc_top_rtl.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 310.180 ; gain = 103.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 310.180 ; gain = 103.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/calculator/impl/horvath_calc/horvath_calc.srcs/constrs_1/new/calc_constraints.xdc]
Finished Parsing XDC File [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/calculator/impl/horvath_calc/horvath_calc.srcs/constrs_1/new/calc_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/calculator/impl/horvath_calc/horvath_calc.srcs/constrs_1/new/calc_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 603.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'calc'
INFO: [Synth 8-5544] ROM "s_dig3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_dig1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_op1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_op2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_optype" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 's_overflow_reg' into 's_sign_reg' [C:/Users/Michael/Desktop/Elektronik/Sommersemester_2022/CHIP/horvath_calc/vhdl/alu_rtl.vhd:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               op1_state |                              000 |                              000
               op2_state |                              001 |                              001
         operation_state |                              010 |                              010
         calculate_state |                              011 |                              011
            result_state |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'calc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 7     
	  18 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module calc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 7     
	  18 Input      8 Bit        Muxes := 4     
	  18 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "calc_uut/s_dig3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "calc_uut/s_dig2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "calc_uut/s_dig1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 603.719 ; gain = 397.227

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[0]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[1]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[2]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[3]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[4]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[5]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[6]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[7]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[8]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[9]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[10]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[11]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[12]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_led_reg[13]' (FDCE) to 'calc_uut/s_led_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\calc_uut/s_led_reg[14] )
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[16]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[17]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[18]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[19]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[20]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[21]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[22]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[23]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[24]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[25]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[26]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[27]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[28]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[29]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[30]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (alu_uut/s_op_counter_reg[31]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[14]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[13]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[12]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[11]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[10]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[9]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[8]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[7]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[6]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[5]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[4]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[3]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[2]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[1]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_led_reg[0]) is unused and will be removed from module calc_top.
INFO: [Synth 8-3886] merging instance 'calc_uut/s_dig3_reg[7]' (FDCE) to 'calc_uut/s_dig1_reg[7]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_dig1_reg[7]' (FDCE) to 'calc_uut/s_dig2_reg[7]'
INFO: [Synth 8-3886] merging instance 'calc_uut/s_dig2_reg[7]' (FDCE) to 'calc_uut/s_dig0_reg[7]'
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_dig1_reg[7]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_dig3_reg[7]) is unused and will be removed from module calc_top.
WARNING: [Synth 8-3332] Sequential element (calc_uut/s_dig2_reg[7]) is unused and will be removed from module calc_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 603.719 ; gain = 397.227

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    34|
|4     |LUT2   |    82|
|5     |LUT3   |    13|
|6     |LUT4   |    85|
|7     |LUT5   |    33|
|8     |LUT6   |    88|
|9     |FDCE   |   150|
|10    |FDPE   |    16|
|11    |FDRE   |    48|
|12    |FDSE   |     1|
|13    |IBUF   |    22|
|14    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------+------+
|      |Instance      |Module  |Cells |
+------+--------------+--------+------+
|1     |top           |        |   638|
|2     |  alu_uut     |alu     |   294|
|3     |  calc_uut    |calc    |   171|
|4     |  io_ctrl_uut |io_ctrl |   122|
+------+--------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 603.719 ; gain = 103.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 603.719 ; gain = 397.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 603.719 ; gain = 397.227
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 603.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 01 15:53:21 2022...
