// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\controllerPeripheralHdlAdi\controllerHdl\controllerHdl_Phase_Voltages_To_Compare_Values.v
// Created: 2014-09-08 14:12:04
// 
// Generated by MATLAB 8.2 and HDL Coder 3.3
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: controllerHdl_Phase_Voltages_To_Compare_Values
// Source Path: controllerHdl/Phase_Voltages_To_Compare_Values
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module controllerHdl_Phase_Voltages_To_Compare_Values
          (
           V_0,
           V_1,
           V_2,
           C_0,
           C_1,
           C_2
          );


  input   signed [19:0] V_0;  // sfix20_En12
  input   signed [19:0] V_1;  // sfix20_En12
  input   signed [19:0] V_2;  // sfix20_En12
  output  [15:0] C_0;  // uint16
  output  [15:0] C_1;  // uint16
  output  [15:0] C_2;  // uint16


  wire signed [19:0] V [0:2];  // sfix20_En12 [3]
  wire signed [19:0] Half_Bus_Voltage_out1;  // sfix20_En12
  wire signed [20:0] Add2_v;  // sfix21_En12
  wire signed [20:0] Add2_add_cast;  // sfix21_En12
  wire signed [20:0] Add2_add_temp;  // sfix21_En12
  wire signed [20:0] Add2_add_cast_1;  // sfix21_En12
  wire signed [20:0] Add2_add_temp_1;  // sfix21_En12
  wire signed [20:0] Add2_add_cast_2;  // sfix21_En12
  wire signed [20:0] Add2_add_temp_2;  // sfix21_En12
  wire signed [19:0] Add2_out1 [0:2];  // sfix20_En12 [3]
  wire signed [39:0] Voltage_To_PWM_Compare_Units_out1 [0:2];  // sfix40_En24 [3]
  wire signed [39:0] Saturation1_out1 [0:2];  // sfix40_En24 [3]
  wire [15:0] pwm_compare [0:2];  // uint16 [3]


  assign V[0] = V_0;
  assign V[1] = V_1;
  assign V[2] = V_2;

  // <S5>/Half_Bus_Voltage
  assign Half_Bus_Voltage_out1 = 20'sb00000110000000000000;



  // <S5>/Add2
  assign Add2_v = Half_Bus_Voltage_out1;
  assign Add2_add_cast = V[0];
  assign Add2_add_temp = Add2_add_cast + Add2_v;
  assign Add2_out1[0] = Add2_add_temp[19:0];
  assign Add2_add_cast_1 = V[1];
  assign Add2_add_temp_1 = Add2_add_cast_1 + Add2_v;
  assign Add2_out1[1] = Add2_add_temp_1[19:0];
  assign Add2_add_cast_2 = V[2];
  assign Add2_add_temp_2 = Add2_add_cast_2 + Add2_v;
  assign Add2_out1[2] = Add2_add_temp_2[19:0];



  // <S5>/Voltage_To_PWM_Compare_Units
  assign Voltage_To_PWM_Compare_Units_out1[0] = 341333 * Add2_out1[0];
  assign Voltage_To_PWM_Compare_Units_out1[1] = 341333 * Add2_out1[1];
  assign Voltage_To_PWM_Compare_Units_out1[2] = 341333 * Add2_out1[2];



  // <S5>/Saturation1
  assign Saturation1_out1[0] = (Voltage_To_PWM_Compare_Units_out1[0] > 40'sh03E8000000 ? 40'sh03E8000000 :
              (Voltage_To_PWM_Compare_Units_out1[0] < 40'sh0000000000 ? 40'sh0000000000 :
              Voltage_To_PWM_Compare_Units_out1[0]));
  assign Saturation1_out1[1] = (Voltage_To_PWM_Compare_Units_out1[1] > 40'sh03E8000000 ? 40'sh03E8000000 :
              (Voltage_To_PWM_Compare_Units_out1[1] < 40'sh0000000000 ? 40'sh0000000000 :
              Voltage_To_PWM_Compare_Units_out1[1]));
  assign Saturation1_out1[2] = (Voltage_To_PWM_Compare_Units_out1[2] > 40'sh03E8000000 ? 40'sh03E8000000 :
              (Voltage_To_PWM_Compare_Units_out1[2] < 40'sh0000000000 ? 40'sh0000000000 :
              Voltage_To_PWM_Compare_Units_out1[2]));



  // <S5>/Data Type Conversion1
  assign pwm_compare[0] = Saturation1_out1[0][39:24];
  assign pwm_compare[1] = Saturation1_out1[1][39:24];
  assign pwm_compare[2] = Saturation1_out1[2][39:24];



  assign C_0 = pwm_compare[0];

  assign C_1 = pwm_compare[1];

  assign C_2 = pwm_compare[2];

endmodule  // controllerHdl_Phase_Voltages_To_Compare_Values

