GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-slave.v'
Analyzing Verilog file 'C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-top.v'
Compiling module 'spi_top'("C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-top.v":2)
Compiling module 'Gowin_OSC'("C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\gowin_osc\gowin_osc.v":9)
Compiling module 'Gowin_PLLVR'("C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module 'spi_slaver'("C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-slave.v":5)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 7("C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-top.v":46)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\src\spi-top.v":48)
NOTE  (EX0101) : Current top module is "spi_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\impl\gwsynthesis\spi-blink.vg" completed
[100%] Generate report file "C:\Users\hrbea\Desktop\motorController\github\T-FPGA\example\FPGA\spi-blink\impl\gwsynthesis\spi-blink_syn.rpt.html" completed
GowinSynthesis finish
