<html><body><samp><pre>
<!@TC:1706387774>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7SVNV87

# Sat Jan 27 21:36:14 2024

#Implementation: Project6_MemoryGame_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1706387774> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1706387774> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1706387774> | Setting time resolution to ps
@N: : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\project6.vhdl:4:7:4:24:@N::@XP_MSG">project6.vhdl(4)</a><!@TM:1706387774> | Top entity is set to State_Machine_Top.
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\count_and_toggle.vhdl:25:36:25:44:@W:CD266:@XP_MSG">count_and_toggle.vhdl(25)</a><!@TM:1706387774> | o_toggle is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\project6.vhdl:4:7:4:24:@N:CD630:@XP_MSG">project6.vhdl(4)</a><!@TM:1706387774> | Synthesizing work.state_machine_top.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Binary_To_7Segment.vhdl:4:7:4:25:@N:CD630:@XP_MSG">Binary_To_7Segment.vhdl(4)</a><!@TM:1706387774> | Synthesizing work.binary_to_7segment.rtl.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Binary_To_7Segment.vhdl:58:16:58:30:@N:CD604:@XP_MSG">Binary_To_7Segment.vhdl(58)</a><!@TM:1706387774> | OTHERS clause is not synthesized.
Post processing for work.binary_to_7segment.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\State_Machine_Game.vhdl:5:7:5:25:@N:CD630:@XP_MSG">State_Machine_Game.vhdl(5)</a><!@TM:1706387774> | Synthesizing work.state_machine_game.rtl.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\State_Machine_Game.vhdl:26:19:26:21:@N:CD231:@XP_MSG">State_Machine_Game.vhdl(26)</a><!@TM:1706387774> | Using onehot encoding for type t_sm_main. For example, enumeration start is mapped to "1000000".
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\State_Machine_Game.vhdl:104:20:104:34:@N:CD604:@XP_MSG">State_Machine_Game.vhdl(104)</a><!@TM:1706387774> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\LFSR_22.vhdl:4:7:4:14:@N:CD630:@XP_MSG">LFSR_22.vhdl(4)</a><!@TM:1706387774> | Synthesizing work.lfsr_22.rtl.
Post processing for work.lfsr_22.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project5\count_and_toggle.vhdl:5:7:5:23:@N:CD630:@XP_MSG">count_and_toggle.vhdl(5)</a><!@TM:1706387774> | Synthesizing work.count_and_toggle.rtl.
Post processing for work.count_and_toggle.rtl
Post processing for work.state_machine_game.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project4\Debounce_Filter.vhdl:5:7:5:22:@N:CD630:@XP_MSG">Debounce_Filter.vhdl(5)</a><!@TM:1706387774> | Synthesizing work.debounce_filter.rtl.
Post processing for work.debounce_filter.rtl
Post processing for work.state_machine_top.rtl
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\State_Machine_Game.vhdl:45:8:45:10:@N:CL201:@XP_MSG">State_Machine_Game.vhdl(45)</a><!@TM:1706387774> | Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 27 21:36:14 2024

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1706387774> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\project6.vhdl:4:7:4:24:@N:NF107:@XP_MSG">project6.vhdl(4)</a><!@TM:1706387774> | Selected library: work cell: State_Machine_Top view rtl as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\project6.vhdl:4:7:4:24:@N:NF107:@XP_MSG">project6.vhdl(4)</a><!@TM:1706387774> | Selected library: work cell: State_Machine_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 27 21:36:14 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 27 21:36:14 2024

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1706387776> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\project6.vhdl:4:7:4:24:@N:NF107:@XP_MSG">project6.vhdl(4)</a><!@TM:1706387776> | Selected library: work cell: State_Machine_Top view rtl as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\project6.vhdl:4:7:4:24:@N:NF107:@XP_MSG">project6.vhdl(4)</a><!@TM:1706387776> | Selected library: work cell: State_Machine_Top view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jan 27 21:36:16 2024

###########################################################]
Pre-mapping Report

# Sat Jan 27 21:36:16 2024

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\Go_Board_Clock_Constraint.sdc
Linked File: <a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Project6_MemoryGame\Project6_MemoryGame_Implmnt\Project6_MemoryGame_scck.rpt:@XP_FILE">Project6_MemoryGame_scck.rpt</a>
Printing clock  summary report in "D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Project6_MemoryGame\Project6_MemoryGame_Implmnt\Project6_MemoryGame_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1706387776> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1706387776> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist State_Machine_Top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
i_Clk     25.0 MHz      40.000        declared     default_clkgroup     167  
=============================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1706387776> | Writing default property annotation file D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Project6_MemoryGame\Project6_MemoryGame_Implmnt\Project6_MemoryGame.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine r_SM_Main[0:6] (in view: work.State_Machine_Game(rtl))
original code -> new code
   0000001 -> 000
   0000010 -> 001
   0000100 -> 010
   0001000 -> 011
   0010000 -> 100
   0100000 -> 101
   1000000 -> 110
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 27 21:36:16 2024

###########################################################]
Map & Optimize Report

# Sat Jan 27 21:36:16 2024

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1706387777> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1706387777> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1706387777> | Auto Constrain mode is disabled because clocks are defined in the SDC file 

            i_Clk

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project6\binary_to_7segment.vhdl:25:12:25:16:@W:FA239:@XP_MSG">binary_to_7segment.vhdl(25)</a><!@TM:1706387777> | ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project6\binary_to_7segment.vhdl:25:12:25:16:@W:FA239:@XP_MSG">binary_to_7segment.vhdl(25)</a><!@TM:1706387777> | ROM r_Hex_Encoding_17[6:0] (in view: work.Binary_To_7Segment(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project6\binary_to_7segment.vhdl:25:12:25:16:@N:MO106:@XP_MSG">binary_to_7segment.vhdl(25)</a><!@TM:1706387777> | Found ROM .delname. (in view: work.Binary_To_7Segment(rtl)) with 16 words by 7 bits.
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW1.r_Count[17:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW1.r_State is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW2.r_Count[17:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW2.r_State is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW3.r_Count[17:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW3.r_State is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW4.r_Count[17:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Debounce_SW4.r_State is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project5\count_and_toggle.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">count_and_toggle.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Game_Inst.Count_Inst.r_Counter[22:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project5\count_and_toggle.vhdl:22:8:22:10:@W:FX1039:@XP_MSG">count_and_toggle.vhdl(22)</a><!@TM:1706387777> | User-specified initial value defined for instance Game_Inst.Count_Inst.o_Toggle is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine r_SM_Main[0:6] (in view: work.State_Machine_Game(rtl))
original code -> new code
   0000001 -> 000
   0000010 -> 001
   0000100 -> 010
   0001000 -> 011
   0010000 -> 100
   0100000 -> 101
   1000000 -> 110

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    27.13ns		 243 /       163
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@A:BN291:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | Boundary register Debounce_SW4.r_State (in view: work.State_Machine_Top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@A:BN291:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | Boundary register Debounce_SW3.r_State (in view: work.State_Machine_Top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@A:BN291:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | Boundary register Debounce_SW2.r_State (in view: work.State_Machine_Top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project4\debounce_filter.vhdl:22:8:22:10:@A:BN291:@XP_MSG">debounce_filter.vhdl(22)</a><!@TM:1706387777> | Boundary register Debounce_SW1.r_State (in view: work.State_Machine_Top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="d:\git\fpga_nandland\gettingstartedwithfpgasbook\project6\project6.vhdl:6:8:6:13:@N:FX1016:@XP_MSG">project6.vhdl(6)</a><!@TM:1706387777> | SB_GB_IO inserted on the port i_Clk.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1706387777> | SB_GB inserted on the net N_83_i. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1706387777> | SB_GB inserted on the net N_36. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1706387777> | SB_GB inserted on the net N_38. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1706387777> | SB_GB inserted on the net N_40. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1706387777> | SB_GB inserted on the net N_42. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 163 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance               
-------------------------------------------------------------------------------------------------------
<a href="@|S:i_Clk_ibuf_gb_io@|E:Scoreboard.r_Hex_Encoding_i[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       i_Clk_ibuf_gb_io     SB_GB_IO               163        Scoreboard.r_Hex_Encoding_i[0]
=======================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 141MB)

Writing Analyst data base D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Project6_MemoryGame\Project6_MemoryGame_Implmnt\synwork\Project6_MemoryGame_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1706387777> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1706387777> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1706387777> | Writing EDF file: D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Project6_MemoryGame\Project6_MemoryGame_Implmnt\Project6_MemoryGame.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1706387777> | Found clock i_Clk with period 40.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Jan 27 21:36:17 2024
#


Top view:               State_Machine_Top
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\Go_Board_Clock_Constraint.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1706387777> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1706387777> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 23.468

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
i_Clk              25.0 MHz      60.5 MHz      40.000        16.532        23.468     declared     default_clkgroup
===================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
i_Clk     i_Clk   |  40.000      23.468  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: i_Clk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                             Arrival           
Instance                     Reference     Type        Pin     Net                Time        Slack 
                             Clock                                                                  
----------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]         i_Clk         SB_DFF      Q       r_Index[0]         0.540       23.468
Game_Inst.r_Pattern_0[1]     i_Clk         SB_DFFE     Q       r_Pattern_0[1]     0.540       23.538
Game_Inst.r_Pattern_1[1]     i_Clk         SB_DFFE     Q       r_Pattern_1[1]     0.540       23.566
Game_Inst.r_Pattern_0[0]     i_Clk         SB_DFFE     Q       r_Pattern_0[0]     0.540       23.601
Game_Inst.r_Pattern_2[1]     i_Clk         SB_DFFE     Q       r_Pattern_2[1]     0.540       23.601
Game_Inst.r_Pattern_1[0]     i_Clk         SB_DFFE     Q       r_Pattern_1[0]     0.540       23.629
Game_Inst.r_Pattern_3[1]     i_Clk         SB_DFFE     Q       r_Pattern_3[1]     0.540       23.629
Game_Inst.r_Pattern_2[0]     i_Clk         SB_DFFE     Q       r_Pattern_2[0]     0.540       23.664
Game_Inst.r_Pattern_3[0]     i_Clk         SB_DFFE     Q       r_Pattern_3[0]     0.540       23.692
Game_Inst.r_Index[1]         i_Clk         SB_DFF      Q       r_Index[1]         0.540       25.218
====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                       Starting                                              Required           
Instance                               Reference     Type        Pin     Net                 Time         Slack 
                                       Clock                                                                    
----------------------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]                   i_Clk         SB_DFF      D       r_Index             39.895       23.468
Game_Inst.r_Index[1]                   i_Clk         SB_DFF      D       r_Index_0           39.895       23.559
Game_Inst.r_Index[2]                   i_Clk         SB_DFF      D       r_Index_1           39.895       23.559
Game_Inst.r_SM_Main[0]                 i_Clk         SB_DFF      D       N_318_0             39.895       27.009
Game_Inst.r_SM_Main[2]                 i_Clk         SB_DFF      D       N_322_0             39.895       27.009
Game_Inst.r_SM_Main[1]                 i_Clk         SB_DFF      D       N_81_i              39.895       27.094
Game_Inst.Count_Inst.o_Toggle          i_Clk         SB_DFF      D       o_Toggle            39.895       30.411
Game_Inst.Count_Inst.r_Counter[4]      i_Clk         SB_DFFE     D       r_Counter_3[4]      39.895       30.474
Game_Inst.Count_Inst.r_Counter[9]      i_Clk         SB_DFFE     D       r_Counter_3[9]      39.895       30.474
Game_Inst.Count_Inst.r_Counter[10]     i_Clk         SB_DFFE     D       r_Counter_3[10]     39.895       30.474
================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Project6_MemoryGame\Project6_MemoryGame_Implmnt\Project6_MemoryGame.srr:srsfD:\Git\FPGA_NANDLAND\GettingStartedWithFPGAsBook\project6\Project6_MemoryGame\Project6_MemoryGame_Implmnt\Project6_MemoryGame.srs:fp:26441:29168:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.895

    - Propagation time:                      16.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     23.468

    Number of logic level(s):                8
    Starting point:                          Game_Inst.r_Index[0] / Q
    Ending point:                            Game_Inst.r_Index[0] / D
    The start point is clocked by            i_Clk [rising] on pin C
    The end   point is clocked by            i_Clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
Game_Inst.r_Index[0]                  SB_DFF      Q        Out     0.540     0.540       -         
r_Index[0]                            Net         -        -       1.599     -           13        
Game_Inst.r_Pattern_0_RNIFS911[1]     SB_LUT4     I0       In      -         2.139       -         
Game_Inst.r_Pattern_0_RNIFS911[1]     SB_LUT4     O        Out     0.449     2.588       -         
r_Pattern_0_RNIFS911[1]               Net         -        -       1.371     -           1         
Game_Inst.r_Index_RNIHD922[1]         SB_LUT4     I2       In      -         3.959       -         
Game_Inst.r_Index_RNIHD922[1]         SB_LUT4     O        Out     0.379     4.338       -         
un6_r_button_dv_7_i_m2_ns_1[1]        Net         -        -       1.371     -           1         
Game_Inst.r_Index_RNIRNF03[2]         SB_LUT4     I1       In      -         5.708       -         
Game_Inst.r_Index_RNIRNF03[2]         SB_LUT4     O        Out     0.400     6.108       -         
N_16                                  Net         -        -       1.371     -           5         
Game_Inst.r_Button_ID_RNIRM4R6[0]     SB_LUT4     I2       In      -         7.479       -         
Game_Inst.r_Button_ID_RNIRM4R6[0]     SB_LUT4     O        Out     0.379     7.858       -         
N_128                                 Net         -        -       1.371     -           2         
Game_Inst.r_Button_DV_RNI62R37        SB_LUT4     I1       In      -         9.229       -         
Game_Inst.r_Button_DV_RNI62R37        SB_LUT4     O        Out     0.400     9.629       -         
N_130                                 Net         -        -       1.371     -           3         
Game_Inst.r_SM_Main_RNIGERD7[0]       SB_LUT4     I2       In      -         11.000      -         
Game_Inst.r_SM_Main_RNIGERD7[0]       SB_LUT4     O        Out     0.351     11.350      -         
N_346                                 Net         -        -       1.371     -           2         
Game_Inst.r_Index_RNO_0[0]            SB_LUT4     I1       In      -         12.721      -         
Game_Inst.r_Index_RNO_0[0]            SB_LUT4     O        Out     0.379     13.100      -         
SUM_i_i_0_tz[0]                       Net         -        -       1.371     -           1         
Game_Inst.r_Index_RNO[0]              SB_LUT4     I0       In      -         14.471      -         
Game_Inst.r_Index_RNO[0]              SB_LUT4     O        Out     0.449     14.920      -         
r_Index                               Net         -        -       1.507     -           1         
Game_Inst.r_Index[0]                  SB_DFF      D        In      -         16.427      -         
===================================================================================================
Total path delay (propagation time + setup) of 16.532 is 3.829(23.2%) logic and 12.703(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for State_Machine_Top </a>

Mapping to part: ice40hx1kvq100
Cell usage:
GND             8 uses
SB_CARRY        88 uses
SB_DFF          48 uses
SB_DFFE         43 uses
SB_DFFSR        72 uses
SB_GB           5 uses
VCC             8 uses
SB_LUT4         221 uses

I/O ports: 16
I/O primitives: 16
SB_GB_IO       1 use
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   163 (12%)
Total load per clock:
   i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 221 (17%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 221 = 221 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jan 27 21:36:17 2024

###########################################################]

</pre></samp></body></html>
