  ---
layout: simple
title: "Publications"
permalink: /publications/
author_profile: true
---

{% include base_path %}

You can also find my articles on <a href="https://scholar.google.com/citations?user=WlvGP3kAAAAJ">my Google Scholar profile</a>.
{: .notice--info}


Books/Book Chpaters
-------

B2b. [Machine Learning for Analog Layout](https://www.barnesandnoble.com/w/machine-learning-applications-in-electronic-design-automation-haoxing-ren/1141727406) 
   * Steven M. Burns, Hao Chen, Tonmoy Dhar, Ramesh Harjani, Jiang Hu, Nibedita Karmokar, Kishor Kunal, Yaguang Li, Yishuang Lin, Mingjie Liu, Meghna Madhusudan, Parijat Mukherjee, David Z. Pan, Jitesh Poojary, S. Ramprasath, Sachin S. Sapatnekar, Arvind K. Sharma, Wenbin Xu, Soner Yaldiz, and **Keren Zhu**,
   * Machine Learning Applications in Electronic Design Automation, Springer, 2022
   * Authors in alphabetic order

B2a. [Machine Learning for Analog Circuit Sizing](https://www.barnesandnoble.com/w/machine-learning-applications-in-electronic-design-automation-haoxing-ren/1141727406) 
   * Ahmet F. Budak\*, Shuhan Zhang\*, Mingjie Liu, Wei Shi, **Keren Zhu**, and David Z. Pan,
   * Machine Learning Applications in Electronic Design Automation, Springer, 2022
   * \* Equal contribution

B1. [CAD for Analog/Mixed-Signal Integrated Circuits](https://www.amazon.com/Advances-Semiconductor-Technologies-Selected-Conventional/dp/1119869587) 
   * Mohamed B. Alawieh, Ahmet F. Budak, Hao Chen, Mingjie Liu, David Z. Pan, Wei Shi, Xiyuan Tang, Shuhan Zhang and **Keren Zhu**
   * Advances in Semiconductor Technologies: Selected Topics Beyond Conventional CMOS, Wiley-IEEE Press., 2022
   * Authors in alphabetic order


Journal Papers
-------

J14. [PigMap2: A Physical Information Guided Technology Mapping Framework](https://ieeexplore.ieee.org/document/11195806/)
   * Cunqing Lan\*, Hongyang Pan\*, Zhiang Wang†, Xuan Zeng, Fan Yang  and **Keren Zhu**†,
   *  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
   * † Corresponding authors
   * \* Equal contributions

J13. [DAMIL-DCIM+: Automated Dataflow-Aware Layout Synthesis for Digital CIM with Self-Assembled Bitcell Units and MILP-Based Optimization](https://ieeexplore.ieee.org/document/11154029/)
   * Chuyu Wang\∗, Xinglong Yan\∗, Zecheng Xu\∗, Ke Hu, **Keren Zhu**†, Shuo Li, Fan Yang and Xuan Zeng†
   *  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.
   * \† Corresponding authors
   * \* Equal contributions


J12. [An Iterative FEM Solver for IC Electromagnetic Analysis via Hybrid Geometric-Algebraic Partitioning and Neural Network Optimization](https://ieeexplore.ieee.org/document/11142538/)
   *  Mingtao Li, Changhao Yan, Tao Cui, Liguo Jiang, Wenliang Dai, Zhaori Bi, **Keren Zhu**, and Xuan Zeng
   * IEEE Transactions on Microwave Theory and Techniques (TMTT), 2025


J11. [Rethinking Logic Rewriting: Technology-Aware Subgraph Matching with Exact Synthesis](https://dl.acm.org/doi/10.1145/3749103) 
   * Hongyang Pan, **Keren Zhu**, Fan Yang, Xuan Zeng, Sen Liu, Yong Xiao, Yun Shao, and Zhufei Chu
   * ACM Transactions on Design Automation of Electronic Systems (TODAES), 2025


J10. [PARoute2: Enhanced Analog Routing via Performance-Drive Guidance Generation](https://ieeexplore.ieee.org/document/10922751/) 
   * Peng Xu, Jindong Tu, Guojin Chen, **Keren Zhu**, Tinghuan Chen, Tsung-Yi Ho, and Bei Yu
   * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2025.


J9. [The Dawn of AI-Native EDA: Promises and Challenges of Large Circuit Models](https://arxiv.org/abs/2403.07257)
   * <a href="https://arxiv.org/abs/2403.07257" style="color:#3793ae">Arxiv</a>
   * Tsung-Yi Ho, Sadaf Khan, Jinwei Liu, Yi Liu, Zhengyuan Shi, Ziyi Wang, Qiang Xu, Evangeline F.Y. Young, Bei Yu, Ziyang Zheng, Binwu Zhu, **Keren Zhu**, Yiqi Che, Yun Liang, Yibo Lin, Guojie Luo, Guangyu Sun, Runsheng Wang, Xinming Wei, Chenhao Xue, Haoyi Zhang, Zuodong Zhang, Yuxiang Zhao, Sunan Zou, Lei Chen, Yu Huang, Min Li, Dimitrios Tsaras, Mingxuan Yuan, Hui-Ling Zhen, Zhufei Chu, Wenji Fang, Xingquan Li and Zhiyao Xie
   * SCIENCE CHINA Information Sciences, 2024.



J8. [Domain Wall-Magnetic Tunnel Junction Analog Content Addressable Memory Using Current and Projected Data](https://ieeexplore.ieee.org/document/10363685) 
   * <a href="https://arxiv.org/abs/2301.04598" style="color:#3793ae">Arxiv</a>
   * Harrison Jin, Hanqing Zhu, **Keren Zhu**, Thomas Leonard, Jaesuk Kwon, Mahshid Alamdar, Kwangseok Kim, Jungsik Park, Naoki Hase, David Z. Pan, Jean Anne C. Incorvia
   * IEEE Transactions on Nanotechnology, 2024.


J7. [ISOP+: Machine Learning-Assisted Inverse Stack-Up Optimization for Advanced Package Design](https://ieeexplore.ieee.org/document/10227538) 
   * Hyunsu Chae,  **Keren Zhu**, Bhyrav Mutnury, Doug Wallace, Doug Winterburg, Daniel DeAraujo, Jay Reddy, Adam Klivans and David Z. Pan
   * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2023.


J6. [An In-Memory-Computing Charge-Domain Ternary CNN Classifier](https://ieeexplore.ieee.org/document/10034979) 
   * Xiangxing Yang, **Keren Zhu**, Xiyuan Tang, Meizhi Wang, Mingtao Zhan, Nanshu Lu, Jaydeep P. Kulkarni, David Z. Pan, Yongpan Liu and Nan Sun
   * IEEE Journal of Solid State Circuits (JSSC), 2023.


J5. [Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal Flow](https://ieeexplore.ieee.org/document/9991821) 
   * **Keren Zhu**, Hao Chen, Mingjie Liu, and David Z. Pan
   * IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2023.

J4. [1- and 80-MS/s SAR ADCs in 40-nm CMOS With End-to-End Compilation](https://ieeexplore.ieee.org/abstract/document/9983835/) 
   * Mingjie Liu\*, Xiyuan Tang\*, **Keren Zhu**, Hao Chen, Nan Sun, and David Z. Pan
   * IEEE Solid-State Circuits Letters, 2023.
   * \* indicates equal contributions in alphabetic order)

J3. [Tutorial and Perspectives on MAGICAL: A Silicon-Proven Open-Source Analog IC Layout System](https://ieeexplore.ieee.org/document/9769692) 
   * Invited
   * **Keren Zhu**, Hao Chen, Mingjie Liu and David Z. Pan
   * IEEE Transactions on Circuits and Systems–II: Express Briefs (TCAS-II), 2022.

J2. [Challenges and Opportunities Toward Fully Automated Analog Layout Design](http://www.jos.ac.cn/article/doi/10.1088/1674-4926/41/11/111407) 
   * Invited
   * Hao Chen\*, Mingjie Liu \*, Xiyuan Tang\*, **Keren Zhu** \*, Nan Sun and David Z. Pan
   * Journal of Semiconductors, 2020.
   * Featured on the cover
   * \* In alphabetic order


J1. [MAGICAL: An Open-Source Fully Automated Analog IC Layout System from Netlist to GDSII](https://ieeexplore.ieee.org/document/9195880) 
   * Invited
   * Hao Chen\*, Mingjie Liu \*, Biying Xu\*, **Keren Zhu** \*, Xiyuan Tang, Shaolan Li, Yibo Lin, Nan Sun and David Z. Pan
   * IEEE Design & Test, 2020.
   * \*indicates equal contributions

Conference Papers
-------

C53. [PhyMap: A Physically-Aware Incremental Mapping Framework with On-the-fly Post-Layout Critical Path Tracking](https://ieeexplore.ieee.org/document/)
   * Hongyang Pan, Cunqing Lan, Zhiang Wang, Xuan Zeng, Fan Yang, **Keren Zhu**†
   *  IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Hong Kong, China, Jan. 19-22, 202
   * † Corresponding authors

C52. [HOLMES-HLS: Holistic Optimization and Learning-based Multi-model Exploration System for High-Level Synthesis](https://ieeexplore.ieee.org/document/)
   * Yujie Yan\*, Guanhua Chen\*, Ruiyu Lyu, Huizhen Kuang, Kaiwen Zhou, Hao Chen, Lingli Wang, **Keren Zhu**†
   *  International Conference on Field Programmable Technology (FPT) ,  Shanghai, China, Dec. 2-5, 2025.
   * † Corresponding authors
   * \* Equal contributions

C51. [LCTMwalk: GPU-Accelerated Transient Thermal Simulation for Liquid-Cooled 2.5D/3D ICs via Random Walks on Circuit Networks of Modified Compact Thermal Models](https://ieeexplore.ieee.org/document/)
   * Zhixuan Dong, Yonghan Luo, Yuan Meng, Changhao Yan, Zhaori Bi, **Keren Zhu**, Sheng-Guo Wang, Dian Zhou and Xuan Zeng
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct. 26-30, 2025.

C50. [Seeing Through Designs: Attention-Based Knowledge Transfer for Preference-Guided Microarchitecture Search](https://ieeexplore.ieee.org/document/)
   * Yiyang Zhao, Xuyang Zhao, Zhaori Bi, Ming Zhu, Qiwei Zhan, **Keren Zhu**, Fan Yang, Changhao Yan, Dian Zhou and Xuan Zeng
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct. 26-30, 2025.

C49. [NSTherm: An Error-Bounded Network-Stochastic Fusion Thermal Simulator for Geometry-Adaptable Chiplets via Diffeomorphic Mapping and Neural- Guided Variance Reduction](https://ieeexplore.ieee.org/document/)
   * Yuan Meng, Yuyan Wang, Zhixuan Dong, Yonghan Luo, Changhao Yan, **Keren Zhu**, Zhaori Bi, Shengguo Wang, Dian Zhou and Xuan Zeng
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Munich, Germany, Oct. 26-30, 2025.


C48. [MARIO: A Superadditive Multi-Algorithm Interworking Optimization Framework for Analog Circuit Sizing](https://ieeexplore.ieee.org/document/) 
   *    Wangzhen Li, Yuan Meng, Ruiyu Lyu, Changhao Yan, **Keren Zhu**, Zhaori Bi, Dian Zhou and Xuan Zeng
   *  IEEE/ACM Design Automation Conference (DAC) , San Francisco, USA, Jun. 22–25, 2025.

C47. [Decoupling Analog Circuit Representation from Process for Behavior-Centric Optimization](https://ieeexplore.ieee.org/document/) 
   *    Jintao Li, Haochang Zhi, Jiang Xiao, **Keren Zhu**<sup>\*</sup> and Yun Li<sup>\*</sup>,
   *  IEEE/ACM Design Automation Conference (DAC) , San Francisco, USA, Jun. 22–25, 2025.
   * \* corresponding authors

C46. [GPU Acceleration of A High-precision Stochastic Solver for Steady-state Thermal Analysis with Robin Boundary Conditions](https://ieeexplore.ieee.org/document/) 
   *    Yonghan Luo, Yuyan Wang, Zhixuan Dong, Changhao Yan, Zhaori Bi, **Keren Zhu**, Shengguo Wang, and Xuan Zeng
   *  International Symposium of EDA (ISEDA),  Hong Kong, China, May 9–12, 2025.

C45. [Adaptive Preconditioning Guided by Divergence Analysis for Enhanced VLSI Global Placement](https://ieeexplore.ieee.org/document/) 
   *    Liwen Jiang, Ruiyu Lyu, Fan Yang, and **Keren Zhu**
   *  International Symposium of EDA (ISEDA),  Hong Kong, China, May 9–12, 2025.


C44. [Multi-Armed Bandits-Based Exploring and Exploiting the High-Dimensional Design Space for Analog Circuit with Adjoint Sensitivity](https://ieeexplore.ieee.org/document/) 
   *    Xiaoyu Zhong, Jintao Li, Zhaori Bi, Yun Li, Fan Yang, Xuan Zeng, and **Keren Zhu**
   *  International Symposium of EDA (ISEDA),  Hong Kong, China, May 9–12, 2025.
   *   **Best Paper Award**


C43. [Multi-Armed Bandits-Based Exploring and Exploiting the High-Dimensional Design Space for Analog Circuit with Adjoint Sensitivity](https://ieeexplore.ieee.org/document/) 
   *    Ruiyu Lyu, Yuan Meng, Zhaori Bi, **Keren Zhu**, Changhao Yan, Fan Yang, and Xuan Zeng
   *   International Symposium of EDA (ISEDA),  Hong Kong, China, May 9–12, 2025.

C42. [Hybrid Automation in Analog Sizing: Synergizing Designer Intuition with Multi-Objective Optimization for Gain-Boosted Amplifiers](https://ieeexplore.ieee.org/document/) 
   *    Yue Huang, Wangzhen Li, Xiaochuan Peng, **Keren Zhu**, Fan Yang, and Xuan Zeng
   *   International Symposium of EDA (ISEDA),  Hong Kong, China, May 9–12, 2025.


C41. [DAMIL-DCIM: A Digital CIM Layout Synthesis Framework with Dataflow-Aware Floorplan and MILP-Based Detailed Placement](https://ieeexplore.ieee.org/document/) 
   *    Chuyu Wang, Ke Hu, Fan Yang, **Keren Zhu**<sup>\*</sup>, and Xuan Zeng<sup>\*</sup>
   *   IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), Lyon, France, March 31 - April 2, 2025.
   *   \* corresponding authors

C40. [ELMap: Area-Driven LUT Mapping with k-LUT Network Exact Synthesis](https://ieeexplore.ieee.org/document/) 
   *    Hongyang Pan, **Keren Zhu**, Fan Yang, Zhufei Chu and Xuan Zeng
   *   IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), Lyon, France, March 31 - April 2, 2025.


C39. [LiDAR: Automated Curvy Waveguide Detailed Routing for Large-Scale Photonic Integrated Circuits](https://dl.acm.org/doi/abs/10.1145/3698364.3705355)
   *  <a href="https://arxiv.org/html/2410.01260v1" style="color:#3793ae">preprint</a>
   *   Hongjian Zhou, **Keren Zhu**, and Jiaqi Gu
   *   ACM International Symposium on Physical Design (ISPD), Austin, Mar. 16–19, 2025.

C38. [HeLO: A Heterogeneous Logic Optimization Framework by Hierarchical Clustering and Graph Learning](https://dl.acm.org/doi/abs/10.1145/3698364.3705354)
   *    Yuan Pu, Fangzhou Liu, Zhuolun He, **Keren Zhu**, Rongliang Fu, Ziyi Wang, Tsung-Yi Ho, and Bei Yu
   *   ACM International Symposium on Physical Design (ISPD), Austin, Mar. 16–19, 2025.
   *   **Best Paper Award Nomination**


C37. [AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis](https://ieeexplore.ieee.org/document/) 
   *  <a href="https://github.com/CODA-Team/AnalogGym" style="color:#3793ae">Github Repo</a> \| <a href="https://arxiv.org/abs/2409.08534v1" style="color:#3793ae">preprint</a>
   *    Jintao Li, Haochang Zhi, Ruiyu Lyu, Wangzhen Li, Zhaori Bi<sup>\*</sup>, **Keren Zhu**<sup>\*</sup>, Yanhan Zhen， Weiwei Shan, Changhao Yan, Fan Yang, Yun Li<sup>\*</sup>, and Xuan Zeng<sup>\*</sup>
   *   IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, NY, USA, Oct. 27–31, 2024.
   *   \* corresponding authors
   *   (Invited)

C36. [Physically Aware Synthesis Revisited: Guiding Technology Mapping with Primitive Logic Gate Placement](https://ieeexplore.ieee.org/document/) 
   *  <a href="https://arxiv.org/abs/2408.07886" style="color:#3793ae">preprint</a>
   *    Hongyang Pan, Cunqing Lan, Yiting Liu, Zhiang Wang, Li Shang, Xuan Zeng, Fan Yang and **Keren Zhu**
   *   IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, NY, USA, Oct. 27–31, 2024.
   *   (Accepted)

C35. [Revisiting Sensitivity-based Analog Sizing with Derivative-aware Bayesian Optimization and Error-Suppressed Adjoint Analysis](https://ieeexplore.ieee.org/document/) 
   *    Ruiyu Lyu, Aidong Zhao, Yuan Meng, Zhaori Bi, **Keren Zhu**, Changhao Yan, Fan Yang, Dian Zhou and Xuan Zeng
   *   IEEE/ACM International Conference on Computer-Aided Design (ICCAD), New Jersey, NY, USA, Oct. 27–31, 2024.
   *   (Accepted)


C34. [AI-Enabled Layout Automation for Analog and RF IC: Current Status and Future Directions](https://ieeexplore.ieee.org/document/) 
   *   Chuyu Wang, Fan Yang, and **Keren Zhu**
   *   IEEE International Symposium on Radio-Frequency Integration Technology (RFIT),  Chengdu, China, Aug. 28–30, 2024.


C33. [Performance-driven Analog Routing via Heterogeneous 3DGNN and Potential Relaxation](https://ieeexplore.ieee.org/document/) 
   *   Peng Xu, Guojin Chen, **Keren Zhu**, Tinghuan Chen, Tsung-Yi Ho, and Bei Yu
   *   IEEE/ACM Design Automation Conference (DAC) , San Francisco, USA, Jun. 23–27, 2024.



C32. [On Accelerating Domain-Specific MC-TS with Knowledge Retention and Efficient Parallelization for Logic Optimization](https://ieeexplore.ieee.org/abstract/document/10617624) 
   *  Cunqing Lan, Xinyao Wang, Zijian Jiang, Hongyang Pan, **Keren Zhu**, Zhaori Bi, Changhao Yan and Xuan Zeng
   *   International Symposium of EDA (ISEDA),  Xi'an, China, May 10–13, 2024.


C31. [Universal Process Migration Solution of MAGICAL for Analog IC Layout Automation](https://ieeexplore.ieee.org/document/10531849) 
   *  Yufeng Wei, Yifan Xu, **Keren Zhu** and Ye Lu
   *  2024 Conference of Science and Technology for Integrated Circuits (CSTIC)


C30. [A Data-Driven Analog Circuit Synthesizer with Automatic Topology Selection and Sizing](https://ieeexplore.ieee.org/document/10546840) 
   *  Souradip Poddar, Ahmet Budak, Linran Zhao, Chen-Hao Hsu, Supriyo Maji, **Keren Zhu**, Yaoyao Jia, and David Z. Pan,
   * IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), Valencia, Spain, March 25 - 27, 2024.


C29. [Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells](https://dl.acm.org/doi/10.1145/3626184.3633320) 
   * Yu Zhang, Yuan Pu, Fangzhou Liu, Peiyu Liao, Kaiyuan Chao, **Keren Zhu**, Yibo Lin, and Bei Yu,
   * ACM International Symposium on Physical Design (ISPD) , Taipei, March 12 - 15, 2024.



C28. [Performance-Driven Analog Layout Automation: Current Status and Future Directions](https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473859) 
   * Peng Xu, Jintao Li, Tsung-Yi Ho, Bei Yu, and **Keren Zhu**,
   * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Incheon, S. Korea, Jan 22-25, 2024.
   * Invited

C27. [A Study on Exploring and Exploiting the High-dimensional Design Space for Analog Circuit Design Automation](https://ieeexplore.ieee.org/document/10473920) 
   * Ruiyu Lyu, Yuan Meng, Zhaori Bi, **Keren Zhu**, Fan Yang, Changhao Yan, Dian Zhou, and Xuan Zeng,
   * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Incheon, S. Korea, Jan 22-25, 2024.
   * Invited

C26. [ISOP-Yield: Yield-Aware Stack-Up Optimization for Advanced Package using Machine Learning](https://ieeexplore.ieee.org/document/10473886) 
   * Hyunsu Chae, **Keren Zhu**, Bhyrav Mutnury, Zixuan Jiang, Daniel de Araujo, Adam Klivans, and David Z. Pan,
   * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), Incheon, S. Korea, Jan 22-25, 2024.
   * Accepted

C25. [AlphaSyn: Logic Synthesis Optimization with Efficient Monte Carlo Tree Search](https://ieeexplore.ieee.org/document/10323856) 
   * Zehua Pei, Fangzhou Liu, Zhuolun He, Guojin Chen, Haisheng Zheng, **Keren Zhu** and Bei Yu,
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, October 29 - November 2, 2023.
   * Accepted

C24. [Practical Layout-Aware Analog/Mixed-Signal Design Automation with Bayesian Neural Networks](https://ieeexplore.ieee.org/abstract/document/10323923) 
   * Ahmet F. Budak, **Keren Zhu** and David Z. Pan
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Francisco, CA, October 29 - November 2, 2023.

   

C23. [ISOP: Machine Learning-Assisted Inverse Stack-Up Optimization for Advanced Package Design](https://ieeexplore.ieee.org/document/10137055) 
   * Hyunsu Chae, Bhyrav Mutnury, **Keren Zhu**, Doug Wallace, Doug Winterburg, Daniel DeAraujo, Jay Reddy, Adam Klivans and David Z. Pan
   * IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), Antwerp, Belgium, April 17- 19, 2023.

   
C22. [Joint Optimization of Sizing and Layout for AMS Designs: Challenges and Opportunities](https://dl.acm.org/doi/abs/10.1145/3569052.3578929)
   * Ahmet F Budak, **Keren Zhu**, Hao Chen, Souradip Poddar, Linran Zhao, Yaoyao Jia and David Z Pan
   * ACM International Symposium on Physical Design (ISPD), Virtual Conference, March 26-29, 2023.
   * Invited
   
C21. [Reinforcement Learning Guided Detailed Routing for FinFET Custom Circuits](https://dl.acm.org/doi/abs/10.1145/3569052.3571874)
   * Hao Chen, Kai-Chieh Hsu, Walker J. Turner,  Po-Hsuan Wei, **Keren Zhu**, David Z. Pan and Haoxing Ren
   * ACM International Symposium on Physical Design (ISPD), Virtual Conference, March 26-29, 2023.

C20. [TAG: Learning Circuit Spatial Embedding From Layouts](https://dl.acm.org/doi/abs/10.1145/3508352.3549384) 
   * **Keren Zhu**, Hao Chen, Walker Turner, George Kokai, Po-Hsuan Wei, David Z. Pan, and Haoxing Ren
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, Oct. 30–Nov. 3, 2022.

C19. [Fuse and Mix: MACAM-Enabled Analog Activation for Energy-Efficient Neural Acceleration](https://dl.acm.org/doi/10.1145/3508352.3549449) 
   * Hanqing Zhu, **Keren Zhu**, Jiaqi Gu, Harrison Jin, Ray Chen, Jean Anne Incorvia, and David Z. Pan
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, Oct. 30–Nov. 3, 2022.
   
C18. [AutoCRAFT: Layout Automation for Custom Circuits in Advanced FinFET Technologies](https://dl.acm.org/doi/10.1145/3505170.3511044) 
   *   Hao Chen, Walker J. Turner, Sanquan Song, **Keren Zhu**, George F. Kokai, Brian Zimmer, C. Thomas, Gray, Brucek Khailany, David Z. Pan, and Haoxing Ren
   * ACM International Symposium on Physical Design (ISPD), Virtual Conference, March 27-30, 2022.
   * Invited   
   
C17. [Automating Analog Constraint Extraction: From Heuristics to Learning](https://ieeexplore.ieee.org/document/9712488) 
   *  **Keren Zhu**, Hao Chen, Mingjie Liu, and David Z. Pan
   * IEEE/ACM  Asia  and  SouthPacific Design Automation Conference (ASPDAC), Virtual Conference, January 17-20, 2022.
   * Invited

C16. [Reinforcement Learning for Electronic Design Automation: Case Studies and Perspectives](https://ieeexplore.ieee.org/document/9712578) 
   * Ahmet F. Budak\*, Zixuan Jiang\*, **Keren Zhu**, Azalia Mirhoseini, Anna Goldie, and David Z. Pan
   * IEEE/ACM  Asia  and  SouthPacific Design Automation Conference (ASPDAC), Virtual Conference, January 17-20, 2022.
   * Invited
   * \*indicates equal contributions


C15. [Generative-Adversarial-Network-Guided  Well-Aware  Placement  for  Analog  Circuits](https://ieeexplore.ieee.org/document/9712592) 
   * **Keren Zhu**, Hao Chen, Mingjie Liu, Xiyuan Tang, Wei Shi, Nan Sun, and David Z. Pan
   * IEEE/ACM  Asia  and  SouthPacific Design Automation Conference (ASPDAC), Virtual Conference, January 17-20, 2022.

C14. [OpenSAR: An OpenSource Automated End-to-end SARADC Compiler](https://ieeexplore.ieee.org/document/9643494) 
   * <a href="https://github.com/magical-eda/OpenSAR" style="color:#3793ae">source codes</a>
   * Mingjie Liu, Xiyuan Tang, **Keren Zhu**, Hao Chen, Nan Sun, and David Z. Pan
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Virtual Conference, November 1-5, 2021.

C13. [Universal Symmetry Constraint Extraction for Analog and Mixed-Signal Circuits with Graph Neural Networks](https://ieeexplore.ieee.org/document/9586211) 
   * Hao Chen, **Keren Zhu**, Mingjie Liu, Xiyuan Tang, Nan Sun, and David Z. Pan
   * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, December 5-9, 2021.

C12. [Optimizer Fusion: Efficient Training with Better Locality and Parallelism](https://arxiv.org/abs/2104.00237) 
   * Zixuan Jiang, Jiaqi Gu, Mingjie Liu, **Keren Zhu** and David Z. Pan
   * International  Conference  on  Learning  Representations  (ICLR)Workshop, Hardware Aware Efficient Training (HAET), May 07, 2021.

C11. [An In-Memory-Computing Charge-Domain Ternary CNN Classifier](https://ieeexplore.ieee.org/document/9431398) 
   * <a href="/publications/papers/A_CICC2021_Yang_slides.pdf" style="color:#3793ae">slides</a>
   * Xiangxing Yang, **Keren Zhu**, Xiyuan Tang, Meizhi Wang, Mingtao Zhan, Nanshu Lu, Jaydeep P. Kulkarni, David Z. Pan, Yongpan Liu and Nan Sun
   * 2021 IEEE Custom Integrated Circuits Conference (CICC), Virtual Event, April 25-30, 2021.
   * **Best Student Paper Award Nomination**

C10. [MAGICAL 1.0: An Open-Source Fully-Automated AMS Layout Synthesis Framework Verified With a 40-nm 1GS/s Δ∑ ADC](https://ieeexplore.ieee.org/document/9431521)
   *  <a href="/publications/papers/AC_CICC2021_MAGICAL.pptx" style="color:#3793ae">slides</a> \| <a href="https://www.youtube.com/watch?v=dLxTc6DcLOk" style="color:#3793ae">video</a>
   * Hao Chen\*, Mingjie Liu\*, Xiyuan Tang\*, **Keren Zhu**\*, Abhishek Mukherjee, Nan Sun and David Z. Pan
   * 2021 IEEE Custom Integrated Circuits Conference (CICC), Virtual Event, April 25-30, 2021.
   * \*indicates equal contributions

C9. [Exploring Logic Optimizations with Reinforcement Learning and Graph Convolutional Network](https://dl.acm.org/doi/abs/10.1145/3380446.3430622) 
   *  <a href="/publications/papers/LS_MLCAD2020_ZHU.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/krzhu/abcRL" style="color:#3793ae">source codes</a> \|  <a href="/publications/papers/LS_MLCAD2020_ZHU_slides.pptx" style="color:#3793ae">slides</a>
   * **Keren Zhu**, Mingjie Liu, Hao Chen, Zheng Zhao and David Z. Pan
   * 2nd ACM/IEEE Workshop on Machine Learning for CAD (MLCAD),Virtual Event, Iceland, November 16-20, 2020.

C8. [Toward Silicon-Proven Detailed Routing for Analog and Mixed-Signal Circuits](https://ieeexplore.ieee.org/document/9256548) 
   *  <a href="/publications/papers/AR_ICCAD20_CHEN.pdf" style="color:#3793ae">preprint</a> \|  <a href="/publications/papers/AR_ICCAD20_CHEN_slides.pdf" style="color:#3793ae">slides</a>
   * Hao Chen, **Keren Zhu**, Mingjie Liu, Xiyuan Tang, Nan Sun and David Z. Pan
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), November 02-05, 2020.

C7. [Effective Analog/Mixed-Signal Circuit Placement Considering System Signal Flow](https://ieeexplore.ieee.org/document/9256717)  
   *  <a href="/publications/papers/AP_ICCAD20_ZHU.pdf" style="color:#3793ae">preprint</a> \| <a href="https://github.com/krzhu/IdeaPlaceEx" style="color:#3793ae">source codes</a>  \|  <a href="/publications/papers/AP_ICCAD20_ZHU_slides.pptx" style="color:#3793ae">slides</a>
   * **Keren Zhu**, Hao Chen, Mingjie Liu, Xiyuan Tang, Nan Sun and David Z. Pan
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD), November 02-05, 2020.
   * Best Paper Candidate Nominated from Track
   
C6. [An Efficient Training Framework for Reversible Neural Architectures](https://link.springer.com/chapter/10.1007%2F978-3-030-58583-9_17/) 
   *  <a href="/publications/papers/ML_ECCV20_JIANG.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/ML_ECCV20_JIANG.pptx"  style="color:#3793ae">slides</a>
   * Zixuan Jiang, **Keren Zhu**, Mingjie Liu, Jiaqi Gu and David Z. Pan
   * European Conference on Computer Vision (ECCV), Glasgow, United Kingdom, August 23-27, 2020.

C5. [Closing the Design Loop: Bayesian Optimization Assisted Hierarchical Analog Layout Synthesis](https://ieeexplore.ieee.org/document/9218621) 
   * Mingjie Liu, **Keren Zhu**, Xiyuan Tang, Biying Xu, Wei Shi, Nan Sun and David Z. Pan
   * ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, July 19-23, 2020.
   
C4. [Towards Decrypting the Art of Analog Layout: Placement Quality Prediction via Transfer Learning](https://ieeexplore.ieee.org/document/9116330) 
   *  <a href="/publications/papers/A_DATE20_LIU.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/A_DATE20_LIU_slides.pptx"  style="color:#3793ae">slides</a> \| <a href="https://github.com/magical-eda/UT-AnLay" style="color:#3793ae">source codes</a>
   * Mingjie Liu \*, **Keren Zhu** \*, Jiaqi Gu, Linxiao Shen, Xiyuan Tang, Nan Sun and David Z. Pan
   * IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, Mar. 09-13, 2020.
   * \*indicates equal contributions

C3. [S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity](https://ieeexplore.ieee.org/document/9045109) 
   * \| <a href="https://github.com/magical-eda/MAGICAL/blob/93d01d29d426e4c3afdf48e24b24a0202110e75e/flow/python/S3DET.py" style="color:#3793ae">codes for reference</a>
   * Mingjie Liu, Wuxi Li, **Keren Zhu**, Biying Xu, Yibo Lin, Linxiao Shen, Xiyuan Tang, Nan Sun and David Z. Pan
   * IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC),  Beijing, China, January 13-16, 2020.
   * **Best Paper Award Nomination**

C2. [MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence](https://ieeexplore.ieee.org/document/8942060) 
   * Invited 
   * <a href="/publications/papers/A_ICCAD2019_Xu.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/A_ICCAD2019_Xu.slides.pptx" style="color:#3793ae">slides</a>
   * Biying Xu, **Keren Zhu**, Mingjie Liu, Yibo Lin, Shaolan Li, Xiyuan Tang, Nan Sun, and David Z. Pan
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD),  Westminster, CO, USA, November 4-7, 2019.
   
C1. [GeniusRoute: A New Routing Paradigm Using Generative Neural Network Guidance for Analog Circuits](https://ieeexplore.ieee.org/document/8942164) 
   * <a href="/publications/papers/AR_ICCAD2019_zhu.pdf" style="color:#3793ae">preprint</a> \| <a href="/publications/papers/AR_ICCAD2019_Zhu.slides_v4.pptx" style="color:#3793ae">slides</a>
   * **Keren Zhu**, Mingjie Liu, Yibo Lin, Biying Xu, Shaolan Li, Xiyuan Tang, Nan Sun and David Z. Pan
   * IEEE/ACM International Conference on Computer-Aided Design (ICCAD),  Westminster, CO, USA, November 4-7, 2019.
   * Best Paper Candidate Nominated from Track
   
   
   
<!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-V75GJ30CTR"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-V75GJ30CTR');
</script>

