<stg><name>conv_bckwd</name>


<trans_list>

<trans id="1073" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="4" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="4" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="7" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="18" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="19" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="27" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="32" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="40" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="42" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="43" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="46" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="cmp106372" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="52" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="cmp106372" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="60" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="62" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="63" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="65" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="70" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="78" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="80" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="81" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="82" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="82" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="85" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="93" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="95" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="96" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="98" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="100" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="108" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
<literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="109" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
<literal name="cmp231317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="109" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="1"/>
</and_exp><and_exp><literal name="cmp229322" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="113" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp><and_exp><literal name="cmp231317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="116" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="126" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="127" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="136" to="155">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="145" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="147" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="149" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="154" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="155" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="155" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="155" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="158" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="158" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="162" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="162" to="163">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="164" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="169" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="171" to="174">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="171" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="173" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph420:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph420:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:36 %FW_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FW

]]></Node>
<StgValue><ssdm name="FW_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:37 %FH_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %FH

]]></Node>
<StgValue><ssdm name="FH_read"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:38 %W_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %W_r

]]></Node>
<StgValue><ssdm name="W_read"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:39 %H_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %H

]]></Node>
<StgValue><ssdm name="H_read"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:40 %C_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:41 %F_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %F

]]></Node>
<StgValue><ssdm name="F_read"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:42 %dy_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dy

]]></Node>
<StgValue><ssdm name="dy_read"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:43 %db_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %db

]]></Node>
<StgValue><ssdm name="db_read"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:44 %dw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dw

]]></Node>
<StgValue><ssdm name="dw_read"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:45 %dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx

]]></Node>
<StgValue><ssdm name="dx_read"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:46 %w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w

]]></Node>
<StgValue><ssdm name="w_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:47 %x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph420:48 %xbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="xbuf_V"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph420:49 %wbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="wbuf_V"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph420:50 %dybuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="dybuf_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph420:51 %dxbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="dxbuf_V"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph420:52 %dwbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="dwbuf_V"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph420:53 %dbbuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="dbbuf_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph420:55 %trunc_ln33 = trunc i32 %W_read

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph420:56 %trunc_ln33_1 = trunc i32 %H_read

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph420:57 %empty = trunc i32 %C_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="202" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph420:58 %empty_47 = mul i31 %trunc_ln33, i31 %trunc_ln33_1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph420:59 %cast = zext i32 %C_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph420:60 %cast1 = zext i32 %H_read

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph420:61 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph420:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_5, i32 0, i32 0, void @empty_31, i32 0, i32 200, void @empty_32, void @empty_12, void @empty_31, i32 16, i32 16, i32 16, i32 16, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph420:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_34, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_37, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_38, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_24, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dw, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_30, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_10, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dy, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_35

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph420:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %F

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_8, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %F, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph420:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph420:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %H

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_4, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %H, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph420:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %W_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_3, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %W_r, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph420:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FH

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_2, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FH, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph420:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %FW

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_1, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %FW, void @empty_36, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph420:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_27, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_33, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph420:54 %cmp56407 = icmp_sgt  i32 %W_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp56407"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph420:58 %empty_47 = mul i31 %trunc_ln33, i31 %trunc_ln33_1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph420:61 %bound = mul i64 %cast, i64 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph420:62 %br_ln33 = br void

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i64 0, void %.lr.ph420, i64 %add_ln33_1, void %._crit_edge411

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i = phi i32 0, void %.lr.ph420, i32 %select_ln33_1, void %._crit_edge411

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j = phi i32 0, void %.lr.ph420, i32 %add_ln34, void %._crit_edge411

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln33_1 = add i64 %indvar_flatten, i64 1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln33 = icmp_eq  i64 %indvar_flatten, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln33 = br i1 %icmp_ln33, void %._crit_edge416.loopexit, void %._crit_edge421.loopexit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge416.loopexit:0 %add_ln33 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge416.loopexit:2 %icmp_ln34 = icmp_eq  i32 %j, i32 %H_read

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge416.loopexit:3 %select_ln33 = select i1 %icmp_ln34, i32 0, i32 %j

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge416.loopexit:4 %select_ln33_1 = select i1 %icmp_ln34, i32 %add_ln33, i32 %i

]]></Node>
<StgValue><ssdm name="select_ln33_1"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge416.loopexit:5 %trunc_ln33_2 = trunc i32 %select_ln33_1

]]></Node>
<StgValue><ssdm name="trunc_ln33_2"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge416.loopexit:7 %trunc_ln33_3 = trunc i32 %select_ln33_1

]]></Node>
<StgValue><ssdm name="trunc_ln33_3"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge416.loopexit:11 %trunc_ln34 = trunc i32 %select_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge421.loopexit:0 %icmp_ln43 = icmp_sgt  i32 %F_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge421.loopexit:1 %br_ln43 = br i1 %icmp_ln43, void %._crit_edge406.thread, void %.lr.ph405

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph405:6 %cast3 = zext i32 %FH_read

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph405:7 %bound4 = mul i64 %cast, i64 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="261" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge416.loopexit:6 %mul_ln33 = mul i31 %trunc_ln33_2, i31 %empty_47

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge416.loopexit:13 %empty_50 = mul i31 %trunc_ln34, i31 %trunc_ln33

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="263" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge416.loopexit:6 %mul_ln33 = mul i31 %trunc_ln33_2, i31 %empty_47

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge416.loopexit:13 %empty_50 = mul i31 %trunc_ln34, i31 %trunc_ln33

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge416.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_1_VITIS_LOOP_34_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge416.loopexit:8 %zext_ln36 = zext i3 %trunc_ln33_3

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge416.loopexit:9 %mul_ln36 = mul i10 %zext_ln36, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge416.loopexit:10 %zext_ln34 = zext i10 %mul_ln36

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge416.loopexit:12 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge416.loopexit:14 %empty_51 = add i31 %empty_50, i31 %mul_ln33

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge416.loopexit:15 %tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_51, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge416.loopexit:16 %empty_52 = add i32 %tmp_1, i32 %x_read

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge416.loopexit:17 %br_ln35 = br i1 %cmp56407, void %._crit_edge411, void %.lr.ph410

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph410:0 %trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_52, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph410:1 %sext_ln35 = sext i31 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln35"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph410:2 %gmem_addr = getelementptr i16 %gmem, i32 %sext_ln35

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="277" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph410:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="278" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph410:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="279" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph410:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="280" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph410:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph410:4 %trunc_ln36 = trunc i32 %select_ln33

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="9">
<![CDATA[
.lr.ph410:5 %zext_ln36_1 = zext i9 %trunc_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph410:6 %add_ln36 = add i11 %zext_ln34, i11 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="11">
<![CDATA[
.lr.ph410:7 %zext_ln35 = zext i11 %add_ln36

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph410:8 %mul_ln35 = mul i16 %zext_ln35, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="286" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph410:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph410:8 %mul_ln35 = mul i16 %zext_ln35, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="288" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph410:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph410:8 %mul_ln35 = mul i16 %zext_ln35, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="290" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph410:3 %empty_48 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph410:8 %mul_ln35 = mul i16 %zext_ln35, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph410:9 %br_ln35 = br void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %k = phi i31 %add_ln35, void %.split71, i31 0, void %.lr.ph410

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln35 = add i31 %k, i31 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="31">
<![CDATA[
:2 %k_cast = zext i31 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln35 = icmp_eq  i32 %k_cast, i32 %W_read

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln35 = br i1 %icmp_ln35, void %.split71, void %._crit_edge411.loopexit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="31">
<![CDATA[
.split71:1 %trunc_ln36_1 = trunc i31 %k

]]></Node>
<StgValue><ssdm name="trunc_ln36_1"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split71:2 %add_ln36_1 = add i16 %mul_ln35, i16 %trunc_ln36_1

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="302" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split71:5 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split71:0 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="16">
<![CDATA[
.split71:3 %zext_ln36_2 = zext i16 %add_ln36_1

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split71:4 %xbuf_V_addr = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="xbuf_V_addr"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split71:6 %store_ln36 = store i16 %gmem_addr_read, i16 %xbuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.split71:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge411.loopexit:0 %br_ln0 = br void %._crit_edge411

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge411:0 %add_ln34 = add i32 %select_ln33, i32 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge411:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="311" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406.thread:0 %add_ln56 = add i32 %W_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406.thread:1 %sub_ln56_1 = sub i32 %add_ln56, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln56_1"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge406.thread:2 %br_ln62 = br void %._crit_edge371

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="314" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph405:7 %bound4 = mul i64 %cast, i64 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph405:3 %empty_53 = trunc i32 %F_read

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="95" op_0_bw="31">
<![CDATA[
.lr.ph405:8 %cast13 = zext i31 %empty_53

]]></Node>
<StgValue><ssdm name="cast13"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="95" op_0_bw="64">
<![CDATA[
.lr.ph405:9 %cast14 = zext i64 %bound4

]]></Node>
<StgValue><ssdm name="cast14"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph405:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph405:1 %trunc_ln43 = trunc i32 %FW_read

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph405:2 %trunc_ln43_1 = trunc i32 %FH_read

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph405:4 %empty_54 = mul i31 %trunc_ln43, i31 %trunc_ln43_1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph405:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="323" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph405:4 %empty_54 = mul i31 %trunc_ln43, i31 %trunc_ln43_1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph405:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="325" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph405:5 %empty_55 = mul i31 %empty_54, i31 %empty

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph405:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="327" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph405:0 %cmp74387 = icmp_sgt  i32 %FW_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp74387"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph405:5 %empty_55 = mul i31 %empty_54, i31 %empty

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph405:10 %bound15 = mul i95 %cast13, i95 %cast14

]]></Node>
<StgValue><ssdm name="bound15"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph405:11 %icmp_ln45 = icmp_eq  i32 %FH_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph405:12 %br_ln43 = br void

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %j_1 = phi i32 0, void %.lr.ph405, i32 %select_ln44_3, void %._crit_edge391

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="31" op_0_bw="32">
<![CDATA[
:6 %trunc_ln44 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %empty_56 = mul i31 %trunc_ln44, i31 %empty_54

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="32">
<![CDATA[
:8 %trunc_ln47 = trunc i32 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="336" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="95" op_0_bw="95" op_1_bw="0" op_2_bw="95" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten33 = phi i95 0, void %.lr.ph405, i95 %add_ln43_1, void %._crit_edge391

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="337" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_1 = phi i31 0, void %.lr.ph405, i31 %select_ln43_1, void %._crit_edge391

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten10 = phi i64 0, void %.lr.ph405, i64 %select_ln44_4, void %._crit_edge391

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %k_1 = phi i32 0, void %.lr.ph405, i32 %add_ln45, void %._crit_edge391

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
:5 %add_ln43_1 = add i95 %indvar_flatten33, i95 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7 %empty_56 = mul i31 %trunc_ln44, i31 %empty_54

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="95" op_1_bw="95">
<![CDATA[
:9 %icmp_ln43_1 = icmp_eq  i95 %indvar_flatten33, i95 %bound15

]]></Node>
<StgValue><ssdm name="icmp_ln43_1"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln43 = br i1 %icmp_ln43_1, void %._crit_edge401.loopexit, void %._crit_edge406

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge401.loopexit:2 %icmp_ln44 = icmp_eq  i64 %indvar_flatten10, i64 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:5 %add_ln62_1 = add i32 %H_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:6 %sub_ln62_1 = sub i32 %add_ln62_1, i32 %FH_read

]]></Node>
<StgValue><ssdm name="sub_ln62_1"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge406:7 %empty_62 = trunc i32 %sub_ln62_1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="348" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:0 %add_ln43 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="349" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge401.loopexit:3 %select_ln43 = select i1 %icmp_ln44, i32 0, i32 %j_1

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="350" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge401.loopexit:4 %select_ln43_1 = select i1 %icmp_ln44, i31 %add_ln43, i31 %i_1

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="31">
<![CDATA[
._crit_edge401.loopexit:6 %trunc_ln43_2 = trunc i31 %select_ln43_1

]]></Node>
<StgValue><ssdm name="trunc_ln43_2"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="3">
<![CDATA[
._crit_edge401.loopexit:7 %zext_ln47 = zext i3 %trunc_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge401.loopexit:8 %tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln43_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge401.loopexit:9 %zext_ln47_1 = zext i5 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge401.loopexit:10 %add_ln47 = add i6 %zext_ln47_1, i6 %zext_ln47

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge401.loopexit:11 %zext_ln44 = zext i6 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge401.loopexit:13 %select_ln43_3 = select i1 %icmp_ln44, i5 0, i5 %trunc_ln47

]]></Node>
<StgValue><ssdm name="select_ln43_3"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge401.loopexit:14 %icmp_ln45_1 = icmp_eq  i32 %k_1, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln45_1"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge401.loopexit:15 %select_ln43_4 = select i1 %icmp_ln44, i1 %icmp_ln45, i1 %icmp_ln45_1

]]></Node>
<StgValue><ssdm name="select_ln43_4"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge401.loopexit:16 %add_ln44 = add i32 %select_ln43, i32 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge401.loopexit:18 %or_ln44 = or i1 %select_ln43_4, i1 %icmp_ln44

]]></Node>
<StgValue><ssdm name="or_ln44"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge401.loopexit:19 %select_ln44 = select i1 %or_ln44, i32 0, i32 %k_1

]]></Node>
<StgValue><ssdm name="select_ln44"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge401.loopexit:20 %trunc_ln44_1 = trunc i32 %add_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge401.loopexit:23 %trunc_ln47_1 = trunc i32 %add_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="365" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge401.loopexit:24 %select_ln44_2 = select i1 %select_ln43_4, i5 %trunc_ln47_1, i5 %select_ln43_3

]]></Node>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</operation>

<operation id="366" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge401.loopexit:25 %zext_ln47_2 = zext i5 %select_ln44_2

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="367" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge401.loopexit:26 %add_ln47_1 = add i7 %zext_ln44, i7 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="368" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge401.loopexit:31 %select_ln44_3 = select i1 %select_ln43_4, i32 %add_ln44, i32 %select_ln43

]]></Node>
<StgValue><ssdm name="select_ln44_3"/></StgValue>
</operation>

<operation id="369" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge401.loopexit:32 %trunc_ln45 = trunc i32 %select_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="370" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:5 %mul_ln43 = mul i31 %select_ln43_1, i31 %empty_55

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:21 %p_mid18 = mul i31 %trunc_ln44_1, i31 %empty_54

]]></Node>
<StgValue><ssdm name="p_mid18"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:34 %empty_59 = mul i31 %trunc_ln45, i31 %trunc_ln43

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="373" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:5 %mul_ln43 = mul i31 %select_ln43_1, i31 %empty_55

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln43_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:21 %p_mid18 = mul i31 %trunc_ln44_1, i31 %empty_54

]]></Node>
<StgValue><ssdm name="p_mid18"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:34 %empty_59 = mul i31 %trunc_ln45, i31 %trunc_ln43

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="376" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln43_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge401.loopexit:12 %select_ln43_2 = select i1 %icmp_ln44, i31 0, i31 %empty_56

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge401.loopexit:22 %select_ln44_1 = select i1 %select_ln43_4, i31 %p_mid18, i31 %select_ln43_2

]]></Node>
<StgValue><ssdm name="select_ln44_1"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:35 %tmp1 = add i31 %mul_ln43, i31 %empty_59

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge401.loopexit:36 %empty_60 = add i31 %tmp1, i31 %select_ln44_1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="380" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge401.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_4_VITIS_LOOP_44_5_VITIS_LOOP_45_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge401.loopexit:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_5_VITIS_LOOP_45_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="30" op_0_bw="7">
<![CDATA[
._crit_edge401.loopexit:27 %zext_ln47_3 = zext i7 %add_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
._crit_edge401.loopexit:28 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln47_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge401.loopexit:29 %zext_ln47_4 = zext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge401.loopexit:30 %add_ln47_2 = add i30 %zext_ln47_4, i30 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="386" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge401.loopexit:33 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="387" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge401.loopexit:37 %tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_60, i1 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="388" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge401.loopexit:38 %empty_61 = add i32 %tmp_5, i32 %w_read

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="389" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge401.loopexit:39 %br_ln46 = br i1 %cmp74387, void %._crit_edge391, void %.lr.ph390

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="390" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph390:0 %trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_61, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="391" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph390:1 %sext_ln46 = sext i31 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph390:2 %gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln46

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="393" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph390:4 %trunc_ln47_2 = trunc i32 %select_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="394" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="30" op_0_bw="7">
<![CDATA[
.lr.ph390:5 %zext_ln47_5 = zext i7 %trunc_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_5"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph390:6 %add_ln47_3 = add i30 %add_ln47_2, i30 %zext_ln47_5

]]></Node>
<StgValue><ssdm name="add_ln47_3"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="30">
<![CDATA[
.lr.ph390:7 %trunc_ln47_3 = trunc i30 %add_ln47_3

]]></Node>
<StgValue><ssdm name="trunc_ln47_3"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="30">
<![CDATA[
.lr.ph390:8 %trunc_ln47_4 = trunc i30 %add_ln47_3

]]></Node>
<StgValue><ssdm name="trunc_ln47_4"/></StgValue>
</operation>

<operation id="398" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.lr.ph390:9 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln47_4, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="399" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph390:10 %add_ln47_4 = add i10 %p_shl1_cast, i10 %trunc_ln47_3

]]></Node>
<StgValue><ssdm name="add_ln47_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="400" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph390:3 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="401" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph390:3 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="402" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph390:3 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="403" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph390:3 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="404" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph390:3 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="405" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph390:3 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="406" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph390:3 %empty_57 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="407" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph390:11 %br_ln46 = br void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="408" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %l = phi i31 %add_ln46, void %.split63, i31 0, void %.lr.ph390

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="409" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln46 = add i31 %l, i31 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="410" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="31">
<![CDATA[
:2 %l_cast = zext i31 %l

]]></Node>
<StgValue><ssdm name="l_cast"/></StgValue>
</operation>

<operation id="411" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="412" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln46 = icmp_eq  i32 %l_cast, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="413" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln46 = br i1 %icmp_ln46, void %.split63, void %._crit_edge391.loopexit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="415" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="31">
<![CDATA[
.split63:1 %trunc_ln47_5 = trunc i31 %l

]]></Node>
<StgValue><ssdm name="trunc_ln47_5"/></StgValue>
</operation>

<operation id="416" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split63:2 %add_ln47_5 = add i10 %add_ln47_4, i10 %trunc_ln47_5

]]></Node>
<StgValue><ssdm name="add_ln47_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="417" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split63:5 %gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="418" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split63:0 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="10">
<![CDATA[
.split63:3 %zext_ln47_6 = zext i10 %add_ln47_5

]]></Node>
<StgValue><ssdm name="zext_ln47_6"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split63:4 %wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="wbuf_V_addr"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.split63:6 %store_ln47 = store i16 %gmem_addr_2_read, i10 %wbuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.split63:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="423" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge391.loopexit:0 %br_ln0 = br void %._crit_edge391

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="424" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge391:0 %add_ln45 = add i32 %select_ln44, i32 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="425" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge391:1 %add_ln44_1 = add i64 %indvar_flatten10, i64 1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="426" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge391:2 %select_ln44_4 = select i1 %icmp_ln44, i64 1, i64 %add_ln44_1

]]></Node>
<StgValue><ssdm name="select_ln44_4"/></StgValue>
</operation>

<operation id="427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge391:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="428" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="63" op_0_bw="31">
<![CDATA[
._crit_edge406:9 %zext_ln56 = zext i31 %empty_53

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="429" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="63" op_0_bw="32">
<![CDATA[
._crit_edge406:10 %zext_ln56_1 = zext i32 %sub_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="430" st_id="44" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge406:11 %mul_ln56 = mul i63 %zext_ln56, i63 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="431" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:0 %sub_ln56 = sub i32 %W_read, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln56"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:1 %outW = add i32 %sub_ln56, i32 1

]]></Node>
<StgValue><ssdm name="outW"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:2 %cmp106372 = icmp_sgt  i32 %outW, i32 0

]]></Node>
<StgValue><ssdm name="cmp106372"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:3 %add_ln62 = add i32 %W_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge406:4 %sub_ln62 = sub i32 %add_ln62, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge406:8 %empty_63 = trunc i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge406:11 %mul_ln56 = mul i63 %zext_ln56, i63 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="mul_ln56"/></StgValue>
</operation>

<operation id="438" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge406:12 %br_ln62 = br void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten44 = phi i63 0, void %._crit_edge406, i63 %add_ln62_3, void %._crit_edge376

]]></Node>
<StgValue><ssdm name="indvar_flatten44"/></StgValue>
</operation>

<operation id="440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_2 = phi i31 0, void %._crit_edge406, i31 %select_ln62_1, void %._crit_edge376

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_2 = phi i32 0, void %._crit_edge406, i32 %add_ln63, void %._crit_edge376

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:3 %add_ln62_3 = add i63 %indvar_flatten44, i63 1

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="443" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:4 %icmp_ln62 = icmp_eq  i63 %indvar_flatten44, i63 %mul_ln56

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="444" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln62 = br i1 %icmp_ln62, void %._crit_edge381.loopexit, void %.lr.ph370.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="445" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge381.loopexit:0 %add_ln62_2 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="446" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge381.loopexit:2 %icmp_ln63 = icmp_eq  i32 %j_2, i32 %sub_ln62_1

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="447" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge381.loopexit:4 %select_ln62_1 = select i1 %icmp_ln63, i31 %add_ln62_2, i31 %i_2

]]></Node>
<StgValue><ssdm name="select_ln62_1"/></StgValue>
</operation>

<operation id="448" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="31">
<![CDATA[
._crit_edge381.loopexit:6 %trunc_ln62 = trunc i31 %select_ln62_1

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="449" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph370.preheader.preheader:0 %br_ln78 = br void %.lr.ph370.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="450" st_id="47" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge381.loopexit:5 %mul_ln62 = mul i31 %select_ln62_1, i31 %empty_62

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="451" st_id="48" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge381.loopexit:5 %mul_ln62 = mul i31 %select_ln62_1, i31 %empty_62

]]></Node>
<StgValue><ssdm name="mul_ln62"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="452" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge381.loopexit:3 %select_ln62 = select i1 %icmp_ln63, i32 0, i32 %j_2

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="453" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge381.loopexit:10 %trunc_ln63 = trunc i32 %select_ln62

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="454" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge381.loopexit:12 %tmp = add i31 %trunc_ln63, i31 %mul_ln62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="455" st_id="50" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge381.loopexit:13 %empty_65 = mul i31 %empty_63, i31 %tmp

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="456" st_id="51" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge381.loopexit:13 %empty_65 = mul i31 %empty_63, i31 %tmp

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="457" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge381.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_8_VITIS_LOOP_63_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="458" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge381.loopexit:7 %zext_ln65 = zext i3 %trunc_ln62

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="459" st_id="52" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge381.loopexit:8 %mul_ln65 = mul i10 %zext_ln65, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln65"/></StgValue>
</operation>

<operation id="460" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge381.loopexit:9 %zext_ln63 = zext i10 %mul_ln65

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="461" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge381.loopexit:11 %specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="462" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge381.loopexit:14 %tmp_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_65, i1 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="463" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge381.loopexit:15 %empty_66 = add i32 %tmp_7, i32 %dy_read

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="464" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge381.loopexit:16 %br_ln64 = br i1 %cmp106372, void %._crit_edge376, void %.lr.ph375

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="465" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp106372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph375:0 %trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_66, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="466" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp106372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph375:1 %sext_ln64 = sext i31 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="467" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp106372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph375:2 %gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln64

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="468" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph375:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="469" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph375:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="470" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph375:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="471" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph375:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="472" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph375:4 %trunc_ln65 = trunc i32 %select_ln62

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="473" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="9">
<![CDATA[
.lr.ph375:5 %zext_ln65_1 = zext i9 %trunc_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="474" st_id="56" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph375:6 %add_ln65 = add i11 %zext_ln63, i11 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="475" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="11">
<![CDATA[
.lr.ph375:7 %zext_ln64 = zext i11 %add_ln65

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="476" st_id="56" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph375:8 %mul_ln64 = mul i16 %zext_ln64, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="477" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph375:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="478" st_id="57" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph375:8 %mul_ln64 = mul i16 %zext_ln64, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="479" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph375:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="480" st_id="58" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph375:8 %mul_ln64 = mul i16 %zext_ln64, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="481" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph375:3 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="482" st_id="59" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph375:8 %mul_ln64 = mul i16 %zext_ln64, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln64"/></StgValue>
</operation>

<operation id="483" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph375:9 %br_ln64 = br void

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="484" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %k_2 = phi i32 %add_ln64, void %.split57, i32 0, void %.lr.ph375

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="485" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln64 = add i32 %k_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="486" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="487" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln64 = icmp_eq  i32 %k_2, i32 %sub_ln62

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="488" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln64 = br i1 %icmp_ln64, void %.split57, void %._crit_edge376.loopexit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="489" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="32">
<![CDATA[
.split57:1 %trunc_ln65_1 = trunc i32 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln65_1"/></StgValue>
</operation>

<operation id="490" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split57:2 %add_ln65_1 = add i16 %mul_ln64, i16 %trunc_ln65_1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="491" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split57:5 %gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="492" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:0 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="493" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="16">
<![CDATA[
.split57:3 %zext_ln65_2 = zext i16 %add_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="494" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split57:4 %dybuf_V_addr = getelementptr i16 %dybuf_V, i32 0, i32 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="dybuf_V_addr"/></StgValue>
</operation>

<operation id="495" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split57:6 %store_ln65 = store i16 %gmem_addr_1_read, i16 %dybuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.split57:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="497" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp106372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge376.loopexit:0 %br_ln0 = br void %._crit_edge376

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="498" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge376:0 %add_ln63 = add i32 %select_ln62, i32 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="499" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge376:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="500" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="95" op_0_bw="95" op_1_bw="0" op_2_bw="95" op_3_bw="0">
<![CDATA[
.lr.ph370.preheader:0 %indvar_flatten78 = phi i95 %add_ln78_1, void %._crit_edge356, i95 0, void %.lr.ph370.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten78"/></StgValue>
</operation>

<operation id="501" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph370.preheader:3 %j_3 = phi i32 %select_ln79_3, void %._crit_edge356, i32 0, void %.lr.ph370.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="502" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph370.preheader:5 %add_ln78_1 = add i95 %indvar_flatten78, i95 1

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="503" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph370.preheader:6 %trunc_ln79 = trunc i32 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="504" st_id="64" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph370.preheader:7 %empty_67 = mul i31 %trunc_ln79, i31 %empty_54

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="505" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="32">
<![CDATA[
.lr.ph370.preheader:8 %trunc_ln82 = trunc i32 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="506" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph370.preheader:9 %icmp_ln78 = icmp_eq  i95 %indvar_flatten78, i95 %bound15

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="507" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.lr.ph370.preheader:1 %i_3 = phi i31 %select_ln78_1, void %._crit_edge356, i31 0, void %.lr.ph370.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="508" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph370.preheader:2 %indvar_flatten55 = phi i64 %select_ln79_4, void %._crit_edge356, i64 0, void %.lr.ph370.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="509" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph370.preheader:4 %k_3 = phi i32 %add_ln80, void %._crit_edge356, i32 0, void %.lr.ph370.preheader.preheader

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="510" st_id="65" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph370.preheader:7 %empty_67 = mul i31 %trunc_ln79, i31 %empty_54

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="511" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph370.preheader:10 %br_ln78 = br i1 %icmp_ln78, void %._crit_edge366.loopexit, void %._crit_edge371.loopexit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="512" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:0 %add_ln78 = add i31 %i_3, i31 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="513" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge366.loopexit:2 %icmp_ln79 = icmp_eq  i64 %indvar_flatten55, i64 %bound4

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="514" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge366.loopexit:4 %select_ln78_1 = select i1 %icmp_ln79, i31 %add_ln78, i31 %i_3

]]></Node>
<StgValue><ssdm name="select_ln78_1"/></StgValue>
</operation>

<operation id="515" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="31">
<![CDATA[
._crit_edge366.loopexit:6 %trunc_ln78 = trunc i31 %select_ln78_1

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="516" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge366.loopexit:14 %icmp_ln80 = icmp_eq  i32 %k_3, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="517" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge366.loopexit:15 %select_ln78_4 = select i1 %icmp_ln79, i1 %icmp_ln45, i1 %icmp_ln80

]]></Node>
<StgValue><ssdm name="select_ln78_4"/></StgValue>
</operation>

<operation id="518" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge366.loopexit:18 %or_ln79 = or i1 %select_ln78_4, i1 %icmp_ln79

]]></Node>
<StgValue><ssdm name="or_ln79"/></StgValue>
</operation>

<operation id="519" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge366.loopexit:19 %select_ln79 = select i1 %or_ln79, i32 0, i32 %k_3

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="520" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge366.loopexit:32 %trunc_ln80 = trunc i32 %select_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="521" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge371.loopexit:0 %br_ln0 = br void %._crit_edge371

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="522" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge371:0 %add100645 = phi i32 %sub_ln56_1, void %._crit_edge406.thread, i32 %outW, void %._crit_edge371.loopexit

]]></Node>
<StgValue><ssdm name="add100645"/></StgValue>
</operation>

<operation id="523" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge371:1 %add_ln55 = add i32 %H_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="524" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge371:2 %outH = sub i32 %add_ln55, i32 %FH_read

]]></Node>
<StgValue><ssdm name="outH"/></StgValue>
</operation>

<operation id="525" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge371:3 %br_ln88 = br void

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="526" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge366.loopexit:3 %select_ln78 = select i1 %icmp_ln79, i32 0, i32 %j_3

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="527" st_id="66" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:5 %mul_ln78 = mul i31 %select_ln78_1, i31 %empty_55

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="528" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="3">
<![CDATA[
._crit_edge366.loopexit:7 %zext_ln82 = zext i3 %trunc_ln78

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge366.loopexit:8 %tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln78, i2 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge366.loopexit:9 %zext_ln82_1 = zext i5 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge366.loopexit:10 %add_ln82 = add i6 %zext_ln82_1, i6 %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="532" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge366.loopexit:11 %zext_ln79 = zext i6 %add_ln82

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="533" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln78_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge366.loopexit:13 %select_ln78_3 = select i1 %icmp_ln79, i5 0, i5 %trunc_ln82

]]></Node>
<StgValue><ssdm name="select_ln78_3"/></StgValue>
</operation>

<operation id="534" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge366.loopexit:16 %add_ln79 = add i32 %select_ln78, i32 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="535" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln78_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge366.loopexit:20 %trunc_ln79_1 = trunc i32 %add_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79_1"/></StgValue>
</operation>

<operation id="536" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln78_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge366.loopexit:23 %trunc_ln82_1 = trunc i32 %add_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="537" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge366.loopexit:24 %select_ln79_2 = select i1 %select_ln78_4, i5 %trunc_ln82_1, i5 %select_ln78_3

]]></Node>
<StgValue><ssdm name="select_ln79_2"/></StgValue>
</operation>

<operation id="538" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge366.loopexit:25 %zext_ln82_2 = zext i5 %select_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="539" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge366.loopexit:26 %add_ln82_1 = add i7 %zext_ln79, i7 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="540" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge366.loopexit:31 %select_ln79_3 = select i1 %select_ln78_4, i32 %add_ln79, i32 %select_ln78

]]></Node>
<StgValue><ssdm name="select_ln79_3"/></StgValue>
</operation>

<operation id="541" st_id="66" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:34 %empty_70 = mul i31 %trunc_ln80, i31 %trunc_ln43

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="542" st_id="67" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:5 %mul_ln78 = mul i31 %select_ln78_1, i31 %empty_55

]]></Node>
<StgValue><ssdm name="mul_ln78"/></StgValue>
</operation>

<operation id="543" st_id="67" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln78_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:21 %p_mid153 = mul i31 %trunc_ln79_1, i31 %empty_54

]]></Node>
<StgValue><ssdm name="p_mid153"/></StgValue>
</operation>

<operation id="544" st_id="67" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:34 %empty_70 = mul i31 %trunc_ln80, i31 %trunc_ln43

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="545" st_id="68" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln78_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:21 %p_mid153 = mul i31 %trunc_ln79_1, i31 %empty_54

]]></Node>
<StgValue><ssdm name="p_mid153"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="546" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln78_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge366.loopexit:12 %select_ln78_2 = select i1 %icmp_ln79, i31 0, i31 %empty_67

]]></Node>
<StgValue><ssdm name="select_ln78_2"/></StgValue>
</operation>

<operation id="547" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge366.loopexit:22 %select_ln79_1 = select i1 %select_ln78_4, i31 %p_mid153, i31 %select_ln78_2

]]></Node>
<StgValue><ssdm name="select_ln79_1"/></StgValue>
</operation>

<operation id="548" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:35 %tmp2 = add i31 %mul_ln78, i31 %empty_70

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="549" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge366.loopexit:36 %empty_71 = add i31 %tmp2, i31 %select_ln79_1

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="550" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge366.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_78_11_VITIS_LOOP_79_12_VITIS_LOOP_80_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="551" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge366.loopexit:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_79_12_VITIS_LOOP_80_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="552" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="30" op_0_bw="7">
<![CDATA[
._crit_edge366.loopexit:27 %zext_ln82_3 = zext i7 %add_ln82_1

]]></Node>
<StgValue><ssdm name="zext_ln82_3"/></StgValue>
</operation>

<operation id="553" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
._crit_edge366.loopexit:28 %tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln82_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="554" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge366.loopexit:29 %zext_ln82_4 = zext i9 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln82_4"/></StgValue>
</operation>

<operation id="555" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge366.loopexit:30 %add_ln82_2 = add i30 %zext_ln82_4, i30 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="556" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge366.loopexit:33 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="557" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge366.loopexit:37 %tmp_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_71, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="558" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge366.loopexit:38 %empty_72 = add i32 %tmp_s, i32 %dw_read

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="559" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge366.loopexit:39 %br_ln81 = br i1 %cmp74387, void %._crit_edge356, void %.lr.ph355

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="560" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph355:0 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_72, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph355:1 %sext_ln81 = sext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="562" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph355:2 %gmem_addr_4 = getelementptr i16 %gmem, i32 %sext_ln81

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="563" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph355:4 %trunc_ln82_2 = trunc i32 %select_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln82_2"/></StgValue>
</operation>

<operation id="564" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="30" op_0_bw="7">
<![CDATA[
.lr.ph355:5 %zext_ln82_5 = zext i7 %trunc_ln82_2

]]></Node>
<StgValue><ssdm name="zext_ln82_5"/></StgValue>
</operation>

<operation id="565" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph355:6 %add_ln82_3 = add i30 %add_ln82_2, i30 %zext_ln82_5

]]></Node>
<StgValue><ssdm name="add_ln82_3"/></StgValue>
</operation>

<operation id="566" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="30">
<![CDATA[
.lr.ph355:7 %trunc_ln82_3 = trunc i30 %add_ln82_3

]]></Node>
<StgValue><ssdm name="trunc_ln82_3"/></StgValue>
</operation>

<operation id="567" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="30">
<![CDATA[
.lr.ph355:8 %trunc_ln82_4 = trunc i30 %add_ln82_3

]]></Node>
<StgValue><ssdm name="trunc_ln82_4"/></StgValue>
</operation>

<operation id="568" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.lr.ph355:9 %p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln82_4, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="569" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph355:10 %add_ln82_4 = add i10 %p_shl3_cast, i10 %trunc_ln82_3

]]></Node>
<StgValue><ssdm name="add_ln82_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="570" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph355:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="571" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph355:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="572" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph355:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="573" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph355:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="574" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph355:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="575" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph355:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="576" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph355:3 %empty_68 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="577" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph355:11 %br_ln81 = br void

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="578" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %l_1 = phi i31 %add_ln81, void %.split49, i31 0, void %.lr.ph355

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="579" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln81 = add i31 %l_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="580" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="31">
<![CDATA[
:2 %l_1_cast = zext i31 %l_1

]]></Node>
<StgValue><ssdm name="l_1_cast"/></StgValue>
</operation>

<operation id="581" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="582" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln81 = icmp_eq  i32 %l_1_cast, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="583" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_69 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="584" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln81 = br i1 %icmp_ln81, void %.split49, void %._crit_edge356.loopexit

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="585" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="31">
<![CDATA[
.split49:1 %trunc_ln82_5 = trunc i31 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln82_5"/></StgValue>
</operation>

<operation id="586" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split49:2 %add_ln82_5 = add i10 %add_ln82_4, i10 %trunc_ln82_5

]]></Node>
<StgValue><ssdm name="add_ln82_5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="587" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split49:5 %gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="588" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="589" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
.split49:3 %zext_ln82_6 = zext i10 %add_ln82_5

]]></Node>
<StgValue><ssdm name="zext_ln82_6"/></StgValue>
</operation>

<operation id="590" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split49:4 %dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln82_6

]]></Node>
<StgValue><ssdm name="dwbuf_V_addr"/></StgValue>
</operation>

<operation id="591" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.split49:6 %store_ln82 = store i16 %gmem_addr_4_read, i10 %dwbuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="592" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
.split49:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="593" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp74387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge356.loopexit:0 %br_ln0 = br void %._crit_edge356

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="594" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge356:0 %add_ln80 = add i32 %select_ln79, i32 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="595" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge356:1 %add_ln79_1 = add i64 %indvar_flatten55, i64 1

]]></Node>
<StgValue><ssdm name="add_ln79_1"/></StgValue>
</operation>

<operation id="596" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge356:2 %select_ln79_4 = select i1 %icmp_ln79, i64 1, i64 %add_ln79_1

]]></Node>
<StgValue><ssdm name="select_ln79_4"/></StgValue>
</operation>

<operation id="597" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge356:3 %br_ln0 = br void %.lr.ph370.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="598" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten89 = phi i64 0, void %._crit_edge371, i64 %add_ln88_1, void %._crit_edge341

]]></Node>
<StgValue><ssdm name="indvar_flatten89"/></StgValue>
</operation>

<operation id="599" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i_4 = phi i32 0, void %._crit_edge371, i32 %select_ln88_1, void %._crit_edge341

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="600" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_4 = phi i32 0, void %._crit_edge371, i32 %add_ln89, void %._crit_edge341

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="601" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln88_1 = add i64 %indvar_flatten89, i64 1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="602" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln88 = icmp_eq  i64 %indvar_flatten89, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="603" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln88 = br i1 %icmp_ln88, void %._crit_edge346.loopexit, void %._crit_edge351.loopexit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="604" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge346.loopexit:0 %add_ln88 = add i32 %i_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="605" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge346.loopexit:2 %icmp_ln89 = icmp_eq  i32 %j_4, i32 %H_read

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="606" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge346.loopexit:3 %select_ln88 = select i1 %icmp_ln89, i32 0, i32 %j_4

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="607" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge346.loopexit:4 %select_ln88_1 = select i1 %icmp_ln89, i32 %add_ln88, i32 %i_4

]]></Node>
<StgValue><ssdm name="select_ln88_1"/></StgValue>
</operation>

<operation id="608" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge346.loopexit:5 %trunc_ln88 = trunc i32 %select_ln88_1

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="609" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge346.loopexit:7 %trunc_ln88_1 = trunc i32 %select_ln88_1

]]></Node>
<StgValue><ssdm name="trunc_ln88_1"/></StgValue>
</operation>

<operation id="610" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge346.loopexit:11 %trunc_ln89 = trunc i32 %select_ln88

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="611" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge351.loopexit:0 %br_ln97 = br i1 %icmp_ln43, void %._crit_edge301, void %.lr.ph335

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="612" st_id="83" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge346.loopexit:6 %mul_ln88 = mul i31 %trunc_ln88, i31 %empty_47

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>

<operation id="613" st_id="83" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge346.loopexit:13 %empty_75 = mul i31 %trunc_ln89, i31 %trunc_ln33

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="614" st_id="84" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge346.loopexit:6 %mul_ln88 = mul i31 %trunc_ln88, i31 %empty_47

]]></Node>
<StgValue><ssdm name="mul_ln88"/></StgValue>
</operation>

<operation id="615" st_id="84" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge346.loopexit:13 %empty_75 = mul i31 %trunc_ln89, i31 %trunc_ln33

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="616" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge346.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_15_VITIS_LOOP_89_16_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="617" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge346.loopexit:8 %zext_ln91 = zext i3 %trunc_ln88_1

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="618" st_id="85" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge346.loopexit:9 %mul_ln91 = mul i10 %zext_ln91, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln91"/></StgValue>
</operation>

<operation id="619" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge346.loopexit:10 %zext_ln89 = zext i10 %mul_ln91

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="620" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge346.loopexit:12 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="621" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge346.loopexit:14 %empty_76 = add i31 %empty_75, i31 %mul_ln88

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="622" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge346.loopexit:15 %tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_76, i1 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="623" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge346.loopexit:16 %empty_77 = add i32 %tmp_6, i32 %dx_read

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="624" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge346.loopexit:17 %br_ln90 = br i1 %cmp56407, void %._crit_edge341, void %.lr.ph340

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="625" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph340:0 %trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_77, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="626" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph340:1 %sext_ln90 = sext i31 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="627" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph340:2 %gmem_addr_5 = getelementptr i16 %gmem, i32 %sext_ln90

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="628" st_id="86" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph340:3 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="629" st_id="87" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph340:3 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="630" st_id="88" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph340:3 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="631" st_id="89" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph340:3 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="632" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph340:4 %trunc_ln91 = trunc i32 %select_ln88

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="633" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="9">
<![CDATA[
.lr.ph340:5 %zext_ln91_1 = zext i9 %trunc_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="634" st_id="89" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph340:6 %add_ln91 = add i11 %zext_ln89, i11 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="635" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="11">
<![CDATA[
.lr.ph340:7 %zext_ln90 = zext i11 %add_ln91

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="636" st_id="89" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph340:8 %mul_ln90 = mul i16 %zext_ln90, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="637" st_id="90" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph340:3 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="638" st_id="90" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph340:8 %mul_ln90 = mul i16 %zext_ln90, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="639" st_id="91" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph340:3 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="640" st_id="91" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph340:8 %mul_ln90 = mul i16 %zext_ln90, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="641" st_id="92" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph340:3 %empty_73 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_5, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="642" st_id="92" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph340:8 %mul_ln90 = mul i16 %zext_ln90, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln90"/></StgValue>
</operation>

<operation id="643" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph340:9 %br_ln90 = br void

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="644" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %k_4 = phi i31 %add_ln90, void %.split43, i31 0, void %.lr.ph340

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="645" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln90 = add i31 %k_4, i31 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="646" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="31">
<![CDATA[
:2 %k_4_cast = zext i31 %k_4

]]></Node>
<StgValue><ssdm name="k_4_cast"/></StgValue>
</operation>

<operation id="647" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="648" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln90 = icmp_eq  i32 %k_4_cast, i32 %W_read

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="649" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="650" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln90 = br i1 %icmp_ln90, void %.split43, void %._crit_edge341.loopexit

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="651" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="31">
<![CDATA[
.split43:1 %trunc_ln91_1 = trunc i31 %k_4

]]></Node>
<StgValue><ssdm name="trunc_ln91_1"/></StgValue>
</operation>

<operation id="652" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split43:2 %add_ln91_1 = add i16 %mul_ln90, i16 %trunc_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="653" st_id="94" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
.split43:5 %gmem_addr_5_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="654" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln90"/></StgValue>
</operation>

<operation id="655" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="16">
<![CDATA[
.split43:3 %zext_ln91_2 = zext i16 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="656" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split43:4 %dxbuf_V_addr = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln91_2

]]></Node>
<StgValue><ssdm name="dxbuf_V_addr"/></StgValue>
</operation>

<operation id="657" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split43:6 %store_ln91 = store i16 %gmem_addr_5_read, i16 %dxbuf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="658" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.split43:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="659" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge341.loopexit:0 %br_ln0 = br void %._crit_edge341

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="660" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge341:0 %add_ln89 = add i32 %select_ln88, i32 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="661" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge341:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="662" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph335:0 %trunc_ln97 = trunc i32 %F_read

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="663" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph335:1 %trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="664" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph335:2 %sext_ln97 = sext i31 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="665" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph335:3 %gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln97

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="666" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.lr.ph335:4 %empty_78 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %F_read

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="667" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph335:5 %br_ln97 = br void

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="668" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_5 = phi i31 %add_ln97, void %.split41, i31 0, void %.lr.ph335

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="669" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln97 = add i31 %i_5, i31 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="670" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="671" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln97 = icmp_eq  i31 %i_5, i31 %trunc_ln97

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="672" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="673" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln97 = br i1 %icmp_ln97, void %.split41, void %.lr.ph330

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="674" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="31">
<![CDATA[
.split41:1 %trunc_ln98 = trunc i31 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="675" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="3">
<![CDATA[
.split41:2 %zext_ln98 = zext i3 %trunc_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="676" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41:3 %dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln98

]]></Node>
<StgValue><ssdm name="dbbuf_V_addr"/></StgValue>
</operation>

<operation id="677" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="3">
<![CDATA[
.split41:4 %dbbuf_V_load = load i3 %dbbuf_V_addr

]]></Node>
<StgValue><ssdm name="dbbuf_V_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="678" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="3">
<![CDATA[
.split41:4 %dbbuf_V_load = load i3 %dbbuf_V_addr

]]></Node>
<StgValue><ssdm name="dbbuf_V_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="679" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="680" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0">
<![CDATA[
.split41:5 %write_ln98 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dbbuf_V_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln98"/></StgValue>
</operation>

<operation id="681" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
.split41:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="682" st_id="101" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.lr.ph330:0 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="683" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph330:1 %cmp229322 = icmp_sgt  i32 %outH, i32 0

]]></Node>
<StgValue><ssdm name="cmp229322"/></StgValue>
</operation>

<operation id="684" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph330:2 %cmp231317 = icmp_sgt  i32 %add100645, i32 0

]]></Node>
<StgValue><ssdm name="cmp231317"/></StgValue>
</operation>

<operation id="685" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph330:6 %icmp_ln104 = icmp_ne  i32 %add_ln55, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="686" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph330:7 %select_ln104 = select i1 %icmp_ln104, i32 %outH, i32 1

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="687" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph330:10 %zext_ln103 = zext i32 %FH_read

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="688" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph330:11 %zext_ln103_1 = zext i32 %FW_read

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="689" st_id="101" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph330:12 %mul_ln103 = mul i64 %zext_ln103, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="690" st_id="102" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.lr.ph330:0 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="691" st_id="102" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph330:12 %mul_ln103 = mul i64 %zext_ln103, i64 %zext_ln103_1

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="692" st_id="103" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.lr.ph330:0 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="693" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="96" op_0_bw="32">
<![CDATA[
.lr.ph330:13 %zext_ln103_2 = zext i32 %C_read

]]></Node>
<StgValue><ssdm name="zext_ln103_2"/></StgValue>
</operation>

<operation id="694" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="96" op_0_bw="64">
<![CDATA[
.lr.ph330:14 %zext_ln103_3 = zext i64 %mul_ln103

]]></Node>
<StgValue><ssdm name="zext_ln103_3"/></StgValue>
</operation>

<operation id="695" st_id="103" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph330:15 %mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="696" st_id="104" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.lr.ph330:0 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="697" st_id="104" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph330:15 %mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="698" st_id="105" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="16">
<![CDATA[
.lr.ph330:0 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="699" st_id="105" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph330:15 %mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="700" st_id="106" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph330:15 %mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="701" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph330:3 %add_ln103 = add i32 %W_read, i32 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="702" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph330:4 %sub_ln103 = sub i32 %add_ln103, i32 %FW_read

]]></Node>
<StgValue><ssdm name="sub_ln103"/></StgValue>
</operation>

<operation id="703" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph330:5 %trunc_ln103 = trunc i32 %FH_read

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="704" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph330:8 %icmp_ln105 = icmp_ne  i32 %add_ln103, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="705" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph330:9 %select_ln105 = select i1 %icmp_ln105, i32 %sub_ln103, i32 1

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="706" st_id="107" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.lr.ph330:15 %mul_ln103_1 = mul i96 %zext_ln103_2, i96 %zext_ln103_3

]]></Node>
<StgValue><ssdm name="mul_ln103_1"/></StgValue>
</operation>

<operation id="707" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph330:16 %icmp_ln108 = icmp_eq  i32 %FW_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="708" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph330:17 %br_ln103 = br void

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="709" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %f = phi i31 %add_ln103_1, void %._crit_edge326, i31 0, void %.lr.ph330

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="710" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln103_1 = add i31 %f, i31 1

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="711" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2 %icmp_ln103 = icmp_eq  i31 %f, i31 %trunc_ln97

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="712" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="713" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln103 = br i1 %icmp_ln103, void %.split39, void %.lr.ph300

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="714" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="715" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="3" op_0_bw="31">
<![CDATA[
.split39:1 %empty_82 = trunc i31 %f

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="716" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="3">
<![CDATA[
.split39:2 %f_cast_cast = zext i3 %empty_82

]]></Node>
<StgValue><ssdm name="f_cast_cast"/></StgValue>
</operation>

<operation id="717" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="10" op_0_bw="3">
<![CDATA[
.split39:3 %zext_ln1118 = zext i3 %empty_82

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="718" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="3">
<![CDATA[
.split39:4 %zext_ln1118_1 = zext i3 %empty_82

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="719" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split39:5 %tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_82, i2 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="720" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="6" op_0_bw="5">
<![CDATA[
.split39:6 %zext_ln1118_2 = zext i5 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="721" st_id="108" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split39:7 %add_ln1118_2 = add i6 %zext_ln1118_2, i6 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="722" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="6">
<![CDATA[
.split39:8 %add_ln1118_2_cast = zext i6 %add_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1118_2_cast"/></StgValue>
</operation>

<operation id="723" st_id="108" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split39:9 %empty_83 = mul i10 %zext_ln1118, i10 100

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="724" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="10">
<![CDATA[
.split39:10 %p_cast = zext i10 %empty_83

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="725" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split39:11 %dbbuf_V_addr_1 = getelementptr i16 %dbbuf_V, i32 0, i32 %f_cast_cast

]]></Node>
<StgValue><ssdm name="dbbuf_V_addr_1"/></StgValue>
</operation>

<operation id="726" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:12 %br_ln104 = br i1 %cmp229322, void %._crit_edge326, void %.lr.ph325.preheader

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="727" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
<literal name="cmp229322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph325.preheader:0 %br_ln104 = br void %.lr.ph325

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="728" st_id="108" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph300:2 %bound121 = mul i64 %cast, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="bound121"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="729" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph325:0 %h = phi i32 %add_ln104, void %._crit_edge321, i32 0, void %.lr.ph325.preheader

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="730" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph325:1 %add_ln104 = add i32 %h, i32 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="731" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph325:2 %icmp_ln104_1 = icmp_eq  i32 %h, i32 %select_ln104

]]></Node>
<StgValue><ssdm name="icmp_ln104_1"/></StgValue>
</operation>

<operation id="732" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph325:3 %br_ln104 = br i1 %icmp_ln104_1, void %.split35, void %._crit_edge326.loopexit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="733" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="734" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split35:1 %br_ln105 = br i1 %cmp231317, void %._crit_edge321, void %.lr.ph320

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="735" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
<literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph320:1 %empty_84 = trunc i32 %h

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="736" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
<literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="11" op_0_bw="9">
<![CDATA[
.lr.ph320:2 %h_cast_cast217 = zext i9 %empty_84

]]></Node>
<StgValue><ssdm name="h_cast_cast217"/></StgValue>
</operation>

<operation id="737" st_id="109" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
<literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph320:3 %empty_85 = add i11 %p_cast, i11 %h_cast_cast217

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="738" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
<literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="11">
<![CDATA[
.lr.ph320:4 %zext_ln105 = zext i11 %empty_85

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="739" st_id="109" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="0"/>
<literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph320:5 %mul_ln105 = mul i16 %zext_ln105, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</operation>

<operation id="740" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp229322" val="1"/>
<literal name="icmp_ln104_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge326.loopexit:0 %br_ln0 = br void %._crit_edge326

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="741" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_1" val="1"/>
</and_exp><and_exp><literal name="cmp229322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge326:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="742" st_id="110" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph320:5 %mul_ln105 = mul i16 %zext_ln105, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="743" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="3">
<![CDATA[
.lr.ph320:0 %dbbuf_V_load_1 = load i3 %dbbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="dbbuf_V_load_1"/></StgValue>
</operation>

<operation id="744" st_id="111" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph320:5 %mul_ln105 = mul i16 %zext_ln105, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="745" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="3">
<![CDATA[
.lr.ph320:0 %dbbuf_V_load_1 = load i3 %dbbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="dbbuf_V_load_1"/></StgValue>
</operation>

<operation id="746" st_id="112" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph320:5 %mul_ln105 = mul i16 %zext_ln105, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</operation>

<operation id="747" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph320:6 %br_ln105 = br void

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="748" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %w_1 = phi i32 %add_ln105, void %._crit_edge316.loopexit, i32 0, void %.lr.ph320

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="749" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1 %empty_86 = phi i16 %add_ln703, void %._crit_edge316.loopexit, i16 %dbbuf_V_load_1, void %.lr.ph320

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="750" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln105 = add i32 %w_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="751" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln105_1 = icmp_eq  i32 %w_1, i32 %select_ln105

]]></Node>
<StgValue><ssdm name="icmp_ln105_1"/></StgValue>
</operation>

<operation id="752" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln105 = br i1 %icmp_ln105_1, void %.split32, void %._crit_edge321.loopexit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="753" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="32">
<![CDATA[
.split32:1 %empty_87 = trunc i32 %w_1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="754" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split32:2 %empty_88 = add i16 %mul_ln105, i16 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="755" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="16">
<![CDATA[
.split32:3 %p_cast238 = zext i16 %empty_88

]]></Node>
<StgValue><ssdm name="p_cast238"/></StgValue>
</operation>

<operation id="756" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split32:4 %dybuf_V_addr_1 = getelementptr i16 %dybuf_V, i32 0, i32 %p_cast238

]]></Node>
<StgValue><ssdm name="dybuf_V_addr_1"/></StgValue>
</operation>

<operation id="757" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16">
<![CDATA[
.split32:5 %r_V = load i16 %dybuf_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="758" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split32:7 %store_ln0 = store i16 0, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="759" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32:8 %store_ln0 = store i32 4294967295, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="760" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
._crit_edge321.loopexit:0 %store_ln703 = store i16 %empty_86, i3 %dbbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="761" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp231317" val="1"/>
<literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge321.loopexit:1 %br_ln104 = br void %._crit_edge321

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="762" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp><and_exp><literal name="cmp231317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge321:0 %br_ln0 = br void %.lr.ph325

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="763" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:0 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="764" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16">
<![CDATA[
.split32:5 %r_V = load i16 %dybuf_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="765" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="23" op_0_bw="16">
<![CDATA[
.split32:6 %sext_ln1118_1 = sext i16 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="766" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
.split32:9 %br_ln106 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="767" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:0 %indvar_flatten116 = phi i96 0, void %.split32, i96 %add_ln106_1, void %._crit_edge311.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten116"/></StgValue>
</operation>

<operation id="768" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:1 %c = phi i32 0, void %.split32, i32 %select_ln106_1, void %._crit_edge311.loopexit

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="769" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:2 %indvar_flatten96 = phi i64 0, void %.split32, i64 %select_ln107_4, void %._crit_edge311.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten96"/></StgValue>
</operation>

<operation id="770" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:5 %add_ln106_1 = add i96 %indvar_flatten116, i96 1

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="771" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="96" op_1_bw="96">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:9 %icmp_ln106 = icmp_eq  i96 %indvar_flatten116, i96 %mul_ln103_1

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="772" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:10 %br_ln106 = br i1 %icmp_ln106, void %._crit_edge311.loopexit, void %._crit_edge316.loopexit

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="773" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit:0 %add_ln106 = add i32 %c, i32 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="774" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge311.loopexit:2 %icmp_ln107 = icmp_eq  i64 %indvar_flatten96, i64 %mul_ln103

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="775" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:4 %select_ln106_1 = select i1 %icmp_ln107, i32 %add_ln106, i32 %c

]]></Node>
<StgValue><ssdm name="select_ln106_1"/></StgValue>
</operation>

<operation id="776" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit:5 %trunc_ln106 = trunc i32 %select_ln106_1

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="777" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="12" op_0_bw="5">
<![CDATA[
._crit_edge311.loopexit:7 %zext_ln1118_4 = zext i5 %trunc_ln106

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="778" st_id="115" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge311.loopexit:8 %mul_ln1118 = mul i12 %zext_ln1118_4, i12 100

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="779" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge311.loopexit:74 %add_ln107_1 = add i64 %indvar_flatten96, i64 1

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="780" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:3 %fh = phi i32 0, void %.split32, i32 %select_ln107_3, void %._crit_edge311.loopexit

]]></Node>
<StgValue><ssdm name="fh"/></StgValue>
</operation>

<operation id="781" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:4 %fw = phi i32 0, void %.split32, i32 %add_ln108, void %._crit_edge311.loopexit

]]></Node>
<StgValue><ssdm name="fw"/></StgValue>
</operation>

<operation id="782" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="9" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:6 %empty_89 = trunc i32 %fh

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="783" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:7 %add_ln1118 = add i9 %empty_89, i9 %empty_84

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="784" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="785" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:3 %select_ln106 = select i1 %icmp_ln107, i32 0, i32 %fh

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="786" st_id="116" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge311.loopexit:8 %mul_ln1118 = mul i12 %zext_ln1118_4, i12 100

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="787" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge311.loopexit:14 %select_ln106_2 = select i1 %icmp_ln107, i9 0, i9 %empty_89

]]></Node>
<StgValue><ssdm name="select_ln106_2"/></StgValue>
</operation>

<operation id="788" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge311.loopexit:15 %select_ln106_3 = select i1 %icmp_ln107, i9 %empty_84, i9 %add_ln1118

]]></Node>
<StgValue><ssdm name="select_ln106_3"/></StgValue>
</operation>

<operation id="789" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit:17 %icmp_ln108_1 = icmp_eq  i32 %fw, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln108_1"/></StgValue>
</operation>

<operation id="790" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge311.loopexit:18 %select_ln106_4 = select i1 %icmp_ln107, i1 %icmp_ln108, i1 %icmp_ln108_1

]]></Node>
<StgValue><ssdm name="select_ln106_4"/></StgValue>
</operation>

<operation id="791" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit:19 %add_ln107 = add i32 %select_ln106, i32 1

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="792" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit:23 %empty_90 = trunc i32 %add_ln107

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="793" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge311.loopexit:24 %select_ln107_1 = select i1 %select_ln106_4, i9 %empty_90, i9 %select_ln106_2

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="794" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge311.loopexit:31 %add_ln1118_7 = add i9 %empty_90, i9 %empty_84

]]></Node>
<StgValue><ssdm name="add_ln1118_7"/></StgValue>
</operation>

<operation id="795" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge311.loopexit:32 %select_ln107_2 = select i1 %select_ln106_4, i9 %add_ln1118_7, i9 %select_ln106_3

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="796" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge311.loopexit:75 %select_ln107_4 = select i1 %icmp_ln107, i64 1, i64 %add_ln107_1

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="797" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge311.loopexit:6 %zext_ln1118_3 = zext i5 %trunc_ln106

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="798" st_id="117" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge311.loopexit:8 %mul_ln1118 = mul i12 %zext_ln1118_4, i12 100

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="799" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge311.loopexit:9 %add_ln1118_3 = add i7 %add_ln1118_2_cast, i7 %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1118_3"/></StgValue>
</operation>

<operation id="800" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="30" op_0_bw="7">
<![CDATA[
._crit_edge311.loopexit:10 %zext_ln1118_5 = zext i7 %add_ln1118_3

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="801" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
._crit_edge311.loopexit:11 %tmp_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln1118_3, i2 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="802" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge311.loopexit:12 %zext_ln1118_6 = zext i9 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="803" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge311.loopexit:13 %add_ln1118_4 = add i30 %zext_ln1118_6, i30 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln1118_4"/></StgValue>
</operation>

<operation id="804" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge311.loopexit:21 %or_ln107 = or i1 %select_ln106_4, i1 %icmp_ln107

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="805" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:22 %select_ln107 = select i1 %or_ln107, i32 0, i32 %fw

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="806" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge311.loopexit:25 %zext_ln1118_7 = zext i9 %select_ln107_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="807" st_id="117" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge311.loopexit:26 %add_ln1118_5 = add i30 %add_ln1118_4, i30 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="add_ln1118_5"/></StgValue>
</operation>

<operation id="808" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="30">
<![CDATA[
._crit_edge311.loopexit:27 %trunc_ln1118 = trunc i30 %add_ln1118_5

]]></Node>
<StgValue><ssdm name="trunc_ln1118"/></StgValue>
</operation>

<operation id="809" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="30">
<![CDATA[
._crit_edge311.loopexit:28 %trunc_ln1118_1 = trunc i30 %add_ln1118_5

]]></Node>
<StgValue><ssdm name="trunc_ln1118_1"/></StgValue>
</operation>

<operation id="810" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="9">
<![CDATA[
._crit_edge311.loopexit:33 %zext_ln1118_8 = zext i9 %select_ln107_2

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="811" st_id="117" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge311.loopexit:34 %add_ln1118_8 = add i12 %mul_ln1118, i12 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1118_8"/></StgValue>
</operation>

<operation id="812" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:38 %select_ln107_3 = select i1 %select_ln106_4, i32 %add_ln107, i32 %select_ln106

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>

<operation id="813" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit:40 %trunc_ln109 = trunc i32 %select_ln107

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="814" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge311.loopexit:41 %trunc_ln1118_2 = trunc i32 %select_ln107

]]></Node>
<StgValue><ssdm name="trunc_ln1118_2"/></StgValue>
</operation>

<operation id="815" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit:46 %add_ln1118_1 = add i16 %trunc_ln109, i16 %empty_87

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="816" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit:73 %add_ln108 = add i32 %select_ln107, i32 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="817" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
._crit_edge311.loopexit:29 %p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1118_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="818" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge311.loopexit:30 %add_ln1118_6 = add i10 %p_shl7_cast, i10 %trunc_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1118_6"/></StgValue>
</operation>

<operation id="819" st_id="118" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge311.loopexit:34 %add_ln1118_8 = add i12 %mul_ln1118, i12 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1118_8"/></StgValue>
</operation>

<operation id="820" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge311.loopexit:35 %add_ln1118_8_cast = zext i12 %add_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1118_8_cast"/></StgValue>
</operation>

<operation id="821" st_id="118" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit:36 %mul_ln1118_1 = mul i16 %add_ln1118_8_cast, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="822" st_id="118" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge311.loopexit:42 %add_ln1118_9 = add i10 %add_ln1118_6, i10 %trunc_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1118_9"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="823" st_id="119" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit:36 %mul_ln1118_1 = mul i16 %add_ln1118_8_cast, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="824" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge311.loopexit:43 %zext_ln1118_9 = zext i10 %add_ln1118_9

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="825" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:44 %wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="wbuf_V_addr_1"/></StgValue>
</operation>

<operation id="826" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:45 %dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="dwbuf_V_addr_2"/></StgValue>
</operation>

<operation id="827" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge311.loopexit:59 %wbuf_V_load = load i10 %wbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="wbuf_V_load"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="828" st_id="120" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit:36 %mul_ln1118_1 = mul i16 %add_ln1118_8_cast, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="829" st_id="120" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit:47 %add_ln1118_10 = add i16 %mul_ln1118_1, i16 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1118_10"/></StgValue>
</operation>

<operation id="830" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge311.loopexit:59 %wbuf_V_load = load i10 %wbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="wbuf_V_load"/></StgValue>
</operation>

<operation id="831" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="23" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit:60 %sext_ln1118_2 = sext i16 %wbuf_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="832" st_id="120" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:67 %mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="833" st_id="121" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge311.loopexit:47 %add_ln1118_10 = add i16 %mul_ln1118_1, i16 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1118_10"/></StgValue>
</operation>

<operation id="834" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit:48 %zext_ln1118_10 = zext i16 %add_ln1118_10

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="835" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:49 %xbuf_V_addr_1 = getelementptr i16 %xbuf_V, i32 0, i32 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="xbuf_V_addr_1"/></StgValue>
</operation>

<operation id="836" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge311.loopexit:50 %dxbuf_V_addr_2 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="dxbuf_V_addr_2"/></StgValue>
</operation>

<operation id="837" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit:51 %xbuf_V_load = load i16 %xbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="xbuf_V_load"/></StgValue>
</operation>

<operation id="838" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge311.loopexit:62 %reuse_addr_reg_load = load i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="839" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit:63 %dxbuf_V_load_1 = load i16 %dxbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="dxbuf_V_load_1"/></StgValue>
</operation>

<operation id="840" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge311.loopexit:64 %addr_cmp = icmp_eq  i32 %reuse_addr_reg_load, i32 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="841" st_id="121" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:67 %mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="842" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge311.loopexit:72 %store_ln1118 = store i32 %zext_ln1118_10, i32 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln1118"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="843" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit:51 %xbuf_V_load = load i16 %xbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="xbuf_V_load"/></StgValue>
</operation>

<operation id="844" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge311.loopexit:61 %reuse_reg_load = load i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="845" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit:63 %dxbuf_V_load_1 = load i16 %dxbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="dxbuf_V_load_1"/></StgValue>
</operation>

<operation id="846" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge311.loopexit:65 %lhs_2 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %dxbuf_V_load_1

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="847" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
._crit_edge311.loopexit:66 %lhs_3 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs_2, i7 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="848" st_id="122" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:67 %mul_ln1192_1 = mul i23 %sext_ln1118_2, i23 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="849" st_id="122" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:68 %ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="850" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="23" op_0_bw="16">
<![CDATA[
._crit_edge311.loopexit:52 %sext_ln1118 = sext i16 %xbuf_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="851" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge311.loopexit:53 %lhs = load i10 %dwbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="852" st_id="123" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:55 %mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="853" st_id="123" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:68 %ret_V_1 = add i23 %lhs_3, i23 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="854" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge311.loopexit:69 %trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="855" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge311.loopexit:70 %store_ln708 = store i16 %trunc_ln708_1, i16 %dxbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="856" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge311.loopexit:71 %store_ln708 = store i16 %trunc_ln708_1, i16 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="857" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="10">
<![CDATA[
._crit_edge311.loopexit:53 %lhs = load i10 %dwbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="858" st_id="124" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:55 %mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="859" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
._crit_edge311.loopexit:54 %lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="860" st_id="125" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:55 %mul_ln1192 = mul i23 %sext_ln1118, i23 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="861" st_id="125" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:56 %ret_V = add i23 %lhs_1, i23 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="862" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge311.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_22_VITIS_LOOP_107_23_VITIS_LOOP_108_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="863" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge311.loopexit:16 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="864" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge311.loopexit:20 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_23_VITIS_LOOP_108_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="865" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge311.loopexit:37 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="866" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge311.loopexit:39 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="867" st_id="126" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge311.loopexit:56 %ret_V = add i23 %lhs_1, i23 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="868" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge311.loopexit:57 %trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="869" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
._crit_edge311.loopexit:58 %store_ln708 = store i16 %trunc_ln8, i10 %dwbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="870" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge311.loopexit:76 %br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i91

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="871" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge316.loopexit:0 %add_ln703 = add i16 %r_V, i16 %empty_86

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="872" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge316.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="873" st_id="128" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph300:2 %bound121 = mul i64 %cast, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="bound121"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="874" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="95" op_0_bw="31">
<![CDATA[
.lr.ph300:3 %cast127 = zext i31 %trunc_ln97

]]></Node>
<StgValue><ssdm name="cast127"/></StgValue>
</operation>

<operation id="875" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="95" op_0_bw="64">
<![CDATA[
.lr.ph300:4 %cast128 = zext i64 %bound121

]]></Node>
<StgValue><ssdm name="cast128"/></StgValue>
</operation>

<operation id="876" st_id="129" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph300:5 %bound129 = mul i95 %cast127, i95 %cast128

]]></Node>
<StgValue><ssdm name="bound129"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="877" st_id="130" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph300:5 %bound129 = mul i95 %cast127, i95 %cast128

]]></Node>
<StgValue><ssdm name="bound129"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="878" st_id="131" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph300:5 %bound129 = mul i95 %cast127, i95 %cast128

]]></Node>
<StgValue><ssdm name="bound129"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="879" st_id="132" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph300:5 %bound129 = mul i95 %cast127, i95 %cast128

]]></Node>
<StgValue><ssdm name="bound129"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="880" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph300:0 %cmp234302 = icmp_sgt  i32 %FW_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp234302"/></StgValue>
</operation>

<operation id="881" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph300:1 %empty_91 = trunc i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="882" st_id="133" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
.lr.ph300:5 %bound129 = mul i95 %cast127, i95 %cast128

]]></Node>
<StgValue><ssdm name="bound129"/></StgValue>
</operation>

<operation id="883" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph300:6 %icmp_ln123 = icmp_eq  i32 %FH_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="884" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph300:7 %br_ln121 = br void

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="885" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="95" op_0_bw="95" op_1_bw="0" op_2_bw="95" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten149 = phi i95 0, void %.lr.ph300, i95 %add_ln121_1, void %._crit_edge286

]]></Node>
<StgValue><ssdm name="indvar_flatten149"/></StgValue>
</operation>

<operation id="886" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1 %i_6 = phi i31 0, void %.lr.ph300, i31 %select_ln121_2, void %._crit_edge286

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="887" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
:5 %add_ln121_1 = add i95 %indvar_flatten149, i95 1

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="888" st_id="134" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6 %empty_92 = mul i31 %i_6, i31 %empty

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="889" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="95" op_1_bw="95">
<![CDATA[
:10 %icmp_ln121 = icmp_eq  i95 %indvar_flatten149, i95 %bound129

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="890" st_id="135" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6 %empty_92 = mul i31 %i_6, i31 %empty

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="891" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten124 = phi i64 0, void %.lr.ph300, i64 %select_ln122_4, void %._crit_edge286

]]></Node>
<StgValue><ssdm name="indvar_flatten124"/></StgValue>
</operation>

<operation id="892" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %j_5 = phi i32 0, void %.lr.ph300, i32 %select_ln122_3, void %._crit_edge286

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="893" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %k_5 = phi i32 0, void %.lr.ph300, i32 %add_ln123, void %._crit_edge286

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="894" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="31" op_0_bw="32">
<![CDATA[
:7 %trunc_ln122 = trunc i32 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="895" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:8 %tmp6 = add i31 %trunc_ln122, i31 %empty_92

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="896" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="5" op_0_bw="32">
<![CDATA[
:9 %trunc_ln125 = trunc i32 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="897" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln121 = br i1 %icmp_ln121, void %._crit_edge296.loopexit, void %._crit_edge301.loopexit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="898" st_id="136" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:0 %add_ln121 = add i31 %i_6, i31 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="899" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge296.loopexit:2 %icmp_ln122 = icmp_eq  i64 %indvar_flatten124, i64 %bound121

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="900" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge296.loopexit:6 %select_ln121_2 = select i1 %icmp_ln122, i31 %add_ln121, i31 %i_6

]]></Node>
<StgValue><ssdm name="select_ln121_2"/></StgValue>
</operation>

<operation id="901" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="3" op_0_bw="31">
<![CDATA[
._crit_edge296.loopexit:7 %trunc_ln121 = trunc i31 %select_ln121_2

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="902" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge296.loopexit:15 %icmp_ln123_1 = icmp_eq  i32 %k_5, i32 %FH_read

]]></Node>
<StgValue><ssdm name="icmp_ln123_1"/></StgValue>
</operation>

<operation id="903" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge296.loopexit:16 %select_ln121_5 = select i1 %icmp_ln122, i1 %icmp_ln123, i1 %icmp_ln123_1

]]></Node>
<StgValue><ssdm name="select_ln121_5"/></StgValue>
</operation>

<operation id="904" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge301.loopexit:0 %br_ln0 = br void %._crit_edge301

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="905" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge301:0 %br_ln131 = br void

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="906" st_id="137" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:4 %p_mid1135 = mul i31 %add_ln121, i31 %empty

]]></Node>
<StgValue><ssdm name="p_mid1135"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="907" st_id="138" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:4 %p_mid1135 = mul i31 %add_ln121, i31 %empty

]]></Node>
<StgValue><ssdm name="p_mid1135"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="908" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge296.loopexit:3 %select_ln121 = select i1 %icmp_ln122, i32 0, i32 %j_5

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="909" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln121_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge296.loopexit:5 %select_ln121_1 = select i1 %icmp_ln122, i31 %p_mid1135, i31 %empty_92

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="910" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="3">
<![CDATA[
._crit_edge296.loopexit:8 %zext_ln125 = zext i3 %trunc_ln121

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="911" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge296.loopexit:9 %tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln121, i2 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="912" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="6" op_0_bw="5">
<![CDATA[
._crit_edge296.loopexit:10 %zext_ln125_1 = zext i5 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="913" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge296.loopexit:11 %add_ln125 = add i6 %zext_ln125_1, i6 %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="914" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge296.loopexit:12 %zext_ln122 = zext i6 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="915" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln121_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge296.loopexit:13 %select_ln121_3 = select i1 %icmp_ln122, i31 %p_mid1135, i31 %tmp6

]]></Node>
<StgValue><ssdm name="select_ln121_3"/></StgValue>
</operation>

<operation id="916" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln121_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge296.loopexit:14 %select_ln121_4 = select i1 %icmp_ln122, i5 0, i5 %trunc_ln125

]]></Node>
<StgValue><ssdm name="select_ln121_4"/></StgValue>
</operation>

<operation id="917" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge296.loopexit:17 %add_ln122 = add i32 %select_ln121, i32 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="918" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln121_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge296.loopexit:21 %trunc_ln122_1 = trunc i32 %add_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>

<operation id="919" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln121_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:22 %tmp6_mid1 = add i31 %trunc_ln122_1, i31 %select_ln121_1

]]></Node>
<StgValue><ssdm name="tmp6_mid1"/></StgValue>
</operation>

<operation id="920" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge296.loopexit:23 %select_ln122_1 = select i1 %select_ln121_5, i31 %tmp6_mid1, i31 %select_ln121_3

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="921" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln121_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge296.loopexit:25 %trunc_ln125_1 = trunc i32 %add_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln125_1"/></StgValue>
</operation>

<operation id="922" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
._crit_edge296.loopexit:26 %select_ln122_2 = select i1 %select_ln121_5, i5 %trunc_ln125_1, i5 %select_ln121_4

]]></Node>
<StgValue><ssdm name="select_ln122_2"/></StgValue>
</operation>

<operation id="923" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="5">
<![CDATA[
._crit_edge296.loopexit:27 %zext_ln125_2 = zext i5 %select_ln122_2

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="924" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge296.loopexit:28 %add_ln125_1 = add i7 %zext_ln122, i7 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="925" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge296.loopexit:33 %select_ln122_3 = select i1 %select_ln121_5, i32 %add_ln122, i32 %select_ln121

]]></Node>
<StgValue><ssdm name="select_ln122_3"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="926" st_id="140" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:24 %mul_ln122 = mul i31 %select_ln122_1, i31 %trunc_ln103

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="927" st_id="141" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:24 %mul_ln122 = mul i31 %select_ln122_1, i31 %trunc_ln103

]]></Node>
<StgValue><ssdm name="mul_ln122"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="928" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge296.loopexit:19 %or_ln122 = or i1 %select_ln121_5, i1 %icmp_ln122

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="929" st_id="142" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge296.loopexit:20 %select_ln122 = select i1 %or_ln122, i32 0, i32 %k_5

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="930" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge296.loopexit:34 %trunc_ln123 = trunc i32 %select_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="931" st_id="142" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:36 %tmp8 = add i31 %trunc_ln123, i31 %mul_ln122

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="932" st_id="143" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:37 %empty_96 = mul i31 %tmp8, i31 %empty_91

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="933" st_id="144" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge296.loopexit:37 %empty_96 = mul i31 %tmp8, i31 %empty_91

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="934" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge296.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_25_VITIS_LOOP_122_26_VITIS_LOOP_123_27_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="935" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge296.loopexit:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_122_26_VITIS_LOOP_123_27_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="936" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="30" op_0_bw="7">
<![CDATA[
._crit_edge296.loopexit:29 %zext_ln125_3 = zext i7 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="937" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
._crit_edge296.loopexit:30 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln125_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="938" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="30" op_0_bw="9">
<![CDATA[
._crit_edge296.loopexit:31 %zext_ln125_4 = zext i9 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="939" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge296.loopexit:32 %add_ln125_2 = add i30 %zext_ln125_4, i30 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="940" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge296.loopexit:35 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="941" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge296.loopexit:38 %tmp_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_96, i1 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="942" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge296.loopexit:39 %empty_97 = add i32 %tmp_12, i32 %dw_read

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="943" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge296.loopexit:40 %br_ln124 = br i1 %cmp234302, void %._crit_edge286, void %.lr.ph285

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="944" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph285:0 %trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_97, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="945" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph285:1 %sext_ln124 = sext i31 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln124"/></StgValue>
</operation>

<operation id="946" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph285:2 %gmem_addr_7 = getelementptr i16 %gmem, i32 %sext_ln124

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="947" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="7" op_0_bw="32">
<![CDATA[
.lr.ph285:4 %trunc_ln125_2 = trunc i32 %select_ln122

]]></Node>
<StgValue><ssdm name="trunc_ln125_2"/></StgValue>
</operation>

<operation id="948" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="30" op_0_bw="7">
<![CDATA[
.lr.ph285:5 %zext_ln125_5 = zext i7 %trunc_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="949" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.lr.ph285:6 %add_ln125_3 = add i30 %add_ln125_2, i30 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="950" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="10" op_0_bw="30">
<![CDATA[
.lr.ph285:7 %trunc_ln125_3 = trunc i30 %add_ln125_3

]]></Node>
<StgValue><ssdm name="trunc_ln125_3"/></StgValue>
</operation>

<operation id="951" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="30">
<![CDATA[
.lr.ph285:8 %trunc_ln125_4 = trunc i30 %add_ln125_3

]]></Node>
<StgValue><ssdm name="trunc_ln125_4"/></StgValue>
</operation>

<operation id="952" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.lr.ph285:9 %p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln125_4, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="953" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.lr.ph285:10 %add_ln125_4 = add i10 %p_shl5_cast, i10 %trunc_ln125_3

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="954" st_id="146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph285:3 %empty_93 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_7, i32 %FW_read

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="955" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph285:11 %br_ln124 = br void

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="956" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %l_2 = phi i31 %add_ln124, void %.split19, i31 0, void %.lr.ph285

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="957" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln124 = add i31 %l_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="958" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="31">
<![CDATA[
:2 %l_2_cast = zext i31 %l_2

]]></Node>
<StgValue><ssdm name="l_2_cast"/></StgValue>
</operation>

<operation id="959" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="960" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln124 = icmp_eq  i32 %l_2_cast, i32 %FW_read

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="961" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="962" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln124 = br i1 %icmp_ln124, void %.split19, void %._crit_edge286.loopexit

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="963" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="31">
<![CDATA[
.split19:1 %trunc_ln125_5 = trunc i31 %l_2

]]></Node>
<StgValue><ssdm name="trunc_ln125_5"/></StgValue>
</operation>

<operation id="964" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split19:2 %add_ln125_5 = add i10 %add_ln125_4, i10 %trunc_ln125_5

]]></Node>
<StgValue><ssdm name="add_ln125_5"/></StgValue>
</operation>

<operation id="965" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="10">
<![CDATA[
.split19:3 %zext_ln125_6 = zext i10 %add_ln125_5

]]></Node>
<StgValue><ssdm name="zext_ln125_6"/></StgValue>
</operation>

<operation id="966" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split19:4 %dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln125_6

]]></Node>
<StgValue><ssdm name="dwbuf_V_addr_1"/></StgValue>
</operation>

<operation id="967" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="10">
<![CDATA[
.split19:5 %dwbuf_V_load = load i10 %dwbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="dwbuf_V_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="968" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="10">
<![CDATA[
.split19:5 %dwbuf_V_load = load i10 %dwbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="dwbuf_V_load"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="969" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split19:0 %specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="970" st_id="149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split19:6 %write_ln125 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_7, i16 %dwbuf_V_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>

<operation id="971" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
.split19:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="972" st_id="150" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge286.loopexit:0 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="973" st_id="151" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge286.loopexit:0 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="974" st_id="152" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge286.loopexit:0 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="975" st_id="153" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge286.loopexit:0 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="976" st_id="154" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge286.loopexit:0 %empty_95 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="977" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp234302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge286.loopexit:1 %br_ln123 = br void %._crit_edge286

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="978" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge286:0 %add_ln123 = add i32 %select_ln122, i32 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="979" st_id="154" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge286:1 %add_ln122_1 = add i64 %indvar_flatten124, i64 1

]]></Node>
<StgValue><ssdm name="add_ln122_1"/></StgValue>
</operation>

<operation id="980" st_id="154" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge286:2 %select_ln122_4 = select i1 %icmp_ln122, i64 1, i64 %add_ln122_1

]]></Node>
<StgValue><ssdm name="select_ln122_4"/></StgValue>
</operation>

<operation id="981" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge286:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="982" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten160 = phi i64 0, void %._crit_edge301, i64 %add_ln131_1, void %._crit_edge271

]]></Node>
<StgValue><ssdm name="indvar_flatten160"/></StgValue>
</operation>

<operation id="983" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %i_7 = phi i32 0, void %._crit_edge301, i32 %select_ln131_1, void %._crit_edge271

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="984" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %j_6 = phi i32 0, void %._crit_edge301, i32 %add_ln132, void %._crit_edge271

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="985" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln131_1 = add i64 %indvar_flatten160, i64 1

]]></Node>
<StgValue><ssdm name="add_ln131_1"/></StgValue>
</operation>

<operation id="986" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln131 = icmp_eq  i64 %indvar_flatten160, i64 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln131"/></StgValue>
</operation>

<operation id="987" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln131 = br i1 %icmp_ln131, void %._crit_edge276.loopexit, void %._crit_edge281.loopexit

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="988" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge276.loopexit:0 %add_ln131 = add i32 %i_7, i32 1

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="989" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge276.loopexit:2 %icmp_ln132 = icmp_eq  i32 %j_6, i32 %H_read

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="990" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge276.loopexit:3 %select_ln131 = select i1 %icmp_ln132, i32 0, i32 %j_6

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="991" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge276.loopexit:4 %select_ln131_1 = select i1 %icmp_ln132, i32 %add_ln131, i32 %i_7

]]></Node>
<StgValue><ssdm name="select_ln131_1"/></StgValue>
</operation>

<operation id="992" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge276.loopexit:5 %trunc_ln131 = trunc i32 %select_ln131_1

]]></Node>
<StgValue><ssdm name="trunc_ln131"/></StgValue>
</operation>

<operation id="993" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge276.loopexit:7 %trunc_ln131_1 = trunc i32 %select_ln131_1

]]></Node>
<StgValue><ssdm name="trunc_ln131_1"/></StgValue>
</operation>

<operation id="994" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge276.loopexit:11 %trunc_ln132 = trunc i32 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="995" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge281.loopexit:0 %br_ln140 = br i1 %icmp_ln43, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="996" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %db_read, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="997" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph:2 %sext_ln140 = sext i31 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="998" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
<literal name="icmp_ln131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph:3 %gmem_addr_6 = getelementptr i16 %gmem, i32 %sext_ln140

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="999" st_id="156" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge276.loopexit:6 %mul_ln131 = mul i31 %trunc_ln131, i31 %empty_47

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="1000" st_id="156" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge276.loopexit:13 %empty_101 = mul i31 %trunc_ln132, i31 %trunc_ln33

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1001" st_id="157" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge276.loopexit:6 %mul_ln131 = mul i31 %trunc_ln131, i31 %empty_47

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="1002" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="10" op_0_bw="3">
<![CDATA[
._crit_edge276.loopexit:8 %zext_ln134 = zext i3 %trunc_ln131_1

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="1003" st_id="157" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge276.loopexit:9 %mul_ln134 = mul i10 %zext_ln134, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="1004" st_id="157" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge276.loopexit:13 %empty_101 = mul i31 %trunc_ln132, i31 %trunc_ln33

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1005" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge276.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_131_29_VITIS_LOOP_132_30_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1006" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge276.loopexit:10 %zext_ln132 = zext i10 %mul_ln134

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="1007" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge276.loopexit:12 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="1008" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge276.loopexit:14 %empty_102 = add i31 %empty_101, i31 %mul_ln131

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1009" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
._crit_edge276.loopexit:15 %tmp_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_102, i1 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1010" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge276.loopexit:16 %empty_103 = add i32 %tmp_13, i32 %dx_read

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1011" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge276.loopexit:17 %br_ln133 = br i1 %cmp56407, void %._crit_edge271, void %.lr.ph270

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="1012" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph270:0 %trunc_ln7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_103, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="1013" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="31">
<![CDATA[
.lr.ph270:1 %sext_ln133 = sext i31 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="1014" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="32">
<![CDATA[
.lr.ph270:2 %gmem_addr_8 = getelementptr i16 %gmem, i32 %sext_ln133

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="1015" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="32">
<![CDATA[
.lr.ph270:4 %trunc_ln134 = trunc i32 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="1016" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="11" op_0_bw="9">
<![CDATA[
.lr.ph270:5 %zext_ln134_1 = zext i9 %trunc_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="1017" st_id="158" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph270:6 %add_ln134 = add i11 %zext_ln132, i11 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="1018" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="11">
<![CDATA[
.lr.ph270:7 %zext_ln133 = zext i11 %add_ln134

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="1019" st_id="158" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph270:8 %mul_ln133 = mul i16 %zext_ln133, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1020" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph270:3 %empty_98 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_8, i32 %W_read

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1021" st_id="159" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph270:8 %mul_ln133 = mul i16 %zext_ln133, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1022" st_id="160" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph270:8 %mul_ln133 = mul i16 %zext_ln133, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1023" st_id="161" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph270:8 %mul_ln133 = mul i16 %zext_ln133, i16 100

]]></Node>
<StgValue><ssdm name="mul_ln133"/></StgValue>
</operation>

<operation id="1024" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph270:9 %br_ln133 = br void

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1025" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %k_6 = phi i31 %add_ln133, void %.split13, i31 0, void %.lr.ph270

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="1026" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln133 = add i31 %k_6, i31 1

]]></Node>
<StgValue><ssdm name="add_ln133"/></StgValue>
</operation>

<operation id="1027" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="31">
<![CDATA[
:2 %k_6_cast = zext i31 %k_6

]]></Node>
<StgValue><ssdm name="k_6_cast"/></StgValue>
</operation>

<operation id="1028" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1029" st_id="162" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln133 = icmp_eq  i32 %k_6_cast, i32 %W_read

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="1030" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1031" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln133 = br i1 %icmp_ln133, void %.split13, void %._crit_edge271.loopexit

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="1032" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="31">
<![CDATA[
.split13:1 %trunc_ln134_1 = trunc i31 %k_6

]]></Node>
<StgValue><ssdm name="trunc_ln134_1"/></StgValue>
</operation>

<operation id="1033" st_id="162" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split13:2 %add_ln134_1 = add i16 %mul_ln133, i16 %trunc_ln134_1

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="1034" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="16">
<![CDATA[
.split13:3 %zext_ln134_2 = zext i16 %add_ln134_1

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="1035" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split13:4 %dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i32 0, i32 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="dxbuf_V_addr_1"/></StgValue>
</operation>

<operation id="1036" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16">
<![CDATA[
.split13:5 %dxbuf_V_load = load i16 %dxbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="dxbuf_V_load"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1037" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16">
<![CDATA[
.split13:5 %dxbuf_V_load = load i16 %dxbuf_V_addr_1

]]></Node>
<StgValue><ssdm name="dxbuf_V_load"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1038" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="1039" st_id="164" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split13:6 %write_ln134 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_8, i16 %dxbuf_V_load, i2 3

]]></Node>
<StgValue><ssdm name="write_ln134"/></StgValue>
</operation>

<operation id="1040" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
.split13:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1041" st_id="165" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge271.loopexit:0 %empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1042" st_id="166" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge271.loopexit:0 %empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1043" st_id="167" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge271.loopexit:0 %empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1044" st_id="168" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge271.loopexit:0 %empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1045" st_id="169" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge271.loopexit:0 %empty_100 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1046" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp56407" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge271.loopexit:1 %br_ln132 = br void %._crit_edge271

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="1047" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge271:0 %add_ln132 = add i32 %select_ln131, i32 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="1048" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge271:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1049" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %trunc_ln140 = trunc i32 %F_read

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="1050" st_id="170" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:4 %empty_104 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_6, i32 %F_read

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1051" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln140 = br void

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1052" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_8 = phi i31 %add_ln140, void %.split, i31 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1053" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln140 = add i31 %i_8, i31 1

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="1054" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln140 = icmp_eq  i31 %i_8, i31 %trunc_ln140

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="1056" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_105 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1057" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln140 = br i1 %icmp_ln140, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="1058" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="3" op_0_bw="31">
<![CDATA[
.split:1 %trunc_ln141 = trunc i31 %i_8

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="1059" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="3">
<![CDATA[
.split:2 %zext_ln141 = zext i3 %trunc_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="1060" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="3" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:3 %dbbuf_V_addr_2 = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln141

]]></Node>
<StgValue><ssdm name="dbbuf_V_addr_2"/></StgValue>
</operation>

<operation id="1061" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="3">
<![CDATA[
.split:4 %dbbuf_V_load_2 = load i3 %dbbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="dbbuf_V_load_2"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1062" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="3">
<![CDATA[
.split:4 %dbbuf_V_load_2 = load i3 %dbbuf_V_addr_2

]]></Node>
<StgValue><ssdm name="dbbuf_V_load_2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1063" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="1064" st_id="173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="2" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:5 %write_ln141 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_6, i16 %dbbuf_V_load_2, i2 3

]]></Node>
<StgValue><ssdm name="write_ln141"/></StgValue>
</operation>

<operation id="1065" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1066" st_id="174" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1067" st_id="175" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1068" st_id="176" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1069" st_id="177" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1070" st_id="178" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1071" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln145 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1072" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln145 = ret

]]></Node>
<StgValue><ssdm name="ret_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
