
*** Running vivado
    with args -log design_1_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_v_tpg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1344.684 ; gain = 12.898 ; free physical = 5897 ; free virtual = 16046
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sundance' on host 'viv2023.3' (Linux_x86_64 version 6.2.0-36-generic) on Tue Feb 20 09:47:50 GMT 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1'
Sourcing Tcl script '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu4ev-sfvc784-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu4ev-sfvc784-1-e'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 13.750 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 13.75ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 260.742 MB.
INFO: [HLS 200-10] Analyzing design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.cpp' ... 
WARNING: [HLS 207-5541] extra token before variable expression is ignored (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:428:33)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 50.31 seconds. CPU system time: 5.05 seconds. Elapsed time: 58.02 seconds; current allocated memory: 288.961 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 10,502 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,265 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,371 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,377 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,012 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,776 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,680 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,686 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,794 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,834 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,811 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,772 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,697 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,655 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,644 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,641 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_axi_io.h:85:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:879:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:877:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1070:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1093:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1117:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1132:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1153:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1174:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1195:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1217:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1237:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1329:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1371:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1399:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1439:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1275:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1530:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1825:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1720:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1736:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:553:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:769:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:770:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul, (unsigned char)56, false>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803:14)
INFO: [HLS 214-377] Adding 'ref.tmp46' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-377] Adding 'ref.tmp44' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:26)
INFO: [HLS 214-377] Adding 'ref.tmp42' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707:23)
INFO: [HLS 214-377] Adding 'ref.tmp40' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703:14)
INFO: [HLS 214-377] Adding 'ref.tmp38' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697:14)
INFO: [HLS 214-377] Adding 'ref.tmp36' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689:26)
INFO: [HLS 214-377] Adding 'ref.tmp34' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681:26)
INFO: [HLS 214-377] Adding 'ref.tmp32' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 214-377] Adding 'ref.tmp30' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665:14)
INFO: [HLS 214-377] Adding 'ref.tmp28' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657:26)
INFO: [HLS 214-377] Adding 'ref.tmp26' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649:14)
INFO: [HLS 214-377] Adding 'ref.tmp24' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:641:26)
INFO: [HLS 214-377] Adding 'ref.tmp22' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:633:26)
INFO: [HLS 214-377] Adding 'ref.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:625:26)
INFO: [HLS 214-377] Adding 'ref.tmp18' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:617:26)
INFO: [HLS 214-377] Adding 'ref.tmp16' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:609:26)
INFO: [HLS 214-377] Adding 'ref.tmp14' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:601:26)
INFO: [HLS 214-377] Adding 'ref.tmp12' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:593:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:585:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:198:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'tmp' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp46'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp44'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp42'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp40'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp38'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp36'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp34'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp32'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp30'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp28'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp26'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp24'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:553:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:770:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'intpix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:769:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:768:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:923:18)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1011_3' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1013_4' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1987_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1961_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1930_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_734_3' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:734:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1761_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1724_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1635_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1635:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1833_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1578_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1535_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1277_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1465_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1396_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1349_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1243_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1218_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1196_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1175_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1154_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1133_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1118_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1103_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1075_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_869_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:869:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_871_2' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:871:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1011_3' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1011:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1013_4' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1013:24) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:921:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1987_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1987:21) in function 'tpgPatternMask' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1984:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1961_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1961:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1958:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1930_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930:21) in function 'tpgPatternBox' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_734_3' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:734:23) in function 'tpgBackground' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1761_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1761:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1735:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1724_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1724:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1719:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1635_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1635:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1619:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1833_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1833:21) in function 'tpgPRBS' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1824:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1578_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1578:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1552:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1535_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1535:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1528:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1277_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:21) in function 'tpgPatternRainbow' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1274:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1465_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1465:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1438:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1396_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1349_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1322:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1243_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1218_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1218:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1196_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1196:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1175_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1175:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1154_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1154:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1152:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1133_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1133:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1131:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1118_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1118:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1103_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1103:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1075:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1068:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_869_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:869:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:823:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_871_2' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:871:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:823:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:762:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1621:18)
INFO: [HLS 214-248] Applying array_partition to 'outpix': Complete partitioning on dimension 1. (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp46': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1985:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:325:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 24-bits (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:324:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcYUV' with compact=bit mode in 24-bits (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:322:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 1.57 seconds. Elapsed time: 11.3 seconds; current allocated memory: 288.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 288.961 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 288.961 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1280 for loop 'VITIS_LOOP_981_2' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1280) < AVE (= 32767)) for loop 'VITIS_LOOP_981_2' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 720 for loop 'VITIS_LOOP_979_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 720) < AVE (= 32767)) for loop 'VITIS_LOOP_979_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:973:7) in function 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1280 for loop 'loop_width' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1280) < AVE (= 32767)) for loop 'loop_width' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 720 for loop 'loop_height' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:30) in function 'AXIvideo2MultiPixStream'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 720) < AVE (= 32767)) for loop 'loop_height' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825:30) in function 'AXIvideo2MultiPixStream'.
INFO: [XFORM 203-102] Partitioning array 'xCount.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:334:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:801:8) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681:26) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1311:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:707:23) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:711:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260:27) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415:13) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1429:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596:13) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1799:69) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1806:4) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1809:69) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1008:12) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1038:8) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgBackground' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552:14)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.3 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.46 seconds; current allocated memory: 314.883 MB.
WARNING: [HLS 200-1449] Process tpgBackground has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.95 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.43 seconds; current allocated memory: 462.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.44 seconds; current allocated memory: 464.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	45	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 464.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 464.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 465.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 465.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	35	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 466.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 466.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 466.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 466.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	42	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 467.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 467.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 467.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 467.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 467.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 467.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1304_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('b', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 16363
   c  'bitconcatenate' operation 15 bit ('shl_ln1', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1304_1 = zext_ln1304 + zext_ln1302_2 * 16363
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1304) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 65429
   c  constant 32896
  DSP Expression: add_ln1304 = zext_ln1302_1 * 65429 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 65451
   c  'add' operation 16 bit ('add_ln1303', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1303->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1303_1 = add_ln1303 + zext_ln1302_1 * 65451
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1303) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('r', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 32725
   c  constant 32896
  DSP Expression: add_ln1303 = zext_ln1302 * 32725 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('b', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1289->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 29
   c  'add' operation 16 bit ('add_ln1302_1', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_2 = zext_ln1302_6 + zext_ln1302_3 * 29
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('g', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1285->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 150
   c  'add' operation 15 bit ('add_ln1302', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
  DSP Expression: add_ln1302_1 = zext_ln1302_1 * 150 + zext_ln1302_5
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation 8 bit ('r', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1281->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:681)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1302 = zext_ln1302 * 77 + 4224
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1351) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation 16 bit ('tmp_9', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657) to 'reg<int>'
   c  'add' operation 16 bit ('add_ln1351_1', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:657)
  DSP Expression: add_ln1351 = add_ln1351_1 + Zplate_Hor_Control_Delta_read * tmp_9
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation 16 bit ('x', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) on local variable 'x', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
   d  'load' operation 16 bit ('x', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) on local variable 'x', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1734->/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:721
  DSP Expression: mul_ln1347 = (zext_ln1347 + 131071) * zext_ln1347
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 40	0	21	606	51	2.4	6	2.3	5	18	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_565_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_565_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.47 seconds; current allocated memory: 476.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.33 seconds; current allocated memory: 476.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	98	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.57 seconds; current allocated memory: 476.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 476.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	7	112	17	2.4	5	2.1	3	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_774_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_774_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.01 seconds; current allocated memory: 477.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 477.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	42	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 478.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 478.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	0	46	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_981_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_981_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 479.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 479.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	27	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 479.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 479.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	32	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_tpgForeground_U0 (from entry_proc_U0 to tpgForeground_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_MultiPixStream2AXIvideo_U0 (from entry_proc_U0 to MultiPixStream2AXIvideo_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.57 seconds; current allocated memory: 480.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 480.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	45	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 482.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 482.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 482.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 483.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 484.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 485.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 486.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 487.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.25 seconds; current allocated memory: 488.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.29 seconds; current allocated memory: 488.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'xBar_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_565_2' pipeline 'VITIS_LOOP_565_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_13ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20s_9ns_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_565_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.44 seconds. Elapsed time: 4.15 seconds; current allocated memory: 496.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.96 seconds; current allocated memory: 511.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_774_2' pipeline 'VITIS_LOOP_774_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 515.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 518.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 520.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 522.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'field_id_val11_c_U(design_1_v_tpg_0_0_fifo_w16_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fid_in_val12_c_U(design_1_v_tpg_0_0_fifo_w1_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartX_val13_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartY_val14_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndX_val15_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndY_val16_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndId_val19_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayId_val20_c_U(design_1_v_tpg_0_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'maskId_val21_c_U(design_1_v_tpg_0_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_val23_c18_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairX_val28_c_U(design_1_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'crossHairY_val29_c_U(design_1_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateHorContStart_val30_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateHorContDelta_val31_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateVerContStart_val32_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateVerContDelta_val33_c_U(design_1_v_tpg_0_0_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxSize_val34_c_U(design_1_v_tpg_0_0_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorR_val35_c_U(design_1_v_tpg_0_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorG_val36_c_U(design_1_v_tpg_0_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boxColorB_val37_c_U(design_1_v_tpg_0_0_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpDynamicRange_val38_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpYUVCoef_val39_c_U(design_1_v_tpg_0_0_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val5_c15_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val10_c17_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'enableInput_val18_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val27_c20_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val5_c14_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val10_c16_U(design_1_v_tpg_0_0_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_val23_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val27_c19_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_val5_c_U(design_1_v_tpg_0_0_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_val10_c_U(design_1_v_tpg_0_0_fifo_w11_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_val27_c_U(design_1_v_tpg_0_0_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(design_1_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.71 seconds; current allocated memory: 526.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.82 seconds; current allocated memory: 530.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 531.113 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.43 seconds; current allocated memory: 546.242 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 113.62 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 79.3 seconds. CPU system time: 9.45 seconds. Elapsed time: 98.85 seconds; current allocated memory: 288.219 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1376.211 ; gain = 72.836 ; free physical = 2646 ; free virtual = 12875
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 09:50:05 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 29.44 seconds. CPU system time: 2.45 seconds. Elapsed time: 36.14 seconds; current allocated memory: 5.840 MB.
INFO: [HLS 200-112] Total CPU user time: 112.33 seconds. Total CPU system time: 12.58 seconds. Total elapsed time: 139.18 seconds; peak allocated memory: 554.438 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Feb 20 09:50:08 2024...
compile_c: Time (s): cpu = 00:01:54 ; elapsed = 00:02:21 . Memory (MB): peak = 1395.254 ; gain = 0.000 ; free physical = 3402 ; free virtual = 13633
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tpg_0_0
Command: synth_design -top design_1_v_tpg_0_0 -part xczu4ev-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4ev'
INFO: [Device 21-403] Loading part xczu4ev-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1703560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2610.039 ; gain = 287.691 ; free physical = 1289 ; free virtual = 11523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/synth/design_1_v_tpg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_entry_proc' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_entry_proc' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:40]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:41]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_20s_9ns_28_1_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mul_20s_9ns_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_20s_9ns_28_1_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mul_20s_9ns_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgForeground' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgForeground.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.dat' is read successfully [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgForeground' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgForeground.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d5_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d5_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d5_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d5_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d5_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w16_d5_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w16_d5_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d5_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w16_d5_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w16_d5_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d5_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d5_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w1_d5_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w1_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w1_d5_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w1_d5_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w1_d5_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w1_d5_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w1_d5_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w1_d5_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w1_d5_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w1_d5_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w1_d5_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w1_d5_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w1_d5_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w1_d5_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d3_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d3_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d3_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d3_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d3_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d3_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d3_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d3_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d4_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d4_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d4_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d4_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d4_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d4_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d4_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d4_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d4_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d4_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d4_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w16_d2_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w8_d2_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w10_d2_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w10_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w10_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w10_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w10_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w10_d2_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w11_d2_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w11_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w11_d2_S.v:130]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w11_d2_S.v:130]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w11_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg' of module 'design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w11_d2_S.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w11_d2_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_fifo_w11_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgForeground_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgForeground_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgForeground_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgForeground_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' of module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgForeground_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_tpgForeground_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:117]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:117]
WARNING: [Synth 8-7071] port 'reset' of module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' is unconnected for instance 'U_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' of module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:50]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:405]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/synth/design_1_v_tpg_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred1647_state9_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2593]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred2140_state6_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2638]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred543_state9_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2649]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred549_state9_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2650]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred556_state9_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2651]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:566]
WARNING: [Synth 8-7129] Port WDATA[31] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_tpg_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module design_1_v_tpg_0_0_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module design_1_v_tpg_0_0_fifo_w11_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module design_1_v_tpg_0_0_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w16_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w1_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_fifo_w16_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val5_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val5_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val5_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val5_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val5_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height_val5_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val10_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val10_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val10_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val10_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val10_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width_val10_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val27_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val27_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val27_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val27_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val27_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port colorFormat_val27_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port fid_in_val12_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port field_id_val11_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2_whiYuv_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_774_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2806.977 ; gain = 484.629 ; free physical = 407 ; free virtual = 10619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2806.977 ; gain = 484.629 ; free physical = 402 ; free virtual = 10599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2806.977 ; gain = 484.629 ; free physical = 402 ; free virtual = 10599
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2806.977 ; gain = 0.000 ; free physical = 399 ; free virtual = 10593
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2931.789 ; gain = 2.969 ; free physical = 702 ; free virtual = 10805
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.789 ; gain = 0.000 ; free physical = 697 ; free virtual = 10801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2931.824 ; gain = 0.000 ; free physical = 690 ; free virtual = 10793
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2931.824 ; gain = 609.477 ; free physical = 4982 ; free virtual = 15091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4ev-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2931.824 ; gain = 609.477 ; free physical = 4982 ; free virtual = 15091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2931.824 ; gain = 609.477 ; free physical = 4982 ; free virtual = 15091
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_pp0_iter7_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2727]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_pp0_iter6_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2726]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_pp0_iter5_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2725]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_pp0_iter4_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2724]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_pp0_iter3_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2723]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_pp0_iter2_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2722]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_pp0_iter1_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2548]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_3_reg_4609_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2.v:2547]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2931.824 ; gain = 609.477 ; free physical = 4618 ; free virtual = 14724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 4     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 13    
	   3 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 69    
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 97    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 140   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 80    
	                2 Bit    Registers := 43    
	                1 Bit    Registers := 415   
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	  31 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 32    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 7     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 108   
	   4 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 9     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 23    
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 137   
	   9 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 307   
	  12 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_276/ap_return_int_reg_reg' and it is trimmed from '16' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_282/ap_return_int_reg_reg' and it is trimmed from '16' to '11' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_276/d_read_reg_22_reg' and it is trimmed from '16' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_282/d_read_reg_22_reg' and it is trimmed from '16' to '11' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '46' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '46' to '15' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '45' to '15' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p_reg_reg' and it is trimmed from '46' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/m_reg_reg' and it is trimmed from '45' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '27' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '45' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '19' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:34]
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p, operation Mode is: C+(A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p.
DSP Report: Generating DSP mul_20s_9ns_28_1_1_U100/tmp_product, operation Mode is: A2*(B:0xdd).
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_20s_9ns_28_1_1_U100/tmp_product.
DSP Report: operator mul_20s_9ns_28_1_1_U100/tmp_product is absorbed into DSP mul_20s_9ns_28_1_1_U100/tmp_product.
DSP Report: Generating DSP mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x96)')')'.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x1d)')')'.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ff95)')')'.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3ffeb)')')'.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ffd5)')')'.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U107/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:33 . Memory (MB): peak = 2931.824 ; gain = 609.477 ; free physical = 1662 ; free virtual = 11771
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg_c : 0 0 : 2050 4116 : Used 1 time 100
 Sort Area is  mac_muladd_8ns_7s_16s_16_4_1_U103/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2_U/p_reg_reg_c : 0 1 : 2066 4116 : Used 1 time 100
 Sort Area is  mac_muladd_8ns_5ns_16ns_17_4_1_U108/design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6_U/p_reg_reg_4 : 0 0 : 2400 2400 : Used 1 time 100
 Sort Area is  mac_muladd_8ns_6s_15ns_16_4_1_U105/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4_U/p_reg_reg_f : 0 0 : 2066 2066 : Used 1 time 100
 Sort Area is  mac_muladd_8ns_8ns_15ns_16_4_1_U106/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5_U/p_reg_reg_2 : 0 0 : 2066 2066 : Used 1 time 100
 Sort Area is  mac_muladd_8ns_8s_16s_16_4_1_U104/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3_U/p_reg_reg_11 : 0 0 : 2050 2050 : Used 1 time 100
 Sort Area is  mac_muladd_8ns_7ns_13ns_15_4_1_U102/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg_0 : 0 0 : 1818 1818 : Used 1 time 100
 Sort Area is  am_addmul_16ns_1s_16ns_17_4_1_U101/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2382 2382 : Used 1 time 0
 Sort Area is  mac_muladd_16s_16s_16ns_16_4_1_U109/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7_U/p_8 : 0 0 : 2032 2032 : Used 1 time 0
 Sort Area is  mul_20s_9ns_28_1_1_U100/tmp_product_a : 0 0 : 619 619 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------------------------+--------------------------------+---------------+----------------+
|Module Name                                                                                 | RTL Object                     | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------------------------+--------------------------------+---------------+----------------+
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R    | rom0                           | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R | rom0                           | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | p_0_out                        | 2048x20       | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tpgSinTableArray_9bit_U/q2_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tpgSinTableArray_9bit_U/q1_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tpgSinTableArray_9bit_U/q0_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | p_0_out                        | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | p_0_out                        | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | p_0_out                        | 2048x20       | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tpgSinTableArray_9bit_U/q2_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tpgSinTableArray_9bit_U/q1_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2                                  | tpgSinTableArray_9bit_U/q0_reg | 2048x9        | Block RAM      | 
+--------------------------------------------------------------------------------------------+--------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | ((D+(A:0x3fffffff))*B2)'    | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7  | C+(A2*B2)'                  | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 | A2*(B:0xdd)                 | 20     | 9      | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1  | (C:0x1080)+(A2*(B:0x4d)')'  | 15     | 15     | 14     | -      | 15     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5  | (C+(A''*(B:0x96)')')'       | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6  | (C+(A''*(B:0x1d)')')'       | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3    | (C+(A2*(B:0x3ff95)')')'     | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4   | (C'+(A2*(B:0x3ffeb)')')'    | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2    | (C+(A2*(B:0x3ffd5)')')'     | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3    | (PCIN+(A''*(B:0x3ffab)')')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 3321.617 ; gain = 999.270 ; free physical = 902 ; free virtual = 11012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:01 . Memory (MB): peak = 3408.859 ; gain = 1086.512 ; free physical = 757 ; free virtual = 10872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_5_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgSinTableArray_9bit_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgSinTableArray_9bit_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgSinTableArray_9bit_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:06 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 709 ; free virtual = 10824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 458 ; free virtual = 10572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:12 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 450 ; free virtual = 10565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:02:14 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 361 ; free virtual = 10365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:02:14 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 367 ; free virtual = 10359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:14 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 357 ; free virtual = 10339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:02 ; elapsed = 00:02:15 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 355 ; free virtual = 10335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/cmp54_i_reg_4646_pp0_iter6_reg_reg[0]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/cmp121_i_reg_4650_pp0_iter6_reg_reg[0]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/or_ln1494_reg_4784_pp0_iter4_reg_reg[0]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/x_3_reg_4609_pp0_iter5_reg_reg[0]         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/x_3_reg_4609_pp0_iter7_reg_reg[7]         | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/rSerie_reg[3]                             | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/rSerie_reg[0]                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/r_reg_4725_pp0_iter5_reg_reg[7]           | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/or_ln736_reg_4706_pp0_iter8_reg_reg[0]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/gSerie_reg[3]                             | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/gSerie_reg[0]                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/bSerie_reg[3]                             | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/bSerie_reg[0]                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/g_reg_4731_pp0_iter4_reg_reg[7]           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln1250_reg_4780_pp0_iter4_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/and_ln1337_reg_4693_pp0_iter3_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/and_ln1386_reg_4772_pp0_iter3_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln1405_reg_4776_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/and_ln1568_reg_4717_pp0_iter3_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln1586_reg_4721_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/and_ln1751_reg_4713_pp0_iter3_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_loop_exit_ready_pp0_iter8_reg_reg      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[4]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[4]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[2]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | (((D+A)'*B')')'  | 30     | 16     | -      | 16     | 17     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_7  | C+(A''*B')'      | 30     | 18     | 16     | -      | 16     | 2    | 1    | 1    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1_DSP48_6  | (C+(A''*B)')'    | 8      | 5      | 16     | -      | 17     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_4   | (C'+(A'*B)')'    | 8      | 18     | 15     | -      | 16     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1  | (C+(A'*B)')'     | 8      | 7      | 13     | -      | 15     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_2    | (C+(A'*B)')'     | 8      | 18     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_5  | (C+(A''*B)')'    | 8      | 8      | 15     | -      | 16     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3    | (C+(A'*B)')'     | 8      | 18     | 48     | -      | 16     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_3    | (PCIN+(A''*B)')' | 8      | 18     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 | A'*B             | 30     | 8      | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    84|
|2     |DSP_ALU         |    10|
|4     |DSP_A_B_DATA    |    10|
|8     |DSP_C_DATA      |    10|
|10    |DSP_MULTIPLIER  |    10|
|12    |DSP_M_DATA      |    10|
|14    |DSP_OUTPUT      |    10|
|16    |DSP_PREADD      |    10|
|17    |DSP_PREADD_DATA |    10|
|19    |LUT1            |    98|
|20    |LUT2            |   432|
|21    |LUT3            |   824|
|22    |LUT4            |   640|
|23    |LUT5            |   509|
|24    |LUT6            |  1040|
|25    |MUXF7           |     1|
|26    |RAMB18E2        |     3|
|28    |RAMB36E2        |     1|
|29    |SRL16E          |   376|
|30    |SRLC32E         |     3|
|31    |FDRE            |  2971|
|32    |FDSE            |   232|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:02 ; elapsed = 00:02:15 . Memory (MB): peak = 3424.875 ; gain = 1102.527 ; free physical = 360 ; free virtual = 10332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 603 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:02 . Memory (MB): peak = 3424.875 ; gain = 977.680 ; free physical = 355 ; free virtual = 10327
Synthesis Optimization Complete : Time (s): cpu = 00:02:02 ; elapsed = 00:02:15 . Memory (MB): peak = 3424.883 ; gain = 1102.527 ; free physical = 356 ; free virtual = 10327
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3432.875 ; gain = 0.000 ; free physical = 566 ; free virtual = 10528
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgSinTableArray_9bit_U/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3467.859 ; gain = 0.000 ; free physical = 249 ; free virtual = 9278
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances

Synth Design complete | Checksum: ca3cd850
INFO: [Common 17-83] Releasing license: Synthesis
247 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:27 . Memory (MB): peak = 3467.895 ; gain = 2072.641 ; free physical = 253 ; free virtual = 9241
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2857.362; main = 2498.448; forked = 376.296
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4446.227; main = 3467.863; forked = 1021.348
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3491.871 ; gain = 0.000 ; free physical = 229 ; free virtual = 9217
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_tpg_0_0, cache-ID = b4041ad2f9267b15
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3491.871 ; gain = 0.000 ; free physical = 279 ; free virtual = 9000
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 20 09:52:44 2024...
