// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_sqrt (
        ap_clk,
        ap_rst,
        x_V,
        y_V,
        ap_return,
        ap_ce
);

input   ap_clk;
input   ap_rst;
input  [31:0] x_V;
input  [31:0] y_V;
output  [31:0] ap_return;
input   ap_ce;

reg   [0:0] tmp_62_reg_3380;
reg   [31:0] tmp_1_reg_3386;
reg   [31:0] tmp_2_reg_3391;
reg   [0:0] tmp_65_reg_3396;
reg   [31:0] tmp_3_reg_3402;
reg   [31:0] tmp_4_reg_3408;
reg   [0:0] tmp_66_reg_3414;
reg   [31:0] tmp_7_reg_3420;
reg   [31:0] tmp_8_reg_3426;
reg   [0:0] tmp_69_reg_3432;
reg   [31:0] tmp_s_reg_3438;
reg   [31:0] tmp_5_reg_3444;
reg   [0:0] tmp_70_reg_3450;
reg   [31:0] tmp_6_reg_3456;
reg   [31:0] tmp_9_reg_3462;
reg   [0:0] tmp_73_reg_3468;
reg   [31:0] tmp_10_reg_3474;
reg   [31:0] tmp_11_reg_3480;
reg   [0:0] tmp_74_reg_3486;
reg   [31:0] tmp_12_reg_3492;
reg   [31:0] tmp_13_reg_3498;
reg   [0:0] tmp_77_reg_3504;
reg   [31:0] tmp_14_reg_3510;
reg   [31:0] tmp_15_reg_3516;
reg   [0:0] tmp_78_reg_3522;
reg   [31:0] tmp_16_reg_3528;
reg   [31:0] tmp_17_reg_3534;
reg   [0:0] tmp_79_reg_3540;
reg   [31:0] tmp_18_reg_3546;
reg   [31:0] tmp_19_reg_3552;
reg   [0:0] tmp_80_reg_3558;
reg   [31:0] tmp_20_reg_3564;
reg   [31:0] tmp_21_reg_3570;
reg   [0:0] tmp_81_reg_3576;
reg   [31:0] tmp_22_reg_3582;
reg   [31:0] tmp_23_reg_3588;
reg   [0:0] tmp_82_reg_3594;
reg   [31:0] tmp_24_reg_3600;
reg   [31:0] tmp_25_reg_3606;
reg   [0:0] tmp_83_reg_3612;
reg   [31:0] tmp_26_reg_3618;
reg   [31:0] tmp_27_reg_3624;
reg   [0:0] tmp_84_reg_3630;
reg   [31:0] tmp_28_reg_3636;
reg   [31:0] tmp_29_reg_3642;
reg   [0:0] tmp_85_reg_3648;
reg   [31:0] tmp_30_reg_3654;
reg   [31:0] tmp_31_reg_3660;
reg   [0:0] tmp_86_reg_3666;
reg   [31:0] tmp_32_reg_3672;
reg   [31:0] tmp_33_reg_3678;
reg   [0:0] tmp_87_reg_3684;
reg   [31:0] tmp_34_reg_3690;
reg   [31:0] tmp_35_reg_3696;
reg   [0:0] tmp_88_reg_3702;
reg   [31:0] tmp_36_reg_3708;
reg   [31:0] tmp_37_reg_3714;
reg   [0:0] tmp_89_reg_3720;
reg   [31:0] tmp_38_reg_3726;
reg   [31:0] tmp_39_reg_3732;
reg   [31:0] x_iteration_V_reg_3738;
reg   [31:0] yo_V_reg_3744;
reg   [0:0] tmp_90_reg_3751;
reg   [31:0] x_iteration_V_1_reg_3757;
reg   [31:0] yo_V_1_reg_3763;
reg   [0:0] tmp_91_reg_3769;
reg   [31:0] x_iteration_V_2_reg_3775;
reg   [31:0] yo_V_2_reg_3781;
reg   [0:0] tmp_92_reg_3787;
reg   [31:0] x_iteration_V_3_reg_3793;
reg   [31:0] yo_V_3_reg_3799;
reg   [0:0] tmp_93_reg_3805;
reg   [31:0] x_iteration_V_4_reg_3811;
reg   [31:0] yo_V_4_reg_3817;
reg   [0:0] tmp_94_reg_3823;
reg   [31:0] x_iteration_V_5_reg_3829;
reg   [31:0] yo_V_5_reg_3835;
reg   [0:0] tmp_95_reg_3841;
reg   [31:0] x_iteration_V_6_reg_3847;
reg   [31:0] yo_V_6_reg_3853;
reg   [0:0] tmp_96_reg_3859;
reg   [31:0] x_iteration_V_7_reg_3865;
reg   [31:0] yo_V_7_reg_3871;
reg   [0:0] tmp_97_reg_3877;
reg   [31:0] x_iteration_V_8_reg_3883;
reg   [31:0] yo_V_8_reg_3889;
reg   [0:0] tmp_98_reg_3895;
reg   [31:0] x_iteration_V_9_reg_3901;
reg   [31:0] yo_V_9_reg_3907;
reg   [0:0] tmp_99_reg_3913;
reg   [31:0] x_iteration_V_10_reg_3919;
reg   [31:0] yo_V_10_reg_3925;
reg   [0:0] tmp_100_reg_3931;
reg   [31:0] yo_V_11_reg_3937;
reg   [0:0] tmp_102_reg_3942;
reg   [31:0] tmp_40_reg_3947;
reg   [31:0] x_iteration_V_11_reg_3952;
wire   [51:0] tmp_fu_167_p3;
wire   [52:0] p_shl_fu_175_p1;
wire   [0:0] tmp_61_fu_159_p3;
wire   [52:0] mt1_fu_179_p2;
wire   [51:0] mt_fu_193_p3;
wire   [51:0] mf_fu_201_p2;
wire   [51:0] r_V_s_fu_207_p3;
wire   [52:0] r_V_fu_185_p3;
wire   [51:0] lhs_V_10_fu_243_p3;
wire   [51:0] mf2_fu_250_p2;
wire   [51:0] lhs_V_fu_263_p3;
wire   [51:0] r_V_1_fu_256_p3;
wire   [51:0] mf3_fu_276_p2;
wire   [51:0] r_V_3_fu_282_p3;
wire   [51:0] r_V_4_fu_289_p2;
wire   [51:0] r_V_2_fu_270_p2;
wire   [50:0] mt4_fu_323_p3;
wire   [50:0] mf4_fu_330_p2;
wire   [50:0] r_V_5_fu_336_p3;
wire   [51:0] lhs_V_1_fu_343_p3;
wire   [51:0] r_V_6_fu_354_p1;
wire   [50:0] mt5_fu_360_p3;
wire   [51:0] mf5_fu_371_p1;
wire   [51:0] mt5_cast_fu_367_p1;
wire   [51:0] r_V_7_fu_377_p1;
wire   [51:0] mf5_fu_371_p2;
wire   [51:0] lhs_V_11_fu_384_p3;
wire   [51:0] r_V_7_fu_377_p3;
wire   [51:0] r_V_8_fu_391_p2;
wire   [51:0] r_V_6_fu_354_p2;
wire   [49:0] mt6_fu_425_p3;
wire   [49:0] mf6_fu_432_p2;
wire   [49:0] r_V_9_fu_438_p3;
wire   [51:0] lhs_V_2_fu_445_p3;
wire   [51:0] r_V_10_fu_456_p1;
wire   [49:0] mt7_fu_462_p3;
wire   [50:0] mf7_fu_473_p1;
wire   [50:0] mt7_cast_fu_469_p1;
wire   [50:0] r_V_11_fu_479_p1;
wire   [50:0] mf7_fu_473_p2;
wire   [50:0] r_V_11_fu_479_p3;
wire   [51:0] lhs_V_12_fu_486_p3;
wire   [51:0] r_V_12_fu_497_p1;
wire   [51:0] r_V_12_fu_497_p2;
wire   [51:0] r_V_10_fu_456_p2;
wire   [48:0] mt8_fu_531_p3;
wire   [48:0] mf8_fu_538_p2;
wire   [48:0] r_V_13_fu_544_p3;
wire   [51:0] lhs_V_3_fu_551_p3;
wire   [51:0] r_V_14_fu_562_p1;
wire   [48:0] mt9_fu_568_p3;
wire   [49:0] mf9_fu_579_p1;
wire   [49:0] mt9_cast_fu_575_p1;
wire   [49:0] r_V_15_fu_585_p1;
wire   [49:0] mf9_fu_579_p2;
wire   [49:0] r_V_15_fu_585_p3;
wire   [51:0] lhs_V_13_fu_592_p3;
wire   [51:0] r_V_16_fu_603_p1;
wire   [51:0] r_V_16_fu_603_p2;
wire   [51:0] r_V_14_fu_562_p2;
wire   [47:0] mt2_fu_637_p3;
wire   [47:0] mf1_fu_644_p2;
wire   [47:0] r_V_17_fu_650_p3;
wire   [51:0] lhs_V_4_fu_657_p3;
wire   [51:0] r_V_18_fu_668_p1;
wire   [47:0] mt3_fu_674_p3;
wire   [48:0] mf10_fu_685_p1;
wire   [48:0] mt11_cast_fu_681_p1;
wire   [48:0] r_V_19_fu_691_p1;
wire   [48:0] mf10_fu_685_p2;
wire   [48:0] r_V_19_fu_691_p3;
wire   [51:0] lhs_V_14_fu_698_p3;
wire   [51:0] r_V_20_fu_709_p1;
wire   [51:0] r_V_20_fu_709_p2;
wire   [51:0] r_V_18_fu_668_p2;
wire   [46:0] mt10_fu_743_p3;
wire   [46:0] mf11_fu_750_p2;
wire   [46:0] r_V_21_fu_756_p3;
wire   [51:0] lhs_V_5_fu_763_p3;
wire   [51:0] r_V_22_fu_774_p1;
wire   [46:0] mt11_fu_780_p3;
wire   [47:0] mf12_fu_791_p1;
wire   [47:0] mt13_cast_fu_787_p1;
wire   [47:0] r_V_23_fu_797_p1;
wire   [47:0] mf12_fu_791_p2;
wire   [47:0] r_V_23_fu_797_p3;
wire   [51:0] lhs_V_15_fu_804_p3;
wire   [51:0] r_V_24_fu_815_p1;
wire   [51:0] r_V_24_fu_815_p2;
wire   [51:0] r_V_22_fu_774_p2;
wire   [45:0] mt12_fu_849_p3;
wire   [45:0] mf13_fu_856_p2;
wire   [45:0] r_V_25_fu_862_p3;
wire   [51:0] lhs_V_6_fu_869_p3;
wire   [51:0] r_V_26_fu_880_p1;
wire   [45:0] mt13_fu_886_p3;
wire   [46:0] mf14_fu_897_p1;
wire   [46:0] mt15_cast_fu_893_p1;
wire   [46:0] r_V_27_fu_903_p1;
wire   [46:0] mf14_fu_897_p2;
wire   [46:0] r_V_27_fu_903_p3;
wire   [51:0] lhs_V_16_fu_910_p3;
wire   [51:0] r_V_28_fu_921_p1;
wire   [51:0] r_V_28_fu_921_p2;
wire   [51:0] r_V_26_fu_880_p2;
wire   [44:0] mt14_fu_955_p3;
wire   [44:0] mf15_fu_962_p2;
wire   [44:0] r_V_29_fu_968_p3;
wire   [51:0] lhs_V_7_fu_975_p3;
wire   [51:0] r_V_30_fu_986_p1;
wire   [44:0] mt15_fu_992_p3;
wire   [45:0] mf16_fu_1003_p1;
wire   [45:0] mt17_cast_fu_999_p1;
wire   [45:0] r_V_31_fu_1009_p1;
wire   [45:0] mf16_fu_1003_p2;
wire   [45:0] r_V_31_fu_1009_p3;
wire   [51:0] lhs_V_17_fu_1016_p3;
wire   [51:0] r_V_32_fu_1027_p1;
wire   [51:0] r_V_32_fu_1027_p2;
wire   [51:0] r_V_30_fu_986_p2;
wire   [43:0] mt16_fu_1061_p3;
wire   [43:0] mf17_fu_1068_p2;
wire   [43:0] r_V_33_fu_1074_p3;
wire   [51:0] lhs_V_8_fu_1081_p3;
wire   [51:0] r_V_34_fu_1092_p1;
wire   [43:0] mt17_fu_1098_p3;
wire   [44:0] mf18_fu_1109_p1;
wire   [44:0] mt19_cast_fu_1105_p1;
wire   [44:0] r_V_35_fu_1115_p1;
wire   [44:0] mf18_fu_1109_p2;
wire   [44:0] r_V_35_fu_1115_p3;
wire   [51:0] lhs_V_18_fu_1122_p3;
wire   [51:0] r_V_36_fu_1133_p1;
wire   [51:0] r_V_36_fu_1133_p2;
wire   [51:0] r_V_34_fu_1092_p2;
wire   [42:0] mt18_fu_1167_p3;
wire   [42:0] mf19_fu_1174_p2;
wire   [42:0] r_V_37_fu_1180_p3;
wire   [51:0] lhs_V_9_fu_1187_p3;
wire   [51:0] r_V_38_fu_1198_p1;
wire   [42:0] mt19_fu_1204_p3;
wire   [43:0] mf20_fu_1215_p1;
wire   [43:0] mt21_cast_fu_1211_p1;
wire   [43:0] r_V_39_fu_1221_p1;
wire   [43:0] mf20_fu_1215_p2;
wire   [43:0] r_V_39_fu_1221_p3;
wire   [51:0] lhs_V_19_fu_1228_p3;
wire   [51:0] r_V_40_fu_1239_p1;
wire   [51:0] r_V_40_fu_1239_p2;
wire   [51:0] r_V_38_fu_1198_p2;
wire   [41:0] mt20_fu_1273_p3;
wire   [41:0] mf21_fu_1280_p2;
wire   [41:0] r_V_41_fu_1286_p3;
wire   [51:0] lhs_V_20_fu_1293_p3;
wire   [51:0] r_V_42_fu_1304_p1;
wire   [41:0] mt21_fu_1310_p3;
wire   [42:0] mf22_fu_1321_p1;
wire   [42:0] mt23_cast_fu_1317_p1;
wire   [42:0] r_V_43_fu_1327_p1;
wire   [42:0] mf22_fu_1321_p2;
wire   [42:0] r_V_43_fu_1327_p3;
wire   [51:0] lhs_V_21_fu_1334_p3;
wire   [51:0] r_V_44_fu_1345_p1;
wire   [51:0] r_V_44_fu_1345_p2;
wire   [51:0] r_V_42_fu_1304_p2;
wire   [40:0] mt22_fu_1379_p3;
wire   [40:0] mf23_fu_1386_p2;
wire   [40:0] r_V_45_fu_1392_p3;
wire   [51:0] lhs_V_22_fu_1399_p3;
wire   [51:0] r_V_46_fu_1410_p1;
wire   [40:0] mt23_fu_1416_p3;
wire   [41:0] mf24_fu_1427_p1;
wire   [41:0] mt25_cast_fu_1423_p1;
wire   [41:0] r_V_47_fu_1433_p1;
wire   [41:0] mf24_fu_1427_p2;
wire   [41:0] r_V_47_fu_1433_p3;
wire   [51:0] lhs_V_23_fu_1440_p3;
wire   [51:0] r_V_48_fu_1451_p1;
wire   [51:0] r_V_48_fu_1451_p2;
wire   [51:0] r_V_46_fu_1410_p2;
wire   [39:0] mt24_fu_1485_p3;
wire   [39:0] mf25_fu_1492_p2;
wire   [39:0] r_V_49_fu_1498_p3;
wire   [51:0] lhs_V_24_fu_1505_p3;
wire   [51:0] r_V_50_fu_1516_p1;
wire   [39:0] mt25_fu_1522_p3;
wire   [40:0] mf26_fu_1533_p1;
wire   [40:0] mt27_cast_fu_1529_p1;
wire   [40:0] r_V_51_fu_1539_p1;
wire   [40:0] mf26_fu_1533_p2;
wire   [40:0] r_V_51_fu_1539_p3;
wire   [51:0] lhs_V_25_fu_1546_p3;
wire   [51:0] r_V_52_fu_1557_p1;
wire   [51:0] r_V_52_fu_1557_p2;
wire   [51:0] r_V_50_fu_1516_p2;
wire   [38:0] mt26_fu_1591_p3;
wire   [38:0] mf27_fu_1598_p2;
wire   [38:0] r_V_53_fu_1604_p3;
wire   [51:0] lhs_V_26_fu_1611_p3;
wire   [51:0] r_V_54_fu_1622_p1;
wire   [38:0] mt27_fu_1628_p3;
wire   [39:0] mf28_fu_1639_p1;
wire   [39:0] mt29_cast_fu_1635_p1;
wire   [39:0] r_V_55_fu_1645_p1;
wire   [39:0] mf28_fu_1639_p2;
wire   [39:0] r_V_55_fu_1645_p3;
wire   [51:0] lhs_V_27_fu_1652_p3;
wire   [51:0] r_V_56_fu_1663_p1;
wire   [51:0] r_V_56_fu_1663_p2;
wire   [51:0] r_V_54_fu_1622_p2;
wire   [37:0] mt28_fu_1697_p3;
wire   [37:0] mf29_fu_1704_p2;
wire   [37:0] r_V_57_fu_1710_p3;
wire   [51:0] lhs_V_28_fu_1717_p3;
wire   [51:0] r_V_58_fu_1728_p1;
wire   [37:0] mt29_fu_1734_p3;
wire   [38:0] mf30_fu_1745_p1;
wire   [38:0] mt31_cast_fu_1741_p1;
wire   [38:0] r_V_59_fu_1751_p1;
wire   [38:0] mf30_fu_1745_p2;
wire   [38:0] r_V_59_fu_1751_p3;
wire   [51:0] lhs_V_29_fu_1758_p3;
wire   [51:0] r_V_60_fu_1769_p1;
wire   [51:0] r_V_60_fu_1769_p2;
wire   [51:0] r_V_58_fu_1728_p2;
wire   [36:0] mt30_fu_1803_p3;
wire   [36:0] mf31_fu_1810_p2;
wire   [36:0] r_V_61_fu_1816_p3;
wire   [51:0] lhs_V_30_fu_1823_p3;
wire   [51:0] r_V_62_fu_1834_p1;
wire   [36:0] mt31_fu_1840_p3;
wire   [37:0] mf32_fu_1851_p1;
wire   [37:0] mt33_cast_fu_1847_p1;
wire   [37:0] r_V_63_fu_1857_p1;
wire   [37:0] mf32_fu_1851_p2;
wire   [37:0] r_V_63_fu_1857_p3;
wire   [51:0] lhs_V_31_fu_1864_p3;
wire   [51:0] r_V_64_fu_1875_p1;
wire   [51:0] r_V_64_fu_1875_p2;
wire   [51:0] r_V_62_fu_1834_p2;
wire   [35:0] mt32_fu_1909_p3;
wire   [35:0] mf33_fu_1916_p2;
wire   [35:0] r_V_65_fu_1922_p3;
wire   [51:0] lhs_V_32_fu_1929_p3;
wire   [51:0] r_V_66_fu_1940_p1;
wire   [35:0] mt33_fu_1946_p3;
wire   [36:0] mf34_fu_1957_p1;
wire   [36:0] mt35_cast_fu_1953_p1;
wire   [36:0] r_V_67_fu_1963_p1;
wire   [36:0] mf34_fu_1957_p2;
wire   [36:0] r_V_67_fu_1963_p3;
wire   [51:0] lhs_V_33_fu_1970_p3;
wire   [51:0] r_V_68_fu_1981_p1;
wire   [51:0] r_V_68_fu_1981_p2;
wire   [51:0] r_V_66_fu_1940_p2;
wire   [34:0] mt34_fu_2015_p3;
wire   [34:0] mf35_fu_2022_p2;
wire   [34:0] r_V_69_fu_2028_p3;
wire   [51:0] lhs_V_34_fu_2035_p3;
wire   [51:0] r_V_70_fu_2046_p1;
wire   [34:0] mt35_fu_2052_p3;
wire   [35:0] mf36_fu_2063_p1;
wire   [35:0] mt37_cast_fu_2059_p1;
wire   [35:0] r_V_71_fu_2069_p1;
wire   [35:0] mf36_fu_2063_p2;
wire   [35:0] r_V_71_fu_2069_p3;
wire   [51:0] lhs_V_35_fu_2076_p3;
wire   [51:0] r_V_72_fu_2087_p1;
wire   [51:0] r_V_72_fu_2087_p2;
wire   [51:0] r_V_70_fu_2046_p2;
wire   [33:0] mt36_fu_2121_p3;
wire   [33:0] mf37_fu_2128_p2;
wire   [33:0] r_V_73_fu_2134_p3;
wire   [51:0] lhs_V_36_fu_2141_p3;
wire   [51:0] r_V_74_fu_2152_p1;
wire   [33:0] mt37_fu_2158_p3;
wire   [34:0] mf38_fu_2169_p1;
wire   [34:0] mt39_cast_fu_2165_p1;
wire   [34:0] r_V_75_fu_2175_p1;
wire   [34:0] mf38_fu_2169_p2;
wire   [34:0] r_V_75_fu_2175_p3;
wire   [51:0] lhs_V_37_fu_2182_p3;
wire   [51:0] r_V_76_fu_2193_p1;
wire   [51:0] r_V_76_fu_2193_p2;
wire   [51:0] r_V_74_fu_2152_p2;
wire   [32:0] mt38_fu_2227_p3;
wire   [32:0] mf39_fu_2234_p2;
wire   [32:0] r_V_77_fu_2240_p3;
wire   [51:0] lhs_V_38_fu_2247_p3;
wire   [51:0] r_V_78_fu_2258_p1;
wire   [51:0] r_V_78_fu_2258_p2;
wire   [32:0] mt39_fu_2274_p3;
wire   [33:0] mf40_fu_2285_p1;
wire   [33:0] mt41_cast_fu_2281_p1;
wire   [33:0] r_V_79_fu_2291_p1;
wire   [33:0] mf40_fu_2285_p2;
wire   [33:0] r_V_79_fu_2291_p3;
wire   [51:0] lhs_V_39_fu_2298_p3;
wire   [51:0] r_V_80_fu_2309_p1;
wire   [51:0] r_V_80_fu_2309_p2;
wire   [31:0] mf41_fu_2333_p2;
wire   [31:0] r_V_81_fu_2338_p3;
wire   [51:0] lhs_V_40_fu_2344_p3;
wire   [51:0] r_V_82_fu_2355_p1;
wire   [51:0] r_V_82_fu_2355_p2;
wire   [32:0] mf42_fu_2374_p1;
wire   [32:0] OP1_V_41_cast_fu_2371_p1;
wire   [32:0] r_V_83_fu_2380_p1;
wire   [32:0] mf42_fu_2374_p2;
wire   [32:0] r_V_83_fu_2380_p3;
wire   [51:0] lhs_V_41_fu_2387_p3;
wire   [51:0] r_V_84_fu_2398_p1;
wire   [51:0] r_V_84_fu_2398_p2;
wire   [31:0] mf43_fu_2422_p2;
wire   [31:0] r_V_85_fu_2427_p3;
wire   [51:0] lhs_V_42_fu_2434_p3;
wire   [51:0] r_V_86_fu_2445_p1;
wire   [51:0] r_V_86_fu_2445_p2;
wire   [32:0] mf44_fu_2464_p1;
wire   [32:0] mf44_fu_2464_p2;
wire   [32:0] r_V_87_fu_2470_p3;
wire   [51:0] lhs_V_43_fu_2477_p3;
wire   [51:0] r_V_88_fu_2488_p1;
wire   [51:0] r_V_88_fu_2488_p2;
wire   [31:0] mf45_fu_2512_p2;
wire   [31:0] r_V_89_fu_2517_p3;
wire   [51:0] lhs_V_44_fu_2524_p3;
wire   [51:0] r_V_90_fu_2535_p1;
wire   [51:0] r_V_90_fu_2535_p2;
wire   [32:0] mf46_fu_2554_p1;
wire   [32:0] mf46_fu_2554_p2;
wire   [32:0] r_V_91_fu_2560_p3;
wire   [51:0] lhs_V_45_fu_2567_p3;
wire   [51:0] r_V_92_fu_2578_p1;
wire   [51:0] r_V_92_fu_2578_p2;
wire   [31:0] mf47_fu_2602_p2;
wire   [31:0] r_V_93_fu_2607_p3;
wire   [51:0] lhs_V_46_fu_2614_p3;
wire   [51:0] r_V_94_fu_2625_p1;
wire   [51:0] r_V_94_fu_2625_p2;
wire   [32:0] mf48_fu_2644_p1;
wire   [32:0] mf48_fu_2644_p2;
wire   [32:0] r_V_95_fu_2650_p3;
wire   [51:0] lhs_V_47_fu_2657_p3;
wire   [51:0] r_V_96_fu_2668_p1;
wire   [51:0] r_V_96_fu_2668_p2;
wire   [31:0] mf49_fu_2692_p2;
wire   [31:0] r_V_97_fu_2697_p3;
wire   [51:0] lhs_V_48_fu_2704_p3;
wire   [51:0] r_V_98_fu_2715_p1;
wire   [51:0] r_V_98_fu_2715_p2;
wire   [32:0] mf50_fu_2734_p1;
wire   [32:0] mf50_fu_2734_p2;
wire   [32:0] r_V_99_fu_2740_p3;
wire   [51:0] lhs_V_49_fu_2747_p3;
wire   [51:0] r_V_100_fu_2758_p1;
wire   [51:0] r_V_100_fu_2758_p2;
wire   [31:0] mf51_fu_2782_p2;
wire   [31:0] r_V_101_fu_2787_p3;
wire   [51:0] lhs_V_50_fu_2794_p3;
wire   [51:0] r_V_102_fu_2805_p1;
wire   [51:0] r_V_102_fu_2805_p2;
wire   [32:0] mf52_fu_2824_p1;
wire   [32:0] mf52_fu_2824_p2;
wire   [32:0] r_V_103_fu_2830_p3;
wire   [51:0] lhs_V_51_fu_2837_p3;
wire   [51:0] r_V_104_fu_2848_p1;
wire   [51:0] r_V_104_fu_2848_p2;
wire   [31:0] mf53_fu_2872_p2;
wire   [31:0] r_V_105_fu_2877_p3;
wire   [51:0] lhs_V_52_fu_2884_p3;
wire   [51:0] r_V_106_fu_2895_p1;
wire   [51:0] r_V_106_fu_2895_p2;
wire   [32:0] mf54_fu_2914_p1;
wire   [32:0] mf54_fu_2914_p2;
wire   [32:0] r_V_107_fu_2920_p3;
wire   [51:0] lhs_V_53_fu_2927_p3;
wire   [51:0] r_V_108_fu_2938_p1;
wire   [51:0] r_V_108_fu_2938_p2;
wire   [31:0] mf55_fu_2962_p2;
wire   [31:0] r_V_109_fu_2967_p3;
wire   [51:0] lhs_V_54_fu_2974_p3;
wire   [51:0] r_V_110_fu_2985_p1;
wire   [51:0] r_V_110_fu_2985_p2;
wire   [32:0] mf56_fu_3004_p1;
wire   [32:0] mf56_fu_3004_p2;
wire   [32:0] r_V_111_fu_3010_p3;
wire   [51:0] lhs_V_55_fu_3017_p3;
wire   [51:0] r_V_112_fu_3028_p1;
wire   [51:0] r_V_112_fu_3028_p2;
wire   [31:0] mf57_fu_3052_p2;
wire   [31:0] r_V_113_fu_3057_p3;
wire   [51:0] lhs_V_56_fu_3064_p3;
wire   [51:0] r_V_114_fu_3075_p1;
wire   [51:0] r_V_114_fu_3075_p2;
wire   [32:0] mf58_fu_3094_p1;
wire   [32:0] mf58_fu_3094_p2;
wire   [32:0] r_V_115_fu_3100_p3;
wire   [51:0] lhs_V_57_fu_3107_p3;
wire   [51:0] r_V_116_fu_3118_p1;
wire   [51:0] r_V_116_fu_3118_p2;
wire   [31:0] mf59_fu_3142_p2;
wire   [31:0] r_V_117_fu_3147_p3;
wire   [51:0] lhs_V_58_fu_3154_p3;
wire   [51:0] r_V_118_fu_3165_p1;
wire   [51:0] r_V_118_fu_3165_p2;
wire   [32:0] mf60_fu_3184_p1;
wire   [32:0] mf60_fu_3184_p2;
wire   [32:0] r_V_119_fu_3190_p3;
wire   [51:0] lhs_V_59_fu_3197_p3;
wire   [51:0] r_V_120_fu_3208_p1;
wire   [51:0] r_V_120_fu_3208_p2;
wire   [31:0] mf61_fu_3232_p2;
wire   [31:0] r_V_121_fu_3237_p3;
wire   [51:0] lhs_V_60_fu_3244_p3;
wire   [51:0] r_V_122_fu_3255_p1;
wire   [32:0] mf62_fu_3264_p1;
wire   [32:0] mf62_fu_3264_p2;
wire   [32:0] r_V_123_fu_3270_p3;
wire   [51:0] lhs_V_61_fu_3277_p3;
wire   [51:0] r_V_124_fu_3288_p1;
wire   [51:0] r_V_124_fu_3288_p2;
wire   [51:0] r_V_122_fu_3255_p2;
wire   [31:0] mf63_fu_3322_p2;
wire   [31:0] r_V_125_fu_3327_p3;
wire   [51:0] lhs_V_62_fu_3334_p3;
wire   [51:0] r_V_126_fu_3345_p1;
wire   [51:0] r_V_126_fu_3345_p2;
wire   [31:0] grp_fu_3364_p0;
wire   [19:0] grp_fu_3364_p1;
wire   [51:0] grp_fu_3364_p2;
reg    grp_fu_3364_ce;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_lv53_0 = 53'b00000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv52_0 = 52'b0000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv51_0 = 51'b000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv50_0 = 50'b00000000000000000000000000000000000000000000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv49_0 = 49'b0000000000000000000000000000000000000000000000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv48_0 = 48'b000000000000000000000000000000000000000000000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv47_0 = 47'b00000000000000000000000000000000000000000000000;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv46_0 = 46'b0000000000000000000000000000000000000000000000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv45_0 = 45'b000000000000000000000000000000000000000000000;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv44_0 = 44'b00000000000000000000000000000000000000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv43_0 = 43'b0000000000000000000000000000000000000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv42_0 = 42'b000000000000000000000000000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv41_0 = 41'b00000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv40_0 = 40'b0000000000000000000000000000000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv39_0 = 39'b000000000000000000000000000000000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv38_0 = 38'b00000000000000000000000000000000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv37_0 = 37'b0000000000000000000000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv36_0 = 36'b000000000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv35_0 = 35'b00000000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv34_0 = 34'b0000000000000000000000000000000000;
parameter    ap_const_lv33_0 = 33'b000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv52_9B74E = 52'b10011011011101001110;


combine_mul_32s_20ns_52_3 #(
    .ID( 16 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 52 ))
combine_mul_32s_20ns_52_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_3364_p0 ),
    .din1( grp_fu_3364_p1 ),
    .ce( grp_fu_3364_ce ),
    .dout( grp_fu_3364_p2 )
);



/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        tmp_100_reg_3931 <= r_V_120_fu_3208_p2[ap_const_lv32_33];
        tmp_102_reg_3942 <= r_V_124_fu_3288_p2[ap_const_lv32_33];
        tmp_10_reg_3474 <= {{r_V_20_fu_709_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_11_reg_3480 <= {{r_V_18_fu_668_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_12_reg_3492 <= {{r_V_24_fu_815_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_13_reg_3498 <= {{r_V_22_fu_774_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_14_reg_3510 <= {{r_V_28_fu_921_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_15_reg_3516 <= {{r_V_26_fu_880_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_16_reg_3528 <= {{r_V_32_fu_1027_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_17_reg_3534 <= {{r_V_30_fu_986_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_18_reg_3546 <= {{r_V_36_fu_1133_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_19_reg_3552 <= {{r_V_34_fu_1092_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_1_reg_3386 <= {{r_V_s_fu_207_p3[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_20_reg_3564 <= {{r_V_40_fu_1239_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_21_reg_3570 <= {{r_V_38_fu_1198_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_22_reg_3582 <= {{r_V_44_fu_1345_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_23_reg_3588 <= {{r_V_42_fu_1304_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_24_reg_3600 <= {{r_V_48_fu_1451_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_25_reg_3606 <= {{r_V_46_fu_1410_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_26_reg_3618 <= {{r_V_52_fu_1557_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_27_reg_3624 <= {{r_V_50_fu_1516_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_28_reg_3636 <= {{r_V_56_fu_1663_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_29_reg_3642 <= {{r_V_54_fu_1622_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_2_reg_3391 <= {{r_V_fu_185_p3[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_30_reg_3654 <= {{r_V_60_fu_1769_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_31_reg_3660 <= {{r_V_58_fu_1728_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_32_reg_3672 <= {{r_V_64_fu_1875_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_33_reg_3678 <= {{r_V_62_fu_1834_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_34_reg_3690 <= {{r_V_68_fu_1981_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_35_reg_3696 <= {{r_V_66_fu_1940_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_36_reg_3708 <= {{r_V_72_fu_2087_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_37_reg_3714 <= {{r_V_70_fu_2046_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_38_reg_3726 <= {{r_V_76_fu_2193_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_39_reg_3732 <= {{r_V_74_fu_2152_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_3_reg_3402 <= {{r_V_4_fu_289_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_40_reg_3947 <= {{r_V_122_fu_3255_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_4_reg_3408 <= {{r_V_2_fu_270_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_5_reg_3444 <= {{r_V_10_fu_456_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_62_reg_3380 <= r_V_s_fu_207_p3[ap_const_lv32_33];
        tmp_65_reg_3396 <= r_V_4_fu_289_p2[ap_const_lv32_33];
        tmp_66_reg_3414 <= r_V_8_fu_391_p2[ap_const_lv32_33];
        tmp_69_reg_3432 <= r_V_12_fu_497_p2[ap_const_lv32_33];
        tmp_6_reg_3456 <= {{r_V_16_fu_603_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_70_reg_3450 <= r_V_16_fu_603_p2[ap_const_lv32_33];
        tmp_73_reg_3468 <= r_V_20_fu_709_p2[ap_const_lv32_33];
        tmp_74_reg_3486 <= r_V_24_fu_815_p2[ap_const_lv32_33];
        tmp_77_reg_3504 <= r_V_28_fu_921_p2[ap_const_lv32_33];
        tmp_78_reg_3522 <= r_V_32_fu_1027_p2[ap_const_lv32_33];
        tmp_79_reg_3540 <= r_V_36_fu_1133_p2[ap_const_lv32_33];
        tmp_7_reg_3420 <= {{r_V_8_fu_391_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_80_reg_3558 <= r_V_40_fu_1239_p2[ap_const_lv32_33];
        tmp_81_reg_3576 <= r_V_44_fu_1345_p2[ap_const_lv32_33];
        tmp_82_reg_3594 <= r_V_48_fu_1451_p2[ap_const_lv32_33];
        tmp_83_reg_3612 <= r_V_52_fu_1557_p2[ap_const_lv32_33];
        tmp_84_reg_3630 <= r_V_56_fu_1663_p2[ap_const_lv32_33];
        tmp_85_reg_3648 <= r_V_60_fu_1769_p2[ap_const_lv32_33];
        tmp_86_reg_3666 <= r_V_64_fu_1875_p2[ap_const_lv32_33];
        tmp_87_reg_3684 <= r_V_68_fu_1981_p2[ap_const_lv32_33];
        tmp_88_reg_3702 <= r_V_72_fu_2087_p2[ap_const_lv32_33];
        tmp_89_reg_3720 <= r_V_76_fu_2193_p2[ap_const_lv32_33];
        tmp_8_reg_3426 <= {{r_V_6_fu_354_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_90_reg_3751 <= r_V_80_fu_2309_p2[ap_const_lv32_33];
        tmp_91_reg_3769 <= r_V_84_fu_2398_p2[ap_const_lv32_33];
        tmp_92_reg_3787 <= r_V_88_fu_2488_p2[ap_const_lv32_33];
        tmp_93_reg_3805 <= r_V_92_fu_2578_p2[ap_const_lv32_33];
        tmp_94_reg_3823 <= r_V_96_fu_2668_p2[ap_const_lv32_33];
        tmp_95_reg_3841 <= r_V_100_fu_2758_p2[ap_const_lv32_33];
        tmp_96_reg_3859 <= r_V_104_fu_2848_p2[ap_const_lv32_33];
        tmp_97_reg_3877 <= r_V_108_fu_2938_p2[ap_const_lv32_33];
        tmp_98_reg_3895 <= r_V_112_fu_3028_p2[ap_const_lv32_33];
        tmp_99_reg_3913 <= r_V_116_fu_3118_p2[ap_const_lv32_33];
        tmp_9_reg_3462 <= {{r_V_14_fu_562_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        tmp_s_reg_3438 <= {{r_V_12_fu_497_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_10_reg_3919 <= {{r_V_118_fu_3165_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_11_reg_3952 <= {{r_V_126_fu_3345_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_1_reg_3757 <= {{r_V_82_fu_2355_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_2_reg_3775 <= {{r_V_86_fu_2445_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_3_reg_3793 <= {{r_V_90_fu_2535_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_4_reg_3811 <= {{r_V_94_fu_2625_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_5_reg_3829 <= {{r_V_98_fu_2715_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_6_reg_3847 <= {{r_V_102_fu_2805_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_7_reg_3865 <= {{r_V_106_fu_2895_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_8_reg_3883 <= {{r_V_110_fu_2985_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_9_reg_3901 <= {{r_V_114_fu_3075_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        x_iteration_V_reg_3738 <= {{r_V_78_fu_2258_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_10_reg_3925 <= {{r_V_120_fu_3208_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_11_reg_3937 <= {{r_V_124_fu_3288_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_1_reg_3763 <= {{r_V_84_fu_2398_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_2_reg_3781 <= {{r_V_88_fu_2488_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_3_reg_3799 <= {{r_V_92_fu_2578_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_4_reg_3817 <= {{r_V_96_fu_2668_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_5_reg_3835 <= {{r_V_100_fu_2758_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_6_reg_3853 <= {{r_V_104_fu_2848_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_7_reg_3871 <= {{r_V_108_fu_2938_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_8_reg_3889 <= {{r_V_112_fu_3028_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_9_reg_3907 <= {{r_V_116_fu_3118_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
        yo_V_reg_3744 <= {{r_V_80_fu_2309_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
    end
end

/// grp_fu_3364_ce assign process. ///
always @ (ap_ce)
begin
    if (~(ap_const_logic_1 == ap_ce)) begin
        grp_fu_3364_ce = ap_const_logic_0;
    end else begin
        grp_fu_3364_ce = ap_const_logic_1;
    end
end
assign OP1_V_41_cast_fu_2371_p1 = $signed(x_iteration_V_reg_3738);
assign ap_return = {{grp_fu_3364_p2[ap_const_lv32_33 : ap_const_lv32_14]}};
assign grp_fu_3364_p0 = x_iteration_V_11_reg_3952;
assign grp_fu_3364_p1 = ap_const_lv52_9B74E;
assign lhs_V_10_fu_243_p3 = {{tmp_1_reg_3386}, {ap_const_lv20_0}};
assign lhs_V_11_fu_384_p3 = {{tmp_3_reg_3402}, {ap_const_lv20_0}};
assign lhs_V_12_fu_486_p3 = {{tmp_7_reg_3420}, {ap_const_lv20_0}};
assign lhs_V_13_fu_592_p3 = {{tmp_s_reg_3438}, {ap_const_lv20_0}};
assign lhs_V_14_fu_698_p3 = {{tmp_6_reg_3456}, {ap_const_lv20_0}};
assign lhs_V_15_fu_804_p3 = {{tmp_10_reg_3474}, {ap_const_lv20_0}};
assign lhs_V_16_fu_910_p3 = {{tmp_12_reg_3492}, {ap_const_lv20_0}};
assign lhs_V_17_fu_1016_p3 = {{tmp_14_reg_3510}, {ap_const_lv20_0}};
assign lhs_V_18_fu_1122_p3 = {{tmp_16_reg_3528}, {ap_const_lv20_0}};
assign lhs_V_19_fu_1228_p3 = {{tmp_18_reg_3546}, {ap_const_lv20_0}};
assign lhs_V_1_fu_343_p3 = {{tmp_4_reg_3408}, {ap_const_lv20_0}};
assign lhs_V_20_fu_1293_p3 = {{tmp_21_reg_3570}, {ap_const_lv20_0}};
assign lhs_V_21_fu_1334_p3 = {{tmp_20_reg_3564}, {ap_const_lv20_0}};
assign lhs_V_22_fu_1399_p3 = {{tmp_23_reg_3588}, {ap_const_lv20_0}};
assign lhs_V_23_fu_1440_p3 = {{tmp_22_reg_3582}, {ap_const_lv20_0}};
assign lhs_V_24_fu_1505_p3 = {{tmp_25_reg_3606}, {ap_const_lv20_0}};
assign lhs_V_25_fu_1546_p3 = {{tmp_24_reg_3600}, {ap_const_lv20_0}};
assign lhs_V_26_fu_1611_p3 = {{tmp_27_reg_3624}, {ap_const_lv20_0}};
assign lhs_V_27_fu_1652_p3 = {{tmp_26_reg_3618}, {ap_const_lv20_0}};
assign lhs_V_28_fu_1717_p3 = {{tmp_29_reg_3642}, {ap_const_lv20_0}};
assign lhs_V_29_fu_1758_p3 = {{tmp_28_reg_3636}, {ap_const_lv20_0}};
assign lhs_V_2_fu_445_p3 = {{tmp_8_reg_3426}, {ap_const_lv20_0}};
assign lhs_V_30_fu_1823_p3 = {{tmp_31_reg_3660}, {ap_const_lv20_0}};
assign lhs_V_31_fu_1864_p3 = {{tmp_30_reg_3654}, {ap_const_lv20_0}};
assign lhs_V_32_fu_1929_p3 = {{tmp_33_reg_3678}, {ap_const_lv20_0}};
assign lhs_V_33_fu_1970_p3 = {{tmp_32_reg_3672}, {ap_const_lv20_0}};
assign lhs_V_34_fu_2035_p3 = {{tmp_35_reg_3696}, {ap_const_lv20_0}};
assign lhs_V_35_fu_2076_p3 = {{tmp_34_reg_3690}, {ap_const_lv20_0}};
assign lhs_V_36_fu_2141_p3 = {{tmp_37_reg_3714}, {ap_const_lv20_0}};
assign lhs_V_37_fu_2182_p3 = {{tmp_36_reg_3708}, {ap_const_lv20_0}};
assign lhs_V_38_fu_2247_p3 = {{tmp_39_reg_3732}, {ap_const_lv20_0}};
assign lhs_V_39_fu_2298_p3 = {{tmp_38_reg_3726}, {ap_const_lv20_0}};
assign lhs_V_3_fu_551_p3 = {{tmp_5_reg_3444}, {ap_const_lv20_0}};
assign lhs_V_40_fu_2344_p3 = {{x_iteration_V_reg_3738}, {ap_const_lv20_0}};
assign lhs_V_41_fu_2387_p3 = {{yo_V_reg_3744}, {ap_const_lv20_0}};
assign lhs_V_42_fu_2434_p3 = {{x_iteration_V_1_reg_3757}, {ap_const_lv20_0}};
assign lhs_V_43_fu_2477_p3 = {{yo_V_1_reg_3763}, {ap_const_lv20_0}};
assign lhs_V_44_fu_2524_p3 = {{x_iteration_V_2_reg_3775}, {ap_const_lv20_0}};
assign lhs_V_45_fu_2567_p3 = {{yo_V_2_reg_3781}, {ap_const_lv20_0}};
assign lhs_V_46_fu_2614_p3 = {{x_iteration_V_3_reg_3793}, {ap_const_lv20_0}};
assign lhs_V_47_fu_2657_p3 = {{yo_V_3_reg_3799}, {ap_const_lv20_0}};
assign lhs_V_48_fu_2704_p3 = {{x_iteration_V_4_reg_3811}, {ap_const_lv20_0}};
assign lhs_V_49_fu_2747_p3 = {{yo_V_4_reg_3817}, {ap_const_lv20_0}};
assign lhs_V_4_fu_657_p3 = {{tmp_9_reg_3462}, {ap_const_lv20_0}};
assign lhs_V_50_fu_2794_p3 = {{x_iteration_V_5_reg_3829}, {ap_const_lv20_0}};
assign lhs_V_51_fu_2837_p3 = {{yo_V_5_reg_3835}, {ap_const_lv20_0}};
assign lhs_V_52_fu_2884_p3 = {{x_iteration_V_6_reg_3847}, {ap_const_lv20_0}};
assign lhs_V_53_fu_2927_p3 = {{yo_V_6_reg_3853}, {ap_const_lv20_0}};
assign lhs_V_54_fu_2974_p3 = {{x_iteration_V_7_reg_3865}, {ap_const_lv20_0}};
assign lhs_V_55_fu_3017_p3 = {{yo_V_7_reg_3871}, {ap_const_lv20_0}};
assign lhs_V_56_fu_3064_p3 = {{x_iteration_V_8_reg_3883}, {ap_const_lv20_0}};
assign lhs_V_57_fu_3107_p3 = {{yo_V_8_reg_3889}, {ap_const_lv20_0}};
assign lhs_V_58_fu_3154_p3 = {{x_iteration_V_9_reg_3901}, {ap_const_lv20_0}};
assign lhs_V_59_fu_3197_p3 = {{yo_V_9_reg_3907}, {ap_const_lv20_0}};
assign lhs_V_5_fu_763_p3 = {{tmp_11_reg_3480}, {ap_const_lv20_0}};
assign lhs_V_60_fu_3244_p3 = {{x_iteration_V_10_reg_3919}, {ap_const_lv20_0}};
assign lhs_V_61_fu_3277_p3 = {{yo_V_10_reg_3925}, {ap_const_lv20_0}};
assign lhs_V_62_fu_3334_p3 = {{tmp_40_reg_3947}, {ap_const_lv20_0}};
assign lhs_V_6_fu_869_p3 = {{tmp_13_reg_3498}, {ap_const_lv20_0}};
assign lhs_V_7_fu_975_p3 = {{tmp_15_reg_3516}, {ap_const_lv20_0}};
assign lhs_V_8_fu_1081_p3 = {{tmp_17_reg_3534}, {ap_const_lv20_0}};
assign lhs_V_9_fu_1187_p3 = {{tmp_19_reg_3552}, {ap_const_lv20_0}};
assign lhs_V_fu_263_p3 = {{tmp_2_reg_3391}, {ap_const_lv20_0}};
assign mf10_fu_685_p1 = mt11_cast_fu_681_p1;
assign mf10_fu_685_p2 = (ap_const_lv49_0 - mf10_fu_685_p1);
assign mf11_fu_750_p2 = (ap_const_lv47_0 - mt10_fu_743_p3);
assign mf12_fu_791_p1 = mt13_cast_fu_787_p1;
assign mf12_fu_791_p2 = (ap_const_lv48_0 - mf12_fu_791_p1);
assign mf13_fu_856_p2 = (ap_const_lv46_0 - mt12_fu_849_p3);
assign mf14_fu_897_p1 = mt15_cast_fu_893_p1;
assign mf14_fu_897_p2 = (ap_const_lv47_0 - mf14_fu_897_p1);
assign mf15_fu_962_p2 = (ap_const_lv45_0 - mt14_fu_955_p3);
assign mf16_fu_1003_p1 = mt17_cast_fu_999_p1;
assign mf16_fu_1003_p2 = (ap_const_lv46_0 - mf16_fu_1003_p1);
assign mf17_fu_1068_p2 = (ap_const_lv44_0 - mt16_fu_1061_p3);
assign mf18_fu_1109_p1 = mt19_cast_fu_1105_p1;
assign mf18_fu_1109_p2 = (ap_const_lv45_0 - mf18_fu_1109_p1);
assign mf19_fu_1174_p2 = (ap_const_lv43_0 - mt18_fu_1167_p3);
assign mf1_fu_644_p2 = (ap_const_lv48_0 - mt2_fu_637_p3);
assign mf20_fu_1215_p1 = mt21_cast_fu_1211_p1;
assign mf20_fu_1215_p2 = (ap_const_lv44_0 - mf20_fu_1215_p1);
assign mf21_fu_1280_p2 = (ap_const_lv42_0 - mt20_fu_1273_p3);
assign mf22_fu_1321_p1 = mt23_cast_fu_1317_p1;
assign mf22_fu_1321_p2 = (ap_const_lv43_0 - mf22_fu_1321_p1);
assign mf23_fu_1386_p2 = (ap_const_lv41_0 - mt22_fu_1379_p3);
assign mf24_fu_1427_p1 = mt25_cast_fu_1423_p1;
assign mf24_fu_1427_p2 = (ap_const_lv42_0 - mf24_fu_1427_p1);
assign mf25_fu_1492_p2 = (ap_const_lv40_0 - mt24_fu_1485_p3);
assign mf26_fu_1533_p1 = mt27_cast_fu_1529_p1;
assign mf26_fu_1533_p2 = (ap_const_lv41_0 - mf26_fu_1533_p1);
assign mf27_fu_1598_p2 = (ap_const_lv39_0 - mt26_fu_1591_p3);
assign mf28_fu_1639_p1 = mt29_cast_fu_1635_p1;
assign mf28_fu_1639_p2 = (ap_const_lv40_0 - mf28_fu_1639_p1);
assign mf29_fu_1704_p2 = (ap_const_lv38_0 - mt28_fu_1697_p3);
assign mf2_fu_250_p2 = (ap_const_lv52_0 - lhs_V_10_fu_243_p3);
assign mf30_fu_1745_p1 = mt31_cast_fu_1741_p1;
assign mf30_fu_1745_p2 = (ap_const_lv39_0 - mf30_fu_1745_p1);
assign mf31_fu_1810_p2 = (ap_const_lv37_0 - mt30_fu_1803_p3);
assign mf32_fu_1851_p1 = mt33_cast_fu_1847_p1;
assign mf32_fu_1851_p2 = (ap_const_lv38_0 - mf32_fu_1851_p1);
assign mf33_fu_1916_p2 = (ap_const_lv36_0 - mt32_fu_1909_p3);
assign mf34_fu_1957_p1 = mt35_cast_fu_1953_p1;
assign mf34_fu_1957_p2 = (ap_const_lv37_0 - mf34_fu_1957_p1);
assign mf35_fu_2022_p2 = (ap_const_lv35_0 - mt34_fu_2015_p3);
assign mf36_fu_2063_p1 = mt37_cast_fu_2059_p1;
assign mf36_fu_2063_p2 = (ap_const_lv36_0 - mf36_fu_2063_p1);
assign mf37_fu_2128_p2 = (ap_const_lv34_0 - mt36_fu_2121_p3);
assign mf38_fu_2169_p1 = mt39_cast_fu_2165_p1;
assign mf38_fu_2169_p2 = (ap_const_lv35_0 - mf38_fu_2169_p1);
assign mf39_fu_2234_p2 = (ap_const_lv33_0 - mt38_fu_2227_p3);
assign mf3_fu_276_p2 = (ap_const_lv52_0 - lhs_V_fu_263_p3);
assign mf40_fu_2285_p1 = mt41_cast_fu_2281_p1;
assign mf40_fu_2285_p2 = (ap_const_lv34_0 - mf40_fu_2285_p1);
assign mf41_fu_2333_p2 = (ap_const_lv32_0 - yo_V_reg_3744);
assign mf42_fu_2374_p1 = OP1_V_41_cast_fu_2371_p1;
assign mf42_fu_2374_p2 = (ap_const_lv33_0 - mf42_fu_2374_p1);
assign mf43_fu_2422_p2 = (ap_const_lv32_0 - yo_V_1_reg_3763);
assign mf44_fu_2464_p1 = $signed(x_iteration_V_1_reg_3757);
assign mf44_fu_2464_p2 = (ap_const_lv33_0 - mf44_fu_2464_p1);
assign mf45_fu_2512_p2 = (ap_const_lv32_0 - yo_V_2_reg_3781);
assign mf46_fu_2554_p1 = $signed(x_iteration_V_2_reg_3775);
assign mf46_fu_2554_p2 = (ap_const_lv33_0 - mf46_fu_2554_p1);
assign mf47_fu_2602_p2 = (ap_const_lv32_0 - yo_V_3_reg_3799);
assign mf48_fu_2644_p1 = $signed(x_iteration_V_3_reg_3793);
assign mf48_fu_2644_p2 = (ap_const_lv33_0 - mf48_fu_2644_p1);
assign mf49_fu_2692_p2 = (ap_const_lv32_0 - yo_V_4_reg_3817);
assign mf4_fu_330_p2 = (ap_const_lv51_0 - mt4_fu_323_p3);
assign mf50_fu_2734_p1 = $signed(x_iteration_V_4_reg_3811);
assign mf50_fu_2734_p2 = (ap_const_lv33_0 - mf50_fu_2734_p1);
assign mf51_fu_2782_p2 = (ap_const_lv32_0 - yo_V_5_reg_3835);
assign mf52_fu_2824_p1 = $signed(x_iteration_V_5_reg_3829);
assign mf52_fu_2824_p2 = (ap_const_lv33_0 - mf52_fu_2824_p1);
assign mf53_fu_2872_p2 = (ap_const_lv32_0 - yo_V_6_reg_3853);
assign mf54_fu_2914_p1 = $signed(x_iteration_V_6_reg_3847);
assign mf54_fu_2914_p2 = (ap_const_lv33_0 - mf54_fu_2914_p1);
assign mf55_fu_2962_p2 = (ap_const_lv32_0 - yo_V_7_reg_3871);
assign mf56_fu_3004_p1 = $signed(x_iteration_V_7_reg_3865);
assign mf56_fu_3004_p2 = (ap_const_lv33_0 - mf56_fu_3004_p1);
assign mf57_fu_3052_p2 = (ap_const_lv32_0 - yo_V_8_reg_3889);
assign mf58_fu_3094_p1 = $signed(x_iteration_V_8_reg_3883);
assign mf58_fu_3094_p2 = (ap_const_lv33_0 - mf58_fu_3094_p1);
assign mf59_fu_3142_p2 = (ap_const_lv32_0 - yo_V_9_reg_3907);
assign mf5_fu_371_p1 = mt5_cast_fu_367_p1;
assign mf5_fu_371_p2 = (ap_const_lv52_0 - mf5_fu_371_p1);
assign mf60_fu_3184_p1 = $signed(x_iteration_V_9_reg_3901);
assign mf60_fu_3184_p2 = (ap_const_lv33_0 - mf60_fu_3184_p1);
assign mf61_fu_3232_p2 = (ap_const_lv32_0 - yo_V_10_reg_3925);
assign mf62_fu_3264_p1 = $signed(x_iteration_V_10_reg_3919);
assign mf62_fu_3264_p2 = (ap_const_lv33_0 - mf62_fu_3264_p1);
assign mf63_fu_3322_p2 = (ap_const_lv32_0 - yo_V_11_reg_3937);
assign mf6_fu_432_p2 = (ap_const_lv50_0 - mt6_fu_425_p3);
assign mf7_fu_473_p1 = mt7_cast_fu_469_p1;
assign mf7_fu_473_p2 = (ap_const_lv51_0 - mf7_fu_473_p1);
assign mf8_fu_538_p2 = (ap_const_lv49_0 - mt8_fu_531_p3);
assign mf9_fu_579_p1 = mt9_cast_fu_575_p1;
assign mf9_fu_579_p2 = (ap_const_lv50_0 - mf9_fu_579_p1);
assign mf_fu_201_p2 = (ap_const_lv52_0 - mt_fu_193_p3);
assign mt10_fu_743_p3 = {{tmp_10_reg_3474}, {ap_const_lv15_0}};
assign mt11_cast_fu_681_p1 = $signed(mt3_fu_674_p3);
assign mt11_fu_780_p3 = {{tmp_11_reg_3480}, {ap_const_lv15_0}};
assign mt12_fu_849_p3 = {{tmp_12_reg_3492}, {ap_const_lv14_0}};
assign mt13_cast_fu_787_p1 = $signed(mt11_fu_780_p3);
assign mt13_fu_886_p3 = {{tmp_13_reg_3498}, {ap_const_lv14_0}};
assign mt14_fu_955_p3 = {{tmp_14_reg_3510}, {ap_const_lv13_0}};
assign mt15_cast_fu_893_p1 = $signed(mt13_fu_886_p3);
assign mt15_fu_992_p3 = {{tmp_15_reg_3516}, {ap_const_lv13_0}};
assign mt16_fu_1061_p3 = {{tmp_16_reg_3528}, {ap_const_lv12_0}};
assign mt17_cast_fu_999_p1 = $signed(mt15_fu_992_p3);
assign mt17_fu_1098_p3 = {{tmp_17_reg_3534}, {ap_const_lv12_0}};
assign mt18_fu_1167_p3 = {{tmp_18_reg_3546}, {ap_const_lv11_0}};
assign mt19_cast_fu_1105_p1 = $signed(mt17_fu_1098_p3);
assign mt19_fu_1204_p3 = {{tmp_19_reg_3552}, {ap_const_lv11_0}};
assign mt1_fu_179_p2 = (ap_const_lv53_0 - p_shl_fu_175_p1);
assign mt20_fu_1273_p3 = {{tmp_20_reg_3564}, {ap_const_lv10_0}};
assign mt21_cast_fu_1211_p1 = $signed(mt19_fu_1204_p3);
assign mt21_fu_1310_p3 = {{tmp_21_reg_3570}, {ap_const_lv10_0}};
assign mt22_fu_1379_p3 = {{tmp_22_reg_3582}, {ap_const_lv9_0}};
assign mt23_cast_fu_1317_p1 = $signed(mt21_fu_1310_p3);
assign mt23_fu_1416_p3 = {{tmp_23_reg_3588}, {ap_const_lv9_0}};
assign mt24_fu_1485_p3 = {{tmp_24_reg_3600}, {ap_const_lv8_0}};
assign mt25_cast_fu_1423_p1 = $signed(mt23_fu_1416_p3);
assign mt25_fu_1522_p3 = {{tmp_25_reg_3606}, {ap_const_lv8_0}};
assign mt26_fu_1591_p3 = {{tmp_26_reg_3618}, {ap_const_lv7_0}};
assign mt27_cast_fu_1529_p1 = $signed(mt25_fu_1522_p3);
assign mt27_fu_1628_p3 = {{tmp_27_reg_3624}, {ap_const_lv7_0}};
assign mt28_fu_1697_p3 = {{tmp_28_reg_3636}, {ap_const_lv6_0}};
assign mt29_cast_fu_1635_p1 = $signed(mt27_fu_1628_p3);
assign mt29_fu_1734_p3 = {{tmp_29_reg_3642}, {ap_const_lv6_0}};
assign mt2_fu_637_p3 = {{tmp_6_reg_3456}, {ap_const_lv16_0}};
assign mt30_fu_1803_p3 = {{tmp_30_reg_3654}, {ap_const_lv5_0}};
assign mt31_cast_fu_1741_p1 = $signed(mt29_fu_1734_p3);
assign mt31_fu_1840_p3 = {{tmp_31_reg_3660}, {ap_const_lv5_0}};
assign mt32_fu_1909_p3 = {{tmp_32_reg_3672}, {ap_const_lv4_0}};
assign mt33_cast_fu_1847_p1 = $signed(mt31_fu_1840_p3);
assign mt33_fu_1946_p3 = {{tmp_33_reg_3678}, {ap_const_lv4_0}};
assign mt34_fu_2015_p3 = {{tmp_34_reg_3690}, {ap_const_lv3_0}};
assign mt35_cast_fu_1953_p1 = $signed(mt33_fu_1946_p3);
assign mt35_fu_2052_p3 = {{tmp_35_reg_3696}, {ap_const_lv3_0}};
assign mt36_fu_2121_p3 = {{tmp_36_reg_3708}, {ap_const_lv2_0}};
assign mt37_cast_fu_2059_p1 = $signed(mt35_fu_2052_p3);
assign mt37_fu_2158_p3 = {{tmp_37_reg_3714}, {ap_const_lv2_0}};
assign mt38_fu_2227_p3 = {{tmp_38_reg_3726}, {ap_const_lv1_0}};
assign mt39_cast_fu_2165_p1 = $signed(mt37_fu_2158_p3);
assign mt39_fu_2274_p3 = {{tmp_39_reg_3732}, {ap_const_lv1_0}};
assign mt3_fu_674_p3 = {{tmp_9_reg_3462}, {ap_const_lv16_0}};
assign mt41_cast_fu_2281_p1 = $signed(mt39_fu_2274_p3);
assign mt4_fu_323_p3 = {{tmp_3_reg_3402}, {ap_const_lv19_0}};
assign mt5_cast_fu_367_p1 = $signed(mt5_fu_360_p3);
assign mt5_fu_360_p3 = {{tmp_4_reg_3408}, {ap_const_lv19_0}};
assign mt6_fu_425_p3 = {{tmp_7_reg_3420}, {ap_const_lv18_0}};
assign mt7_cast_fu_469_p1 = $signed(mt7_fu_462_p3);
assign mt7_fu_462_p3 = {{tmp_8_reg_3426}, {ap_const_lv18_0}};
assign mt8_fu_531_p3 = {{tmp_s_reg_3438}, {ap_const_lv17_0}};
assign mt9_cast_fu_575_p1 = $signed(mt9_fu_568_p3);
assign mt9_fu_568_p3 = {{tmp_5_reg_3444}, {ap_const_lv17_0}};
assign mt_fu_193_p3 = {{x_V}, {ap_const_lv20_0}};
assign p_shl_fu_175_p1 = $unsigned(tmp_fu_167_p3);
assign r_V_100_fu_2758_p1 = $signed(r_V_99_fu_2740_p3);
assign r_V_100_fu_2758_p2 = (lhs_V_49_fu_2747_p3 + r_V_100_fu_2758_p1);
assign r_V_101_fu_2787_p3 = ((tmp_95_reg_3841)? ap_const_lv32_0: mf51_fu_2782_p2);
assign r_V_102_fu_2805_p1 = $signed(r_V_101_fu_2787_p3);
assign r_V_102_fu_2805_p2 = (lhs_V_50_fu_2794_p3 - r_V_102_fu_2805_p1);
assign r_V_103_fu_2830_p3 = ((tmp_95_reg_3841)? ap_const_lv33_0: mf52_fu_2824_p2);
assign r_V_104_fu_2848_p1 = $signed(r_V_103_fu_2830_p3);
assign r_V_104_fu_2848_p2 = (lhs_V_51_fu_2837_p3 + r_V_104_fu_2848_p1);
assign r_V_105_fu_2877_p3 = ((tmp_96_reg_3859)? ap_const_lv32_0: mf53_fu_2872_p2);
assign r_V_106_fu_2895_p1 = $signed(r_V_105_fu_2877_p3);
assign r_V_106_fu_2895_p2 = (lhs_V_52_fu_2884_p3 - r_V_106_fu_2895_p1);
assign r_V_107_fu_2920_p3 = ((tmp_96_reg_3859)? ap_const_lv33_0: mf54_fu_2914_p2);
assign r_V_108_fu_2938_p1 = $signed(r_V_107_fu_2920_p3);
assign r_V_108_fu_2938_p2 = (lhs_V_53_fu_2927_p3 + r_V_108_fu_2938_p1);
assign r_V_109_fu_2967_p3 = ((tmp_97_reg_3877)? ap_const_lv32_0: mf55_fu_2962_p2);
assign r_V_10_fu_456_p1 = $signed(r_V_9_fu_438_p3);
assign r_V_10_fu_456_p2 = (lhs_V_2_fu_445_p3 - r_V_10_fu_456_p1);
assign r_V_110_fu_2985_p1 = $signed(r_V_109_fu_2967_p3);
assign r_V_110_fu_2985_p2 = (lhs_V_54_fu_2974_p3 - r_V_110_fu_2985_p1);
assign r_V_111_fu_3010_p3 = ((tmp_97_reg_3877)? ap_const_lv33_0: mf56_fu_3004_p2);
assign r_V_112_fu_3028_p1 = $signed(r_V_111_fu_3010_p3);
assign r_V_112_fu_3028_p2 = (lhs_V_55_fu_3017_p3 + r_V_112_fu_3028_p1);
assign r_V_113_fu_3057_p3 = ((tmp_98_reg_3895)? ap_const_lv32_0: mf57_fu_3052_p2);
assign r_V_114_fu_3075_p1 = $signed(r_V_113_fu_3057_p3);
assign r_V_114_fu_3075_p2 = (lhs_V_56_fu_3064_p3 - r_V_114_fu_3075_p1);
assign r_V_115_fu_3100_p3 = ((tmp_98_reg_3895)? ap_const_lv33_0: mf58_fu_3094_p2);
assign r_V_116_fu_3118_p1 = $signed(r_V_115_fu_3100_p3);
assign r_V_116_fu_3118_p2 = (lhs_V_57_fu_3107_p3 + r_V_116_fu_3118_p1);
assign r_V_117_fu_3147_p3 = ((tmp_99_reg_3913)? ap_const_lv32_0: mf59_fu_3142_p2);
assign r_V_118_fu_3165_p1 = $signed(r_V_117_fu_3147_p3);
assign r_V_118_fu_3165_p2 = (lhs_V_58_fu_3154_p3 - r_V_118_fu_3165_p1);
assign r_V_119_fu_3190_p3 = ((tmp_99_reg_3913)? ap_const_lv33_0: mf60_fu_3184_p2);
assign r_V_11_fu_479_p1 = mt7_cast_fu_469_p1;
assign r_V_11_fu_479_p3 = ((tmp_66_reg_3414)? r_V_11_fu_479_p1: mf7_fu_473_p2);
assign r_V_120_fu_3208_p1 = $signed(r_V_119_fu_3190_p3);
assign r_V_120_fu_3208_p2 = (lhs_V_59_fu_3197_p3 + r_V_120_fu_3208_p1);
assign r_V_121_fu_3237_p3 = ((tmp_100_reg_3931)? ap_const_lv32_0: mf61_fu_3232_p2);
assign r_V_122_fu_3255_p1 = $signed(r_V_121_fu_3237_p3);
assign r_V_122_fu_3255_p2 = (lhs_V_60_fu_3244_p3 - r_V_122_fu_3255_p1);
assign r_V_123_fu_3270_p3 = ((tmp_100_reg_3931)? ap_const_lv33_0: mf62_fu_3264_p2);
assign r_V_124_fu_3288_p1 = $signed(r_V_123_fu_3270_p3);
assign r_V_124_fu_3288_p2 = (lhs_V_61_fu_3277_p3 + r_V_124_fu_3288_p1);
assign r_V_125_fu_3327_p3 = ((tmp_102_reg_3942)? ap_const_lv32_0: mf63_fu_3322_p2);
assign r_V_126_fu_3345_p1 = $signed(r_V_125_fu_3327_p3);
assign r_V_126_fu_3345_p2 = (lhs_V_62_fu_3334_p3 - r_V_126_fu_3345_p1);
assign r_V_12_fu_497_p1 = $signed(r_V_11_fu_479_p3);
assign r_V_12_fu_497_p2 = (lhs_V_12_fu_486_p3 + r_V_12_fu_497_p1);
assign r_V_13_fu_544_p3 = ((tmp_69_reg_3432)? mt8_fu_531_p3: mf8_fu_538_p2);
assign r_V_14_fu_562_p1 = $signed(r_V_13_fu_544_p3);
assign r_V_14_fu_562_p2 = (lhs_V_3_fu_551_p3 - r_V_14_fu_562_p1);
assign r_V_15_fu_585_p1 = mt9_cast_fu_575_p1;
assign r_V_15_fu_585_p3 = ((tmp_69_reg_3432)? r_V_15_fu_585_p1: mf9_fu_579_p2);
assign r_V_16_fu_603_p1 = $signed(r_V_15_fu_585_p3);
assign r_V_16_fu_603_p2 = (lhs_V_13_fu_592_p3 + r_V_16_fu_603_p1);
assign r_V_17_fu_650_p3 = ((tmp_70_reg_3450)? mt2_fu_637_p3: mf1_fu_644_p2);
assign r_V_18_fu_668_p1 = $signed(r_V_17_fu_650_p3);
assign r_V_18_fu_668_p2 = (lhs_V_4_fu_657_p3 - r_V_18_fu_668_p1);
assign r_V_19_fu_691_p1 = mt11_cast_fu_681_p1;
assign r_V_19_fu_691_p3 = ((tmp_70_reg_3450)? r_V_19_fu_691_p1: mf10_fu_685_p2);
assign r_V_1_fu_256_p3 = ((tmp_62_reg_3380)? lhs_V_10_fu_243_p3: mf2_fu_250_p2);
assign r_V_20_fu_709_p1 = $signed(r_V_19_fu_691_p3);
assign r_V_20_fu_709_p2 = (lhs_V_14_fu_698_p3 + r_V_20_fu_709_p1);
assign r_V_21_fu_756_p3 = ((tmp_73_reg_3468)? mt10_fu_743_p3: mf11_fu_750_p2);
assign r_V_22_fu_774_p1 = $signed(r_V_21_fu_756_p3);
assign r_V_22_fu_774_p2 = (lhs_V_5_fu_763_p3 - r_V_22_fu_774_p1);
assign r_V_23_fu_797_p1 = mt13_cast_fu_787_p1;
assign r_V_23_fu_797_p3 = ((tmp_73_reg_3468)? r_V_23_fu_797_p1: mf12_fu_791_p2);
assign r_V_24_fu_815_p1 = $signed(r_V_23_fu_797_p3);
assign r_V_24_fu_815_p2 = (lhs_V_15_fu_804_p3 + r_V_24_fu_815_p1);
assign r_V_25_fu_862_p3 = ((tmp_74_reg_3486)? mt12_fu_849_p3: mf13_fu_856_p2);
assign r_V_26_fu_880_p1 = $signed(r_V_25_fu_862_p3);
assign r_V_26_fu_880_p2 = (lhs_V_6_fu_869_p3 - r_V_26_fu_880_p1);
assign r_V_27_fu_903_p1 = mt15_cast_fu_893_p1;
assign r_V_27_fu_903_p3 = ((tmp_74_reg_3486)? r_V_27_fu_903_p1: mf14_fu_897_p2);
assign r_V_28_fu_921_p1 = $signed(r_V_27_fu_903_p3);
assign r_V_28_fu_921_p2 = (lhs_V_16_fu_910_p3 + r_V_28_fu_921_p1);
assign r_V_29_fu_968_p3 = ((tmp_77_reg_3504)? mt14_fu_955_p3: mf15_fu_962_p2);
assign r_V_2_fu_270_p2 = (lhs_V_fu_263_p3 - r_V_1_fu_256_p3);
assign r_V_30_fu_986_p1 = $signed(r_V_29_fu_968_p3);
assign r_V_30_fu_986_p2 = (lhs_V_7_fu_975_p3 - r_V_30_fu_986_p1);
assign r_V_31_fu_1009_p1 = mt17_cast_fu_999_p1;
assign r_V_31_fu_1009_p3 = ((tmp_77_reg_3504)? r_V_31_fu_1009_p1: mf16_fu_1003_p2);
assign r_V_32_fu_1027_p1 = $signed(r_V_31_fu_1009_p3);
assign r_V_32_fu_1027_p2 = (lhs_V_17_fu_1016_p3 + r_V_32_fu_1027_p1);
assign r_V_33_fu_1074_p3 = ((tmp_78_reg_3522)? mt16_fu_1061_p3: mf17_fu_1068_p2);
assign r_V_34_fu_1092_p1 = $signed(r_V_33_fu_1074_p3);
assign r_V_34_fu_1092_p2 = (lhs_V_8_fu_1081_p3 - r_V_34_fu_1092_p1);
assign r_V_35_fu_1115_p1 = mt19_cast_fu_1105_p1;
assign r_V_35_fu_1115_p3 = ((tmp_78_reg_3522)? r_V_35_fu_1115_p1: mf18_fu_1109_p2);
assign r_V_36_fu_1133_p1 = $signed(r_V_35_fu_1115_p3);
assign r_V_36_fu_1133_p2 = (lhs_V_18_fu_1122_p3 + r_V_36_fu_1133_p1);
assign r_V_37_fu_1180_p3 = ((tmp_79_reg_3540)? mt18_fu_1167_p3: mf19_fu_1174_p2);
assign r_V_38_fu_1198_p1 = $signed(r_V_37_fu_1180_p3);
assign r_V_38_fu_1198_p2 = (lhs_V_9_fu_1187_p3 - r_V_38_fu_1198_p1);
assign r_V_39_fu_1221_p1 = mt21_cast_fu_1211_p1;
assign r_V_39_fu_1221_p3 = ((tmp_79_reg_3540)? r_V_39_fu_1221_p1: mf20_fu_1215_p2);
assign r_V_3_fu_282_p3 = ((tmp_62_reg_3380)? lhs_V_fu_263_p3: mf3_fu_276_p2);
assign r_V_40_fu_1239_p1 = $signed(r_V_39_fu_1221_p3);
assign r_V_40_fu_1239_p2 = (lhs_V_19_fu_1228_p3 + r_V_40_fu_1239_p1);
assign r_V_41_fu_1286_p3 = ((tmp_80_reg_3558)? mt20_fu_1273_p3: mf21_fu_1280_p2);
assign r_V_42_fu_1304_p1 = $signed(r_V_41_fu_1286_p3);
assign r_V_42_fu_1304_p2 = (lhs_V_20_fu_1293_p3 - r_V_42_fu_1304_p1);
assign r_V_43_fu_1327_p1 = mt23_cast_fu_1317_p1;
assign r_V_43_fu_1327_p3 = ((tmp_80_reg_3558)? r_V_43_fu_1327_p1: mf22_fu_1321_p2);
assign r_V_44_fu_1345_p1 = $signed(r_V_43_fu_1327_p3);
assign r_V_44_fu_1345_p2 = (lhs_V_21_fu_1334_p3 + r_V_44_fu_1345_p1);
assign r_V_45_fu_1392_p3 = ((tmp_81_reg_3576)? mt22_fu_1379_p3: mf23_fu_1386_p2);
assign r_V_46_fu_1410_p1 = $signed(r_V_45_fu_1392_p3);
assign r_V_46_fu_1410_p2 = (lhs_V_22_fu_1399_p3 - r_V_46_fu_1410_p1);
assign r_V_47_fu_1433_p1 = mt25_cast_fu_1423_p1;
assign r_V_47_fu_1433_p3 = ((tmp_81_reg_3576)? r_V_47_fu_1433_p1: mf24_fu_1427_p2);
assign r_V_48_fu_1451_p1 = $signed(r_V_47_fu_1433_p3);
assign r_V_48_fu_1451_p2 = (lhs_V_23_fu_1440_p3 + r_V_48_fu_1451_p1);
assign r_V_49_fu_1498_p3 = ((tmp_82_reg_3594)? mt24_fu_1485_p3: mf25_fu_1492_p2);
assign r_V_4_fu_289_p2 = (lhs_V_10_fu_243_p3 + r_V_3_fu_282_p3);
assign r_V_50_fu_1516_p1 = $signed(r_V_49_fu_1498_p3);
assign r_V_50_fu_1516_p2 = (lhs_V_24_fu_1505_p3 - r_V_50_fu_1516_p1);
assign r_V_51_fu_1539_p1 = mt27_cast_fu_1529_p1;
assign r_V_51_fu_1539_p3 = ((tmp_82_reg_3594)? r_V_51_fu_1539_p1: mf26_fu_1533_p2);
assign r_V_52_fu_1557_p1 = $signed(r_V_51_fu_1539_p3);
assign r_V_52_fu_1557_p2 = (lhs_V_25_fu_1546_p3 + r_V_52_fu_1557_p1);
assign r_V_53_fu_1604_p3 = ((tmp_83_reg_3612)? mt26_fu_1591_p3: mf27_fu_1598_p2);
assign r_V_54_fu_1622_p1 = $signed(r_V_53_fu_1604_p3);
assign r_V_54_fu_1622_p2 = (lhs_V_26_fu_1611_p3 - r_V_54_fu_1622_p1);
assign r_V_55_fu_1645_p1 = mt29_cast_fu_1635_p1;
assign r_V_55_fu_1645_p3 = ((tmp_83_reg_3612)? r_V_55_fu_1645_p1: mf28_fu_1639_p2);
assign r_V_56_fu_1663_p1 = $signed(r_V_55_fu_1645_p3);
assign r_V_56_fu_1663_p2 = (lhs_V_27_fu_1652_p3 + r_V_56_fu_1663_p1);
assign r_V_57_fu_1710_p3 = ((tmp_84_reg_3630)? mt28_fu_1697_p3: mf29_fu_1704_p2);
assign r_V_58_fu_1728_p1 = $signed(r_V_57_fu_1710_p3);
assign r_V_58_fu_1728_p2 = (lhs_V_28_fu_1717_p3 - r_V_58_fu_1728_p1);
assign r_V_59_fu_1751_p1 = mt31_cast_fu_1741_p1;
assign r_V_59_fu_1751_p3 = ((tmp_84_reg_3630)? r_V_59_fu_1751_p1: mf30_fu_1745_p2);
assign r_V_5_fu_336_p3 = ((tmp_65_reg_3396)? mt4_fu_323_p3: mf4_fu_330_p2);
assign r_V_60_fu_1769_p1 = $signed(r_V_59_fu_1751_p3);
assign r_V_60_fu_1769_p2 = (lhs_V_29_fu_1758_p3 + r_V_60_fu_1769_p1);
assign r_V_61_fu_1816_p3 = ((tmp_85_reg_3648)? mt30_fu_1803_p3: mf31_fu_1810_p2);
assign r_V_62_fu_1834_p1 = $signed(r_V_61_fu_1816_p3);
assign r_V_62_fu_1834_p2 = (lhs_V_30_fu_1823_p3 - r_V_62_fu_1834_p1);
assign r_V_63_fu_1857_p1 = mt33_cast_fu_1847_p1;
assign r_V_63_fu_1857_p3 = ((tmp_85_reg_3648)? r_V_63_fu_1857_p1: mf32_fu_1851_p2);
assign r_V_64_fu_1875_p1 = $signed(r_V_63_fu_1857_p3);
assign r_V_64_fu_1875_p2 = (lhs_V_31_fu_1864_p3 + r_V_64_fu_1875_p1);
assign r_V_65_fu_1922_p3 = ((tmp_86_reg_3666)? mt32_fu_1909_p3: mf33_fu_1916_p2);
assign r_V_66_fu_1940_p1 = $signed(r_V_65_fu_1922_p3);
assign r_V_66_fu_1940_p2 = (lhs_V_32_fu_1929_p3 - r_V_66_fu_1940_p1);
assign r_V_67_fu_1963_p1 = mt35_cast_fu_1953_p1;
assign r_V_67_fu_1963_p3 = ((tmp_86_reg_3666)? r_V_67_fu_1963_p1: mf34_fu_1957_p2);
assign r_V_68_fu_1981_p1 = $signed(r_V_67_fu_1963_p3);
assign r_V_68_fu_1981_p2 = (lhs_V_33_fu_1970_p3 + r_V_68_fu_1981_p1);
assign r_V_69_fu_2028_p3 = ((tmp_87_reg_3684)? mt34_fu_2015_p3: mf35_fu_2022_p2);
assign r_V_6_fu_354_p1 = $signed(r_V_5_fu_336_p3);
assign r_V_6_fu_354_p2 = (lhs_V_1_fu_343_p3 - r_V_6_fu_354_p1);
assign r_V_70_fu_2046_p1 = $signed(r_V_69_fu_2028_p3);
assign r_V_70_fu_2046_p2 = (lhs_V_34_fu_2035_p3 - r_V_70_fu_2046_p1);
assign r_V_71_fu_2069_p1 = mt37_cast_fu_2059_p1;
assign r_V_71_fu_2069_p3 = ((tmp_87_reg_3684)? r_V_71_fu_2069_p1: mf36_fu_2063_p2);
assign r_V_72_fu_2087_p1 = $signed(r_V_71_fu_2069_p3);
assign r_V_72_fu_2087_p2 = (lhs_V_35_fu_2076_p3 + r_V_72_fu_2087_p1);
assign r_V_73_fu_2134_p3 = ((tmp_88_reg_3702)? mt36_fu_2121_p3: mf37_fu_2128_p2);
assign r_V_74_fu_2152_p1 = $signed(r_V_73_fu_2134_p3);
assign r_V_74_fu_2152_p2 = (lhs_V_36_fu_2141_p3 - r_V_74_fu_2152_p1);
assign r_V_75_fu_2175_p1 = mt39_cast_fu_2165_p1;
assign r_V_75_fu_2175_p3 = ((tmp_88_reg_3702)? r_V_75_fu_2175_p1: mf38_fu_2169_p2);
assign r_V_76_fu_2193_p1 = $signed(r_V_75_fu_2175_p3);
assign r_V_76_fu_2193_p2 = (lhs_V_37_fu_2182_p3 + r_V_76_fu_2193_p1);
assign r_V_77_fu_2240_p3 = ((tmp_89_reg_3720)? mt38_fu_2227_p3: mf39_fu_2234_p2);
assign r_V_78_fu_2258_p1 = $signed(r_V_77_fu_2240_p3);
assign r_V_78_fu_2258_p2 = (lhs_V_38_fu_2247_p3 - r_V_78_fu_2258_p1);
assign r_V_79_fu_2291_p1 = mt41_cast_fu_2281_p1;
assign r_V_79_fu_2291_p3 = ((tmp_89_reg_3720)? r_V_79_fu_2291_p1: mf40_fu_2285_p2);
assign r_V_7_fu_377_p1 = mt5_cast_fu_367_p1;
assign r_V_7_fu_377_p3 = ((tmp_65_reg_3396)? r_V_7_fu_377_p1: mf5_fu_371_p2);
assign r_V_80_fu_2309_p1 = $signed(r_V_79_fu_2291_p3);
assign r_V_80_fu_2309_p2 = (lhs_V_39_fu_2298_p3 + r_V_80_fu_2309_p1);
assign r_V_81_fu_2338_p3 = ((tmp_90_reg_3751)? yo_V_reg_3744: mf41_fu_2333_p2);
assign r_V_82_fu_2355_p1 = $signed(r_V_81_fu_2338_p3);
assign r_V_82_fu_2355_p2 = (lhs_V_40_fu_2344_p3 - r_V_82_fu_2355_p1);
assign r_V_83_fu_2380_p1 = OP1_V_41_cast_fu_2371_p1;
assign r_V_83_fu_2380_p3 = ((tmp_90_reg_3751)? r_V_83_fu_2380_p1: mf42_fu_2374_p2);
assign r_V_84_fu_2398_p1 = $signed(r_V_83_fu_2380_p3);
assign r_V_84_fu_2398_p2 = (lhs_V_41_fu_2387_p3 + r_V_84_fu_2398_p1);
assign r_V_85_fu_2427_p3 = ((tmp_91_reg_3769)? ap_const_lv32_0: mf43_fu_2422_p2);
assign r_V_86_fu_2445_p1 = $signed(r_V_85_fu_2427_p3);
assign r_V_86_fu_2445_p2 = (lhs_V_42_fu_2434_p3 - r_V_86_fu_2445_p1);
assign r_V_87_fu_2470_p3 = ((tmp_91_reg_3769)? ap_const_lv33_0: mf44_fu_2464_p2);
assign r_V_88_fu_2488_p1 = $signed(r_V_87_fu_2470_p3);
assign r_V_88_fu_2488_p2 = (lhs_V_43_fu_2477_p3 + r_V_88_fu_2488_p1);
assign r_V_89_fu_2517_p3 = ((tmp_92_reg_3787)? ap_const_lv32_0: mf45_fu_2512_p2);
assign r_V_8_fu_391_p2 = (lhs_V_11_fu_384_p3 + r_V_7_fu_377_p3);
assign r_V_90_fu_2535_p1 = $signed(r_V_89_fu_2517_p3);
assign r_V_90_fu_2535_p2 = (lhs_V_44_fu_2524_p3 - r_V_90_fu_2535_p1);
assign r_V_91_fu_2560_p3 = ((tmp_92_reg_3787)? ap_const_lv33_0: mf46_fu_2554_p2);
assign r_V_92_fu_2578_p1 = $signed(r_V_91_fu_2560_p3);
assign r_V_92_fu_2578_p2 = (lhs_V_45_fu_2567_p3 + r_V_92_fu_2578_p1);
assign r_V_93_fu_2607_p3 = ((tmp_93_reg_3805)? ap_const_lv32_0: mf47_fu_2602_p2);
assign r_V_94_fu_2625_p1 = $signed(r_V_93_fu_2607_p3);
assign r_V_94_fu_2625_p2 = (lhs_V_46_fu_2614_p3 - r_V_94_fu_2625_p1);
assign r_V_95_fu_2650_p3 = ((tmp_93_reg_3805)? ap_const_lv33_0: mf48_fu_2644_p2);
assign r_V_96_fu_2668_p1 = $signed(r_V_95_fu_2650_p3);
assign r_V_96_fu_2668_p2 = (lhs_V_47_fu_2657_p3 + r_V_96_fu_2668_p1);
assign r_V_97_fu_2697_p3 = ((tmp_94_reg_3823)? ap_const_lv32_0: mf49_fu_2692_p2);
assign r_V_98_fu_2715_p1 = $signed(r_V_97_fu_2697_p3);
assign r_V_98_fu_2715_p2 = (lhs_V_48_fu_2704_p3 - r_V_98_fu_2715_p1);
assign r_V_99_fu_2740_p3 = ((tmp_94_reg_3823)? ap_const_lv33_0: mf50_fu_2734_p2);
assign r_V_9_fu_438_p3 = ((tmp_66_reg_3414)? mt6_fu_425_p3: mf6_fu_432_p2);
assign r_V_fu_185_p3 = ((tmp_61_fu_159_p3)? mt1_fu_179_p2: p_shl_fu_175_p1);
assign r_V_s_fu_207_p3 = ((tmp_61_fu_159_p3)? mt_fu_193_p3: mf_fu_201_p2);
assign tmp_61_fu_159_p3 = y_V[ap_const_lv32_1F];
assign tmp_fu_167_p3 = {{y_V}, {ap_const_lv20_0}};


endmodule //cordic_sqrt

