Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May  2 17:18:29 2019
| Host         : jinson-virtual-machine running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file Lab07_movTimer_2_control_sets_placed.rpt
| Design       : Lab07_movTimer_2
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|      7 |            2 |
|      9 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------+------------------+----------------+
|  count_reg_n_0_[13] | p_2_out       | an[0]_i_1_n_0    |                1 |              1 |
|  count_reg_n_0_[13] | p_2_out       | an[1]_i_1_n_0    |                1 |              1 |
|  count_reg_n_0_[13] | p_2_out       | an[5]_i_1_n_0    |                1 |              2 |
|  count_reg_n_0_[13] |               |                  |                3 |              3 |
|  count_reg_n_0_[13] | p_2_out       | an[7]_i_1_n_0    |                3 |              4 |
|  p_1_in             | a[5]_i_1_n_0  |                  |                2 |              6 |
|  count_reg_n_0_[13] | p_2_out       |                  |                7 |              7 |
|  e_reg[8]_i_4_n_0   | c[6]_i_1_n_0  |                  |                3 |              7 |
|  e_reg[8]_i_4_n_0   | e[8]_i_2_n_0  | e[8]_i_1_n_0     |                3 |              9 |
|  clk_IBUF_BUFG      |               |                  |                7 |             26 |
|  e_reg[8]_i_4_n_0   | d[0]_i_2_n_0  | clear            |                7 |             27 |
+---------------------+---------------+------------------+------------------+----------------+


