Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 311739fba0a443a4af105cfb51798dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegisterSerial_behav xil_defaultlib.RegisterSerial -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture genericreg of entity xil_defaultlib.registerserial
Built simulation snapshot RegisterSerial_behav
