// Seed: 2798717626
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    output wire id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6,
    output wor id_7,
    output tri id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11
);
  assign id_8 = id_9;
  wire id_13;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3
);
  always_ff @("" or id_3 || 1'b0) begin
    if (1) id_0 <= 1 / 1'd0;
    id_0 <= 1;
  end
  wire id_5;
  module_0(
      id_3, id_3, id_2, id_1, id_1, id_3, id_1, id_1, id_1, id_2, id_2, id_2
  );
endmodule
