Here’s a minimal, synthesizable Verilog implementation of a D‑flip‑flop with an **active‑high synchronous reset** that forces the output `q` to `0` when `r` is asserted on the rising edge of `clk`.

```verilog
// TopModule.v
// Simple D‑flip‑flop with active‑high synchronous reset
//   r = 1  →  q is reset to 0 on the next rising edge of clk
//   r = 0  →  q follows the input d on the next rising edge of clk

module TopModule (
    input  logic clk,   // Clock input (positive‑edge triggered)
    input  logic d,     // Data input
    input  logic r,     // Active‑high synchronous reset
    output logic q      // Flip‑flop output
);

    // Synchronous logic: update q on the rising edge of clk
    always_ff @(posedge clk) begin
        if (r)          // Reset is asserted
            q <= 1'b0;  // Drive output low
        else
            q <= d;     // Normal D‑FF behavior
    end

endmodule
```

### Key Points

- **`always_ff`** is used for synthesizable sequential logic (requires SystemVerilog).
- The reset is **synchronous**: it only takes effect on the clock edge, not asynchronously.
- The output `q` is driven to `0` when `r` is high; otherwise it simply captures the value of `d`.
- No initial block or asynchronous reset is included, keeping the design simple and portable.