
module SignZeroExtend(immediate, ExtOp, imm);  
    input [15:0] immediate;  
     input ExtOp;  
     output [31:0] imm;  
       
     assign out[15:0] = immediate;  
     assign out[31:16] = ExtOp? (immediate[15]? 16'hffff : 16'h0000) : 16'h0000;  
  
endmodule  