{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683252877964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683252877971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:14:37 2023 " "Processing started: Thu May 04 21:14:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683252877971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252877971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252877971 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1683252878274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_bottomsidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_bottomsidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BOTTOMSIDECOMPARATOR " "Found entity 1: CC_BOTTOMSIDECOMPARATOR" {  } { { "rtl/CC_BOTTOMSIDECOMPARATOR.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_BOTTOMSIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachinepoint.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachinepoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEPOINT " "Found entity 1: SC_STATEMACHINEPOINT" {  } { { "rtl/SC_STATEMACHINEPOINT.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINEPOINT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888091 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683252888092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683252888092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_time.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_Time " "Found entity 1: SC_RegGENERAL_Time" {  } { { "rtl/SC_RegCOUNTER_Time.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_Time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regcounter_lv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regcounter_lv.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL_ " "Found entity 1: SC_RegGENERAL_" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_mux41.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_mux41.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUX41 " "Found entity 1: CC_MUX41" {  } { { "rtl/CC_MUX41.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_MUX41.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_REG " "Found entity 1: CC_REG" {  } { { "rtl/CC_REG.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_REG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE " "Found entity 1: SC_STATEMACHINE" {  } { { "rtl/SC_STATEMACHINE.V" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE.V" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "rtl/CC_SPEEDCOMPARATOR.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_random.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RANDOM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RANDOM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter_.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter_.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER_ " "Found entity 1: SC_RegSHIFTER_" {  } { { "rtl/SC_RegSHIFTER_.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegSHIFTER_.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683252888108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_SM_1_cwire BB_SYSTEM.v(224) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(224): created implicit net for \"BB_SYSTEM_SM_1_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHigh_cwire BB_SYSTEM.v(232) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(232): created implicit net for \"BB_SYSTEM_RESET_InHigh_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 232 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_starBUtton_InLow_cwire BB_SYSTEM.v(233) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(233): created implicit net for \"BB_SYSTEM_starBUtton_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK_50_cwire BB_SYSTEM.v(238) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(238): created implicit net for \"BB_SYSTEM_CLOCK_50_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_cwire BB_SYSTEM.v(242) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(242): created implicit net for \"BB_SYSTEM_COMPARATOR_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 242 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLOCK50 BB_SYSTEM.v(248) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(248): created implicit net for \"BB_SYSTEM_CLOCK50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_CLCOK_50 BB_SYSTEM.v(257) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(257): created implicit net for \"BB_SYSTEM_CLCOK_50\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh BB_SYSTEM.v(258) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(258): created implicit net for \"BB_SYSTEM_RESET_InHIgh\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_REG_cwire BB_SYSTEM.v(273) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(273): created implicit net for \"BB_SYTEM_REG_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_SM_cwire BB_SYSTEM.v(284) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(284): created implicit net for \"BB_SYTEM_SM_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYTEM_MUX_2_cwire BB_SYSTEM.v(325) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(325): created implicit net for \"BB_SYTEM_MUX_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 325 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_REG_7_cwire BB_SYSTEM.v(349) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(349): created implicit net for \"BB_SYSTEM_REG_7_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 349 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RegSHIFTER BB_SYSTEM.v(355) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(355): created implicit net for \"BB_SYSTEM_RegSHIFTER\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 355 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_leftButton_2_InLow_cwire BB_SYSTEM.v(394) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(394): created implicit net for \"BB_SYSTEM_leftButton_2_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 394 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_rightButton_2_InLow_cwire BB_SYSTEM.v(395) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(395): created implicit net for \"BB_SYSTEM_rightButton_2_InLow_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 395 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RESET_InHIgh_cwire BB_SYSTEM.v(410) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(410): created implicit net for \"BB_SYSTEM_RESET_InHIgh_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_RANDOM_Out_cwire BB_SYSTEM.v(419) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(419): created implicit net for \"BB_SYSTEM_RANDOM_Out_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_COMPARATOR_2_cwire BB_SYSTEM.v(520) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(520): created implicit net for \"BB_SYSTEM_COMPARATOR_2_cwire\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 520 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST0 BB_SYSTEM.v(564) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(564): created implicit net for \"BB_SYSTEM_TEST0\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 564 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST1 BB_SYSTEM.v(565) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(565): created implicit net for \"BB_SYSTEM_TEST1\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 565 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BB_SYSTEM_TEST2 BB_SYSTEM.v(566) " "Verilog HDL Implicit Net warning at BB_SYSTEM.v(566): created implicit net for \"BB_SYSTEM_TEST2\"" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 566 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SC_RegGENERAL_Data SC_RegCOUNTER_LV.v(72) " "Verilog HDL Implicit Net warning at SC_RegCOUNTER_LV.v(72): created implicit net for \"SC_RegGENERAL_Data\"" {  } { { "rtl/SC_RegCOUNTER_LV.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/rtl/SC_RegCOUNTER_LV.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(234) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(234): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(243) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(243): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 243 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(252) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(252): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 252 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(260) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(260): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 260 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(268) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(268): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 268 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(274) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(274): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 274 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(280) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(280): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 280 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(286) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(286): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 286 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(292) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(292): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 292 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(298) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(298): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 298 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(304) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(304): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 304 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(310) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(310): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 310 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(316) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(316): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 316 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(321) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(321): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 321 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(326) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(326): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 326 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(331) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(331): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 331 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(336) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(336): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 336 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(341) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(341): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 341 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(346) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(346): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 346 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(351) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(351): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 351 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(358) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(358): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 358 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888108 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(365) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(365): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 365 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(372) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(372): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 372 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(388) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(388): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 388 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(395) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(395): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 395 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(404) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(404): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 404 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(412) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(412): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 412 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(420) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(420): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 420 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(426) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(426): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 426 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(432) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(432): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 432 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(438) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(438): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 438 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(444) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(444): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 444 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(450) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(450): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 450 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(456) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(456): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 456 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(462) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(462): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 462 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(468) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(468): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 468 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(473) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(473): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 473 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(478) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(478): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 478 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(483) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(483): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 483 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(488) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(488): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 488 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(493) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(493): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 493 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(498) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(498): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 498 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(503) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(503): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 503 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(509) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(509): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 509 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(516) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(516): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 516 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BB_SYSTEM.v(523) " "Verilog HDL Instantiation warning at BB_SYSTEM.v(523): instance has no name" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 523 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1683252888112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BB_SYSTEM " "Elaborating entity \"BB_SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683252888154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_TEST0 BB_SYSTEM.v(564) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(564): object \"BB_SYSTEM_TEST0\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683252888165 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_TEST1 BB_SYSTEM.v(565) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(565): object \"BB_SYSTEM_TEST1\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 565 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 "|BB_SYSTEM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BB_SYSTEM_TEST2 BB_SYSTEM.v(566) " "Verilog HDL or VHDL warning at BB_SYSTEM.v(566): object \"BB_SYSTEM_TEST2\" assigned a value but never read" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 566 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 "|BB_SYSTEM"}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[0\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[0\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[1\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[1\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[2\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[2\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[3\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[3\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[4\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[4\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[5\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[5\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[6\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[6\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "SC_SM_OutBUS\[7\]  comb_6 BB_SYSTEM.v(234) " "Port \"SC_SM_OutBUS\[7\]\" on instance \" comb_6\" at BB_SYSTEM.v(234) has multiple connections" {  } { { "BB_SYSTEM.v" "" { Text "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.v" 234 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1683252888169 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683252888173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file E:/Documents/GitHub/RoadFighter/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888215 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 71 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683252888287 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 04 21:14:48 2023 " "Processing ended: Thu May 04 21:14:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683252888287 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683252888287 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683252888287 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252888287 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 71 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 71 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683252889010 ""}
