<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: csl_ospi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('csl__ospi_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">csl_ospi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>Header file containing various enumerations, macro definitions and function. </p>
<h1>declarations for the OSPI IP. </h1>
<p><br />
 Copyright (C) 2018 - 2023 Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div>
<p><a href="csl__ospi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI clock mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2029e63fb151cc24aa2d17ea2ec4ceaa"></a>This enumerator defines the four possible clock modes, dach mode has different values of clock phase(CKPH) and clock polarity(CKP)</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiClkMode"></a></p>
<h2></h2>
</td></tr>
<tr class="memitem:gad3f80ed036ec00222b1a66d6554c7fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gad3f80ed036ec00222b1a66d6554c7fe0">CSL_OSPI_CLK_MODE_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad3f80ed036ec00222b1a66d6554c7fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0877b2f627352ee4701fdd0be673bd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga0877b2f627352ee4701fdd0be673bd41">CSL_OSPI_CLK_MODE_1</a></td></tr>
<tr class="separator:ga0877b2f627352ee4701fdd0be673bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f8a216a155ec1237f04c14d8ce6686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gaa8f8a216a155ec1237f04c14d8ce6686">CSL_OSPI_CLK_MODE_2</a></td></tr>
<tr class="separator:gaa8f8a216a155ec1237f04c14d8ce6686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9195d03b30123f6497bb53f876452e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gac9195d03b30123f6497bb53f876452e0">CSL_OSPI_CLK_MODE_3</a></td></tr>
<tr class="separator:gac9195d03b30123f6497bb53f876452e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d3542d1025d80e47360ebb936a4faf"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga46d3542d1025d80e47360ebb936a4faf">CSL_OspiClkMode</a></td></tr>
<tr class="separator:ga46d3542d1025d80e47360ebb936a4faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI chip select</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2b2fc3aa5982cfae5915a745c620f24b"></a>This enumerator defines the chip selects available to OSPI. OSPI module have four chip selects to connect to four external devices.</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiChipSelect"></a></p>
<h2></h2>
</td></tr>
<tr class="memitem:ga9ed28fc0e6fbc6b5e9ab327961caac44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga9ed28fc0e6fbc6b5e9ab327961caac44">CSL_OSPI_CS0</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga9ed28fc0e6fbc6b5e9ab327961caac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae356d6641e7df91df206c665d42fe53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gae356d6641e7df91df206c665d42fe53e">CSL_OSPI_CS1</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gae356d6641e7df91df206c665d42fe53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7476c7fcfde775a82a431b180e02b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gaf7476c7fcfde775a82a431b180e02b7e">CSL_OSPI_CS2</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="separator:gaf7476c7fcfde775a82a431b180e02b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace076a4600da51362a1ce9e5d66b9125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gace076a4600da51362a1ce9e5d66b9125">CSL_OSPI_CS3</a>&#160;&#160;&#160;((uint32_t) 3U)</td></tr>
<tr class="separator:gace076a4600da51362a1ce9e5d66b9125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100521507bf2c06685fbee775c5a367f"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga100521507bf2c06685fbee775c5a367f">CSL_OspiChipSelect</a></td></tr>
<tr class="separator:ga100521507bf2c06685fbee775c5a367f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI decoder select</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa4fe52bf5c6fd88b8bec059c5d667e0c"></a>This enumerator defines the decoder select.</p>
<p>Chip select 3 </p><hr/>
<p> <a class="anchor" id="CSL_OspiDecSelect"></a></p>
<h2></h2>
</td></tr>
<tr class="memitem:ga1a7fd7b2bd234ff2ceda0f400913a369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga1a7fd7b2bd234ff2ceda0f400913a369">CSL_OSPI_DECODER_SELECT4</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga1a7fd7b2bd234ff2ceda0f400913a369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae720baefa669a0fbdfc1e0cbbd2a65df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gae720baefa669a0fbdfc1e0cbbd2a65df">CSL_OSPI_DECODER_SELECT16</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gae720baefa669a0fbdfc1e0cbbd2a65df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aae43d14078ca36ea23878dfcb2318b"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga8aae43d14078ca36ea23878dfcb2318b">CSL_OspiDecSelect</a></td></tr>
<tr class="separator:ga8aae43d14078ca36ea23878dfcb2318b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI num of addr bytes in memory mapped mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpce3db5b2923aefc036edfeb676344597"></a>This enumerator defines the number of Address bytes to be sent before transfer in memory mapped mode for each chip select</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiMemMapNumAddrBytes"></a></p>
<h2></h2>
</td></tr>
<tr class="memitem:gafaec8a012a63eadffe68113fd23518d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gafaec8a012a63eadffe68113fd23518d5">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_1</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:gafaec8a012a63eadffe68113fd23518d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16b5a4ea0871a7df8186afebf2810da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gab16b5a4ea0871a7df8186afebf2810da">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_2</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gab16b5a4ea0871a7df8186afebf2810da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33af6ebc98b08cb127d238e52bd57ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gaa33af6ebc98b08cb127d238e52bd57ce">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_3</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="separator:gaa33af6ebc98b08cb127d238e52bd57ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac094bb1a84fdda46165e4036ef1fefe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gac094bb1a84fdda46165e4036ef1fefe7">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_4</a>&#160;&#160;&#160;((uint32_t) 3U)</td></tr>
<tr class="separator:gac094bb1a84fdda46165e4036ef1fefe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf8663e5098471dce2fc8083a32737f9"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gaaf8663e5098471dce2fc8083a32737f9">CSL_OspiMemMapNumAddrBytes</a></td></tr>
<tr class="separator:gaaf8663e5098471dce2fc8083a32737f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PHY operation mode flags</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e86bb7cdf80268fb888993696c39ae4"></a>This enumerator defines whether to force half cycle or try achieve full cycle lock.</p>
<hr/>
<h2></h2>
</td></tr>
<tr class="memitem:gacdfd37bcad4af3bf433998d30aa64334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gacdfd37bcad4af3bf433998d30aa64334">CSL_OSPI_CFG_PHY_OP_MODE_DEFAULT</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:gacdfd37bcad4af3bf433998d30aa64334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49ca40a02710d9e98f6609a01918791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gad49ca40a02710d9e98f6609a01918791">CSL_OSPI_CFG_PHY_OP_MODE_MASTER</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gad49ca40a02710d9e98f6609a01918791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0712de328f00a2fe105254a749fa754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gae0712de328f00a2fe105254a749fa754">CSL_OSPI_CFG_PHY_OP_MODE_BYPASS</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="separator:gae0712de328f00a2fe105254a749fa754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d9b536082bc65b11b03ab4d879179a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga64d9b536082bc65b11b03ab4d879179a">CSL_OSPI_CFG_PHY_DLL_MODE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__OSPI__ENUM.html#gadac0a533c806e721fa240794d9dd6432">CSL_OSPI_LOCK_CYCLE_HALF</a>)</td></tr>
<tr class="separator:ga64d9b536082bc65b11b03ab4d879179a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2452431ba83dbebbe3d2f5f60d75d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gad2452431ba83dbebbe3d2f5f60d75d8e">CSL_OSPI_LOCK_CYCLE_FULL</a>&#160;&#160;&#160;((uint16_t) 0U)</td></tr>
<tr class="separator:gad2452431ba83dbebbe3d2f5f60d75d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac0a533c806e721fa240794d9dd6432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gadac0a533c806e721fa240794d9dd6432">CSL_OSPI_LOCK_CYCLE_HALF</a>&#160;&#160;&#160;((uint16_t) 1U)</td></tr>
<tr class="separator:gadac0a533c806e721fa240794d9dd6432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3804fe5bec6dcfa1c5a76f36fbe5871c"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga3804fe5bec6dcfa1c5a76f36fbe5871c">CSL_OspiPhyOpMode</a></td></tr>
<tr class="separator:ga3804fe5bec6dcfa1c5a76f36fbe5871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI write completion auto polling state</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5be3fc6443c029ddb8091bc83d909948"></a>This enumerator defines the write completion auto polling control states</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiWriteCompAutoPolling"></a></p>
<h2></h2>
</td></tr>
<tr class="memitem:ga5be1e5902fe4ccb38e70de36e3c777b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga5be1e5902fe4ccb38e70de36e3c777b0">CSL_OSPI_WRITE_COMP_AUTO_POLLING_ENABLE</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:ga5be1e5902fe4ccb38e70de36e3c777b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532bd9dbdf3de6643995dba6e2ddc904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga532bd9dbdf3de6643995dba6e2ddc904">CSL_OSPI_WRITE_COMP_AUTO_POLLING_DISABLE</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga532bd9dbdf3de6643995dba6e2ddc904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027b73bb3c0e5dc0823603e01e99fd45"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga027b73bb3c0e5dc0823603e01e99fd45">CSL_OspiWriteCompAutoPolling</a></td></tr>
<tr class="separator:ga027b73bb3c0e5dc0823603e01e99fd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI interrupt mask flags</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp92ec5ae550c63fbe2de2d9b2ee32c980"></a>This enumerator defines the flags of interrupt for OSPI module</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiIntrMask"></a></p>
<h2></h2>
</td></tr>
<tr class="memitem:ga017db452895cb06c40be60c2d9f7eafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga017db452895cb06c40be60c2d9f7eafc">CSL_OSPI_INTR_MASK_MODE_M_FAIL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_MODE_M_FAIL_FLD_MASK)</td></tr>
<tr class="separator:ga017db452895cb06c40be60c2d9f7eafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cf2ad51efb0b98530f7d9fef456a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga55cf2ad51efb0b98530f7d9fef456a2a">CSL_OSPI_INTR_MASK_UNDERFLOW_DET</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_MASK)</td></tr>
<tr class="separator:ga55cf2ad51efb0b98530f7d9fef456a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb537bf225960365cca7163f8e7d36c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gaeb537bf225960365cca7163f8e7d36c5">CSL_OSPI_INTR_MASK_IND_OP_DONE</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_MASK)</td></tr>
<tr class="separator:gaeb537bf225960365cca7163f8e7d36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0243ccbb02c856afc8b8e6bd1f4517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gacd0243ccbb02c856afc8b8e6bd1f4517">CSL_OSPI_INTR_MASK_IND_RD_REJECT</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_MASK)</td></tr>
<tr class="separator:gacd0243ccbb02c856afc8b8e6bd1f4517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb4c3f7b47332036123d64cbd862415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga0cb4c3f7b47332036123d64cbd862415">CSL_OSPI_INTR_MASK_PROT_WR_ATTEMPT</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_MASK)</td></tr>
<tr class="separator:ga0cb4c3f7b47332036123d64cbd862415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141ae3a864818a429beef5e4156d6d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga141ae3a864818a429beef5e4156d6d3d">CSL_OSPI_INTR_MASK_ILLEGAL_ACCESS_DET</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_MASK)</td></tr>
<tr class="separator:ga141ae3a864818a429beef5e4156d6d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d4b87680f50f1f7ba02197978164ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga35d4b87680f50f1f7ba02197978164ba">CSL_OSPI_INTR_MASK_IND_XFER_LVL_BREACH</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_MASK)</td></tr>
<tr class="separator:ga35d4b87680f50f1f7ba02197978164ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea47cb2a608a69c56d127fdce38fe40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gabea47cb2a608a69c56d127fdce38fe40">CSL_OSPI_INTR_MASK_RECV_OVERFLOW_DET</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_MASK)</td></tr>
<tr class="separator:gabea47cb2a608a69c56d127fdce38fe40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4f6042a8cc52e67eebdfff8a2a3a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gade4f6042a8cc52e67eebdfff8a2a3a49">CSL_OSPI_INTR_MASK_TX_FIFO_NOT_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_MASK)</td></tr>
<tr class="separator:gade4f6042a8cc52e67eebdfff8a2a3a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86018282c3fcec5885f6754179a0bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga86018282c3fcec5885f6754179a0bfab">CSL_OSPI_INTR_MASK_TX_FIFO_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_MASK)</td></tr>
<tr class="separator:ga86018282c3fcec5885f6754179a0bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b179207afa9bfa23224bfda8caae17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga42b179207afa9bfa23224bfda8caae17">CSL_OSPI_INTR_MASK_RX_FIFO_NOT_EMPTY</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_MASK)</td></tr>
<tr class="separator:ga42b179207afa9bfa23224bfda8caae17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ae69db43aa0de63311bfde97ca8e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gad3ae69db43aa0de63311bfde97ca8e95">CSL_OSPI_INTR_MASK_RX_FIFO_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_MASK)</td></tr>
<tr class="separator:gad3ae69db43aa0de63311bfde97ca8e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccf2e7812f45806cd9c7505f8e62425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga5ccf2e7812f45806cd9c7505f8e62425">CSL_OSPI_INTR_MASK_IND_RD_SRAM_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_MASK)</td></tr>
<tr class="separator:ga5ccf2e7812f45806cd9c7505f8e62425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e96464c4da15b64db0a372a562220c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga72e96464c4da15b64db0a372a562220c">CSL_OSPI_INTR_MASK_POLL_EXP_INT</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_POLL_EXP_INT_FLD_MASK)</td></tr>
<tr class="separator:ga72e96464c4da15b64db0a372a562220c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55baffbabe57e4ada1c4a51014b36067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga55baffbabe57e4ada1c4a51014b36067">CSL_OSPI_INTR_MASK_IRQ_STAT_RESV</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_MASK)</td></tr>
<tr class="separator:ga55baffbabe57e4ada1c4a51014b36067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380a2c2b968a29b8831ddb76c431336a"><td class="memItemLeft" align="right" valign="top">typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga380a2c2b968a29b8831ddb76c431336a">CSL_OspiIntrMask</a></td></tr>
<tr class="separator:ga380a2c2b968a29b8831ddb76c431336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4ac6e8207b87c93a5f6379f7d91f6f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga4ac6e8207b87c93a5f6379f7d91f6f55">CSL_OSPI_POLL_IDLE_TIMEOUT</a>&#160;&#160;&#160;(5000U)         /* in millisecond */</td></tr>
<tr class="memdesc:ga4ac6e8207b87c93a5f6379f7d91f6f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI operation timeout value.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga4ac6e8207b87c93a5f6379f7d91f6f55">More...</a><br /></td></tr>
<tr class="separator:ga4ac6e8207b87c93a5f6379f7d91f6f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392a2c366906eabeaf60336c1f783be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga392a2c366906eabeaf60336c1f783be6">CSL_OSPI_POLL_IDLE_DELAY</a>&#160;&#160;&#160;(1U)            /* in Millisecond */</td></tr>
<tr class="separator:ga392a2c366906eabeaf60336c1f783be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac0a2485c090a6367800722b6d53c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga8ac0a2485c090a6367800722b6d53c8f">CSL_OSPI_POLL_IDLE_RETRY</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8ac0a2485c090a6367800722b6d53c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62499063a7e714ef8ff135b22d20eccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga62499063a7e714ef8ff135b22d20eccb">CSL_OSPI_REG_RETRY</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga62499063a7e714ef8ff135b22d20eccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7fcef4a4b8de6cfc5b0fb00165aa8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#gaa7fcef4a4b8de6cfc5b0fb00165aa8ec">CSL_OSPI_FIFO_WIDTH</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa7fcef4a4b8de6cfc5b0fb00165aa8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f42d2427d7bb4667f53007fd8e69fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga24f42d2427d7bb4667f53007fd8e69fe">CSL_OSPI_CMD_LEN_DEFAULT</a>&#160;&#160;&#160;(1U)            /*In bytes */</td></tr>
<tr class="memdesc:ga24f42d2427d7bb4667f53007fd8e69fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI Command default Length.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga24f42d2427d7bb4667f53007fd8e69fe">More...</a><br /></td></tr>
<tr class="separator:ga24f42d2427d7bb4667f53007fd8e69fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773c85fef776d9e59019fa07461baff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga773c85fef776d9e59019fa07461baff0">CSL_OSPI_CMD_LEN_EXTENDED</a>&#160;&#160;&#160;(5U)            /*In bytes */</td></tr>
<tr class="separator:ga773c85fef776d9e59019fa07461baff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347c07356d5dcd0d822b0df0e6c21e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga347c07356d5dcd0d822b0df0e6c21e13">CSL_OSPI_CHIP_SELECT</a>(x)&#160;&#160;&#160;((~((1U) &lt;&lt; (x))) &amp; 0xFU)</td></tr>
<tr class="separator:ga347c07356d5dcd0d822b0df0e6c21e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4643768578595aae226c70a0d2f076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga4f4643768578595aae226c70a0d2f076">CSL_OSPI_BAUD_RATE_DIVISOR</a>(x)&#160;&#160;&#160;(((x) - 2U) &gt;&gt; 1U)</td></tr>
<tr class="memdesc:ga4f4643768578595aae226c70a0d2f076"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI controller master mode baud rate divisor. SPI bard rate = master_ref_clk/BD, where BD is: 0000 = /2 0001 = /4 0010 = /6 ... 1111 = /32.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga4f4643768578595aae226c70a0d2f076">More...</a><br /></td></tr>
<tr class="separator:ga4f4643768578595aae226c70a0d2f076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57583095a9c4d74c7d6e6b7735e2c444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga57583095a9c4d74c7d6e6b7735e2c444">CSL_OSPI_BAUD_RATE_DIVISOR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga4f4643768578595aae226c70a0d2f076">CSL_OSPI_BAUD_RATE_DIVISOR</a>(32U))</td></tr>
<tr class="separator:ga57583095a9c4d74c7d6e6b7735e2c444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2df47f982287e3275c21de991e5c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga9a2df47f982287e3275c21de991e5c54">CSL_OSPI_DEV_DELAY_ARRAY_SIZE</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga9a2df47f982287e3275c21de991e5c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI device delay parameter array size.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga9a2df47f982287e3275c21de991e5c54">More...</a><br /></td></tr>
<tr class="separator:ga9a2df47f982287e3275c21de991e5c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477c93cde023b677498b9a0435a5b3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga477c93cde023b677498b9a0435a5b3b9">CSL_OSPI_DEV_DELAY_CSSOT</a>&#160;&#160;&#160;(46U)  /* Chip Select Start of Transfer Delay */</td></tr>
<tr class="memdesc:ga477c93cde023b677498b9a0435a5b3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">OSPI device delays in cycles of SPI master ref clock.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga477c93cde023b677498b9a0435a5b3b9">More...</a><br /></td></tr>
<tr class="separator:ga477c93cde023b677498b9a0435a5b3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8be85ff24ec0a6858cf48a83d638f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#gaee8be85ff24ec0a6858cf48a83d638f8">CSL_OSPI_DEV_DELAY_CSEOT</a>&#160;&#160;&#160;(46U)  /* Chip Select End of Transfer Delay */</td></tr>
<tr class="separator:gaee8be85ff24ec0a6858cf48a83d638f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477f078537a094fee8a9eee70f9b3f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga477f078537a094fee8a9eee70f9b3f52">CSL_OSPI_DEV_DELAY_CSDADS</a>&#160;&#160;&#160;(192U) /* Chip Select De-Assert Different Slaves Delay */</td></tr>
<tr class="separator:ga477f078537a094fee8a9eee70f9b3f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89fa5b563fcaa85e4e93b53b22dc15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#gaa89fa5b563fcaa85e4e93b53b22dc15a">CSL_OSPI_DEV_DELAY_CSDA</a>&#160;&#160;&#160;(192U) /* Chip Select De-Assert Delay */</td></tr>
<tr class="separator:gaa89fa5b563fcaa85e4e93b53b22dc15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71350ff5b4ccdc3b59e78c9095b1126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#gac71350ff5b4ccdc3b59e78c9095b1126">CSL_OSPI_SRAM_SIZE_WORDS</a>&#160;&#160;&#160;(128U)</td></tr>
<tr class="memdesc:gac71350ff5b4ccdc3b59e78c9095b1126"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM partition configuration definitions.  <a href="group__CSL__OSPI__DATASTRUCT.html#gac71350ff5b4ccdc3b59e78c9095b1126">More...</a><br /></td></tr>
<tr class="separator:gac71350ff5b4ccdc3b59e78c9095b1126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f8c4c6eb55a6bd8c63be9d7a88a8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga72f8c4c6eb55a6bd8c63be9d7a88a8a5">CSL_OSPI_SRAM_PARTITION_RD</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="separator:ga72f8c4c6eb55a6bd8c63be9d7a88a8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0325d64714d9f79ec585f83c382dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#gadd0325d64714d9f79ec585f83c382dc5">CSL_OSPI_SRAM_PARTITION_WR</a></td></tr>
<tr class="separator:gadd0325d64714d9f79ec585f83c382dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451098f8e56cf00446dab316d2cf6920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga451098f8e56cf00446dab316d2cf6920">CSL_OSPI_SRAM_PARTITION_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga72f8c4c6eb55a6bd8c63be9d7a88a8a5">CSL_OSPI_SRAM_PARTITION_RD</a> -  1U)</td></tr>
<tr class="separator:ga451098f8e56cf00446dab316d2cf6920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e28393acd541f61e94b48bd6d2c7cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga6e28393acd541f61e94b48bd6d2c7cd5">CSL_OSPI_SRAM_WARERMARK_RD_LVL</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga72f8c4c6eb55a6bd8c63be9d7a88a8a5">CSL_OSPI_SRAM_PARTITION_RD</a> / 4U)</td></tr>
<tr class="memdesc:ga6e28393acd541f61e94b48bd6d2c7cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM fill level watermark.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga6e28393acd541f61e94b48bd6d2c7cd5">More...</a><br /></td></tr>
<tr class="separator:ga6e28393acd541f61e94b48bd6d2c7cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817a4d89f4b2185caa45d8c32cd41546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga817a4d89f4b2185caa45d8c32cd41546">CSL_OSPI_SRAM_WATERMARK_WR_LVL</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__OSPI__DATASTRUCT.html#gadd0325d64714d9f79ec585f83c382dc5">CSL_OSPI_SRAM_PARTITION_WR</a> / 4U)</td></tr>
<tr class="separator:ga817a4d89f4b2185caa45d8c32cd41546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedba6ecec23d417acec40ef27b714568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#gaedba6ecec23d417acec40ef27b714568">CSL_OSPI_INTR_MASK_IND_XFER</a></td></tr>
<tr class="separator:gaedba6ecec23d417acec40ef27b714568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a0c1d0cb3feb94d3d1c2d34b2f219b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga80a0c1d0cb3feb94d3d1c2d34b2f219b">CSL_OSPI_INTR_MASK_ALL</a></td></tr>
<tr class="separator:ga80a0c1d0cb3feb94d3d1c2d34b2f219b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9747e4c08bc6ee4c31bc0ce326553b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga9747e4c08bc6ee4c31bc0ce326553b90">CSL_OSPI_CMD_READ_SINGLE_DUMMY_CLOCKS</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga9747e4c08bc6ee4c31bc0ce326553b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of dummy cycles for a command read.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga9747e4c08bc6ee4c31bc0ce326553b90">More...</a><br /></td></tr>
<tr class="separator:ga9747e4c08bc6ee4c31bc0ce326553b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd0085ba8e1660d1f00cad59bc39dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga8cd0085ba8e1660d1f00cad59bc39dc0">CSL_OSPI_CMD_READ_OCTAL_DUMMY_CLOCKS</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8cd0085ba8e1660d1f00cad59bc39dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb3ea1a75dc08b29b72c1d5dc3a7a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga2bb3ea1a75dc08b29b72c1d5dc3a7a54">CSL_OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG_PHY_MASTER_MODE</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga2bb3ea1a75dc08b29b72c1d5dc3a7a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY Master control register master/bypass mode field value.  <a href="group__CSL__OSPI__DATASTRUCT.html#ga2bb3ea1a75dc08b29b72c1d5dc3a7a54">More...</a><br /></td></tr>
<tr class="separator:ga2bb3ea1a75dc08b29b72c1d5dc3a7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692c08bab005f6b0ad7a168d2c93ecf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__DATASTRUCT.html#ga692c08bab005f6b0ad7a168d2c93ecf7">CSL_OSPI_FLASH_CFG_PHY_MASTER_CONTROL_REG_PHY_BYPASS_MODE</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga692c08bab005f6b0ad7a168d2c93ecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">OSPI number of transfer lines</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This enum defines the number of lines controller needs to use.</p>
<hr/>
<h2></h2>
</div></td></tr>
<tr class="memitem:ga1871c172d9405ed1a158fa9df90893a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga1871c172d9405ed1a158fa9df90893a0">CSL_OSPI_CFG_XFER_LINES_SINGLE</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga1871c172d9405ed1a158fa9df90893a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c1dbb80853182180c2893aa53231d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga79c1dbb80853182180c2893aa53231d7">CSL_OSPI_CFG_XFER_LINES_DUAL</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:ga79c1dbb80853182180c2893aa53231d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e89a3578075833c36a11c1bba5b8750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga7e89a3578075833c36a11c1bba5b8750">CSL_OSPI_CFG_XFER_LINES_QUAD</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="separator:ga7e89a3578075833c36a11c1bba5b8750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5e4806af5ff51fcedf59b37f4f5f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga7f5e4806af5ff51fcedf59b37f4f5f49">CSL_OSPI_CFG_XFER_LINES_OCTAL</a>&#160;&#160;&#160;((uint32_t) 3U)</td></tr>
<tr class="separator:ga7f5e4806af5ff51fcedf59b37f4f5f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">OSPI PHY sample edge select</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This enumerator defines whether to sample on rising edge or falling edge</p>
<hr/>
<h2></h2>
</div></td></tr>
<tr class="memitem:gab33e6f14bad61bc4ce778072fc743e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#gab33e6f14bad61bc4ce778072fc743e41">CSL_OSPI_CFG_PHY_SAMPLE_EDGE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__OSPI__ENUM.html#ga8c77383dad8f9e533634d4e067f4b8a0">CSL_OSPI_CFG_PHY_SAMPLE_EDGE_FALLING</a>)</td></tr>
<tr class="separator:gab33e6f14bad61bc4ce778072fc743e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c77383dad8f9e533634d4e067f4b8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga8c77383dad8f9e533634d4e067f4b8a0">CSL_OSPI_CFG_PHY_SAMPLE_EDGE_FALLING</a>&#160;&#160;&#160;((uint16_t) 0U)</td></tr>
<tr class="separator:ga8c77383dad8f9e533634d4e067f4b8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19254f1d42c6b1e08dafd2da358f03bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__ENUM.html#ga19254f1d42c6b1e08dafd2da358f03bc">CSL_OSPI_CFG_PHY_SAMPLE_EDGE_RISING</a>&#160;&#160;&#160;((uint16_t) 1U)</td></tr>
<tr class="separator:ga19254f1d42c6b1e08dafd2da358f03bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0ca29f9065be052e3d4621b5326f2496"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga0ca29f9065be052e3d4621b5326f2496">CSL_ospiEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t enable)</td></tr>
<tr class="memdesc:ga0ca29f9065be052e3d4621b5326f2496"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables/disables the OSPI By definition, target can handle read/write transaction as long as it is enabled.  <a href="group__CSL__OSPI__FUNCTION.html#ga0ca29f9065be052e3d4621b5326f2496">More...</a><br /></td></tr>
<tr class="separator:ga0ca29f9065be052e3d4621b5326f2496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34bfba7f2dd973ea3468b368e4402c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaf34bfba7f2dd973ea3468b368e4402c1">CSL_ospiDacEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t enable)</td></tr>
<tr class="memdesc:gaf34bfba7f2dd973ea3468b368e4402c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables/disables the OSPI Direct Access Controller.  <a href="group__CSL__OSPI__FUNCTION.html#gaf34bfba7f2dd973ea3468b368e4402c1">More...</a><br /></td></tr>
<tr class="separator:gaf34bfba7f2dd973ea3468b368e4402c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eee95f2222f1d401c3cde516e39b416"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga9eee95f2222f1d401c3cde516e39b416">CSL_ospiXipEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t enable)</td></tr>
<tr class="memdesc:ga9eee95f2222f1d401c3cde516e39b416"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables/disables the OSPI XIP Controller.  <a href="group__CSL__OSPI__FUNCTION.html#ga9eee95f2222f1d401c3cde516e39b416">More...</a><br /></td></tr>
<tr class="separator:ga9eee95f2222f1d401c3cde516e39b416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a375d1f28314f083690676d96632527"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga0a375d1f28314f083690676d96632527">CSL_ospiSetModeBits</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t flashModeVal)</td></tr>
<tr class="memdesc:ga0a375d1f28314f083690676d96632527"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Mode bits which are sent to the device following address.  <a href="group__CSL__OSPI__FUNCTION.html#ga0a375d1f28314f083690676d96632527">More...</a><br /></td></tr>
<tr class="separator:ga0a375d1f28314f083690676d96632527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac08ebdeec5cabc3cc1554ac5d5d5e35"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaac08ebdeec5cabc3cc1554ac5d5d5e35">CSL_ospiPhyEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t enable)</td></tr>
<tr class="memdesc:gaac08ebdeec5cabc3cc1554ac5d5d5e35"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables/disables the OSPI PHY mode.  <a href="group__CSL__OSPI__FUNCTION.html#gaac08ebdeec5cabc3cc1554ac5d5d5e35">More...</a><br /></td></tr>
<tr class="separator:gaac08ebdeec5cabc3cc1554ac5d5d5e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f685360ebe54c6d25dcea95f6e2c2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gad8f685360ebe54c6d25dcea95f6e2c2b">CSL_ospiPipelinePhyEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t enable)</td></tr>
<tr class="memdesc:gad8f685360ebe54c6d25dcea95f6e2c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables/disables the OSPI pipeline PHY mode.  <a href="group__CSL__OSPI__FUNCTION.html#gad8f685360ebe54c6d25dcea95f6e2c2b">More...</a><br /></td></tr>
<tr class="separator:gad8f685360ebe54c6d25dcea95f6e2c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b2f979833c68008e8275359a7c5696"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gad7b2f979833c68008e8275359a7c5696">CSL_ospiDtrEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t enable)</td></tr>
<tr class="memdesc:gad7b2f979833c68008e8275359a7c5696"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables/disables the OSPI DTR protocol.  <a href="group__CSL__OSPI__FUNCTION.html#gad7b2f979833c68008e8275359a7c5696">More...</a><br /></td></tr>
<tr class="separator:gad7b2f979833c68008e8275359a7c5696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98118c36736e83d50035ac4c26303bc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga98118c36736e83d50035ac4c26303bc0">CSL_ospiSetPreScaler</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t clkDividerVal)</td></tr>
<tr class="memdesc:ga98118c36736e83d50035ac4c26303bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the OSPI clock register divider value.  <a href="group__CSL__OSPI__FUNCTION.html#ga98118c36736e83d50035ac4c26303bc0">More...</a><br /></td></tr>
<tr class="separator:ga98118c36736e83d50035ac4c26303bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d28ce8d5131efb20a3c321211339db"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga98d28ce8d5131efb20a3c321211339db">CSL_ospiSetClkMode</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t clkMode)</td></tr>
<tr class="memdesc:ga98d28ce8d5131efb20a3c321211339db"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the OSPI to work in different clock modes.  <a href="group__CSL__OSPI__FUNCTION.html#ga98d28ce8d5131efb20a3c321211339db">More...</a><br /></td></tr>
<tr class="separator:ga98d28ce8d5131efb20a3c321211339db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589aeb7f02f905f6697f6a7dbce13b8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga589aeb7f02f905f6697f6a7dbce13b8b">CSL_ospiSetChipSelect</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t chipSelect, uint32_t decSelect)</td></tr>
<tr class="memdesc:ga589aeb7f02f905f6697f6a7dbce13b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the chip select polarity for a selected chip select. This can only be done if OSPI module is not busy.  <a href="group__CSL__OSPI__FUNCTION.html#ga589aeb7f02f905f6697f6a7dbce13b8b">More...</a><br /></td></tr>
<tr class="separator:ga589aeb7f02f905f6697f6a7dbce13b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe08c94de5bd08d0f793f37577d2e48"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga1fe08c94de5bd08d0f793f37577d2e48">CSL_ospiSetDevDelay</a> (const CSL_ospi_flash_cfgRegs *pRegs, const uint32_t *delays)</td></tr>
<tr class="memdesc:ga1fe08c94de5bd08d0f793f37577d2e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the device delays This can only be done if OSPI controller is idle.  <a href="group__CSL__OSPI__FUNCTION.html#ga1fe08c94de5bd08d0f793f37577d2e48">More...</a><br /></td></tr>
<tr class="separator:ga1fe08c94de5bd08d0f793f37577d2e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae599049affdf8d90ef2d184c888bab06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gae599049affdf8d90ef2d184c888bab06">CSL_ospiSetDevSize</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t numAddrBytes, uint32_t pageSize, uint32_t blkSize)</td></tr>
<tr class="memdesc:gae599049affdf8d90ef2d184c888bab06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set device size configrations.  <a href="group__CSL__OSPI__FUNCTION.html#gae599049affdf8d90ef2d184c888bab06">More...</a><br /></td></tr>
<tr class="separator:gae599049affdf8d90ef2d184c888bab06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c6666c8fec4398c9095db6302566c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga1d8c6666c8fec4398c9095db6302566c">CSL_ospiSetIndTrigAddr</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t indTrigAddr)</td></tr>
<tr class="memdesc:ga1d8c6666c8fec4398c9095db6302566c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Indirect Trigger Address.  <a href="group__CSL__OSPI__FUNCTION.html#ga1d8c6666c8fec4398c9095db6302566c">More...</a><br /></td></tr>
<tr class="separator:ga1d8c6666c8fec4398c9095db6302566c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2857f30dcc253ce15e3df2ea51895235"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga2857f30dcc253ce15e3df2ea51895235">CSL_ospiSetWrCompAutoPolling</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t pollingState)</td></tr>
<tr class="memdesc:ga2857f30dcc253ce15e3df2ea51895235"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set write completion auto polling configuration.  <a href="group__CSL__OSPI__FUNCTION.html#ga2857f30dcc253ce15e3df2ea51895235">More...</a><br /></td></tr>
<tr class="separator:ga2857f30dcc253ce15e3df2ea51895235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b75fe940458003e1ef5023e8d3fa1a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga0b75fe940458003e1ef5023e8d3fa1a3">CSL_ospiSetPollingDummyCycles</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t dummyCycles)</td></tr>
<tr class="memdesc:ga0b75fe940458003e1ef5023e8d3fa1a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set write completion auto polling configuration.  <a href="group__CSL__OSPI__FUNCTION.html#ga0b75fe940458003e1ef5023e8d3fa1a3">More...</a><br /></td></tr>
<tr class="separator:ga0b75fe940458003e1ef5023e8d3fa1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf747a3b701c1bc77706bf02c1df9fa17"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaf747a3b701c1bc77706bf02c1df9fa17">CSL_ospiSetSramPartition</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t partition)</td></tr>
<tr class="memdesc:gaf747a3b701c1bc77706bf02c1df9fa17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SRAM partition configuration.  <a href="group__CSL__OSPI__FUNCTION.html#gaf747a3b701c1bc77706bf02c1df9fa17">More...</a><br /></td></tr>
<tr class="separator:gaf747a3b701c1bc77706bf02c1df9fa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5923f3cd1c4defd291e543c829422e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gabf5923f3cd1c4defd291e543c829422e">CSL_ospiIntrEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t intrFlag, uint32_t enable)</td></tr>
<tr class="memdesc:gabf5923f3cd1c4defd291e543c829422e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function enables/diables only specified OSPI interrupts.  <a href="group__CSL__OSPI__FUNCTION.html#gabf5923f3cd1c4defd291e543c829422e">More...</a><br /></td></tr>
<tr class="separator:gabf5923f3cd1c4defd291e543c829422e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632be9b0cc0676c8fbde7b8f69db4c28"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga632be9b0cc0676c8fbde7b8f69db4c28">CSL_ospiIntrStatus</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga632be9b0cc0676c8fbde7b8f69db4c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of interrupts. It specifies whether an interrupt is active or inactive. After an interrupt is serviced, the software must set to 0 the corresponding flag in the interrupt status register.  <a href="group__CSL__OSPI__FUNCTION.html#ga632be9b0cc0676c8fbde7b8f69db4c28">More...</a><br /></td></tr>
<tr class="separator:ga632be9b0cc0676c8fbde7b8f69db4c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262e95f450ff6d9b9a95556535e1fdca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga262e95f450ff6d9b9a95556535e1fdca">CSL_ospiIntrClear</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t intrFlag)</td></tr>
<tr class="memdesc:ga262e95f450ff6d9b9a95556535e1fdca"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the status of specified interrupts.  <a href="group__CSL__OSPI__FUNCTION.html#ga262e95f450ff6d9b9a95556535e1fdca">More...</a><br /></td></tr>
<tr class="separator:ga262e95f450ff6d9b9a95556535e1fdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754389cfe8f87f2d5876946b901a1365"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga754389cfe8f87f2d5876946b901a1365">CSL_ospiGetSramLvl</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t read)</td></tr>
<tr class="memdesc:ga754389cfe8f87f2d5876946b901a1365"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function gets the OSPI SRAM FIFO fill level bytes.  <a href="group__CSL__OSPI__FUNCTION.html#ga754389cfe8f87f2d5876946b901a1365">More...</a><br /></td></tr>
<tr class="separator:ga754389cfe8f87f2d5876946b901a1365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga374e7d32091bbb266a63bc1daeefcb0e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga374e7d32091bbb266a63bc1daeefcb0e">CSL_ospiCmdRead</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t <a class="el" href="gptpipc_8h.html#a2766e0be89a1a57a241e8557b71cf9e1">cmd</a>, uint32_t rxLen)</td></tr>
<tr class="memdesc:ga374e7d32091bbb266a63bc1daeefcb0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read operation in config mode.  <a href="group__CSL__OSPI__FUNCTION.html#ga374e7d32091bbb266a63bc1daeefcb0e">More...</a><br /></td></tr>
<tr class="separator:ga374e7d32091bbb266a63bc1daeefcb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba05f486ce1ca3c1a27069057f2e88fc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaba05f486ce1ca3c1a27069057f2e88fc">CSL_ospiCmdExtRead</a> (const CSL_ospi_flash_cfgRegs *pRegs, const uint8_t *cmdBuf, uint32_t cmdLen, uint32_t rxLen, uint32_t dummyCycles)</td></tr>
<tr class="memdesc:gaba05f486ce1ca3c1a27069057f2e88fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended opcode read operation in config mode.  <a href="group__CSL__OSPI__FUNCTION.html#gaba05f486ce1ca3c1a27069057f2e88fc">More...</a><br /></td></tr>
<tr class="separator:gaba05f486ce1ca3c1a27069057f2e88fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga242b8cf08a3c7df1b70747d7dc889074"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga242b8cf08a3c7df1b70747d7dc889074">CSL_ospiCmdWrite</a> (const CSL_ospi_flash_cfgRegs *pRegs, const uint8_t *cmdBuf, uint32_t cmdLen, const uint8_t *txBuf, uint32_t txLen)</td></tr>
<tr class="memdesc:ga242b8cf08a3c7df1b70747d7dc889074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write operation in config mode.  <a href="group__CSL__OSPI__FUNCTION.html#ga242b8cf08a3c7df1b70747d7dc889074">More...</a><br /></td></tr>
<tr class="separator:ga242b8cf08a3c7df1b70747d7dc889074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9a1d8db873f6053a03f49ec800e243"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga6c9a1d8db873f6053a03f49ec800e243">CSL_ospiConfigRead</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t <a class="el" href="gptpipc_8h.html#a2766e0be89a1a57a241e8557b71cf9e1">cmd</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a37e90f5e3bd99fac2021fb3a326607d4">mode</a>, uint32_t dummyClk)</td></tr>
<tr class="memdesc:ga6c9a1d8db873f6053a03f49ec800e243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup read operation transfer mode.  <a href="group__CSL__OSPI__FUNCTION.html#ga6c9a1d8db873f6053a03f49ec800e243">More...</a><br /></td></tr>
<tr class="separator:ga6c9a1d8db873f6053a03f49ec800e243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf786362643a4215db7f13bd389d4050"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gadf786362643a4215db7f13bd389d4050">CSL_ospiIndReadExecute</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t rxLen)</td></tr>
<tr class="memdesc:gadf786362643a4215db7f13bd389d4050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute read operation in indirect transfer mode.  <a href="group__CSL__OSPI__FUNCTION.html#gadf786362643a4215db7f13bd389d4050">More...</a><br /></td></tr>
<tr class="separator:gadf786362643a4215db7f13bd389d4050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d76207f28a007888acf3e820ed332ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga5d76207f28a007888acf3e820ed332ad">CSL_ospiClrIndReadComplete</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga5d76207f28a007888acf3e820ed332ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear indirect read operation done status.  <a href="group__CSL__OSPI__FUNCTION.html#ga5d76207f28a007888acf3e820ed332ad">More...</a><br /></td></tr>
<tr class="separator:ga5d76207f28a007888acf3e820ed332ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b039af1efe8f8d1c8283c546c6546cf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga1b039af1efe8f8d1c8283c546c6546cf">CSL_ospiIndReadComplete</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga1b039af1efe8f8d1c8283c546c6546cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if indirect read operation is done.  <a href="group__CSL__OSPI__FUNCTION.html#ga1b039af1efe8f8d1c8283c546c6546cf">More...</a><br /></td></tr>
<tr class="separator:ga1b039af1efe8f8d1c8283c546c6546cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f2bf2c3d39baf80176d8342c249963"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaa1f2bf2c3d39baf80176d8342c249963">CSL_ospiReadFifoData</a> (uintptr_t indAddr, uint8_t *dest, uint32_t rdLen)</td></tr>
<tr class="memdesc:gaa1f2bf2c3d39baf80176d8342c249963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data from the SRAM FIFO.  <a href="group__CSL__OSPI__FUNCTION.html#gaa1f2bf2c3d39baf80176d8342c249963">More...</a><br /></td></tr>
<tr class="separator:gaa1f2bf2c3d39baf80176d8342c249963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22aa9309cf92d103b0a1f9dd6711f152"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga22aa9309cf92d103b0a1f9dd6711f152">CSL_ospiWriteSetup</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t <a class="el" href="gptpipc_8h.html#a2766e0be89a1a57a241e8557b71cf9e1">cmd</a>, uint32_t <a class="el" href="tisci__rm__ra_8h.html#a37e90f5e3bd99fac2021fb3a326607d4">mode</a>)</td></tr>
<tr class="memdesc:ga22aa9309cf92d103b0a1f9dd6711f152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup write operation transfer mode.  <a href="group__CSL__OSPI__FUNCTION.html#ga22aa9309cf92d103b0a1f9dd6711f152">More...</a><br /></td></tr>
<tr class="separator:ga22aa9309cf92d103b0a1f9dd6711f152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842c89c830fce446210a8f28fad8b709"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga842c89c830fce446210a8f28fad8b709">CSL_ospiIsIndWriteComplete</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga842c89c830fce446210a8f28fad8b709"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if indirect write operation is done.  <a href="group__CSL__OSPI__FUNCTION.html#ga842c89c830fce446210a8f28fad8b709">More...</a><br /></td></tr>
<tr class="separator:ga842c89c830fce446210a8f28fad8b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1505f040be3c3a65fb105556ec346490"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga1505f040be3c3a65fb105556ec346490">CSL_ospiClrIndWriteComplete</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga1505f040be3c3a65fb105556ec346490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear indirect write operation done status.  <a href="group__CSL__OSPI__FUNCTION.html#ga1505f040be3c3a65fb105556ec346490">More...</a><br /></td></tr>
<tr class="separator:ga1505f040be3c3a65fb105556ec346490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9e15223a027d32ac41208cacb09f0d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaaa9e15223a027d32ac41208cacb09f0d">CSL_ospiIndWriteExecute</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t txLen)</td></tr>
<tr class="memdesc:gaaa9e15223a027d32ac41208cacb09f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute write operation in indirect transfer mode.  <a href="group__CSL__OSPI__FUNCTION.html#gaaa9e15223a027d32ac41208cacb09f0d">More...</a><br /></td></tr>
<tr class="separator:gaaa9e15223a027d32ac41208cacb09f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea41411aa63bc90dd1d968c3e1a79c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaaea41411aa63bc90dd1d968c3e1a79c0">CSL_ospiIndWriteCancel</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:gaaea41411aa63bc90dd1d968c3e1a79c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cancel write operation in indirect transfer mode.  <a href="group__CSL__OSPI__FUNCTION.html#gaaea41411aa63bc90dd1d968c3e1a79c0">More...</a><br /></td></tr>
<tr class="separator:gaaea41411aa63bc90dd1d968c3e1a79c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3f08ca441621893a208a72bfad0b3e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaed3f08ca441621893a208a72bfad0b3e">CSL_ospiWriteFifoData</a> (uintptr_t indAddr, const uint8_t *src, uint32_t wrLen)</td></tr>
<tr class="memdesc:gaed3f08ca441621893a208a72bfad0b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to the SRAM FIFO.  <a href="group__CSL__OSPI__FUNCTION.html#gaed3f08ca441621893a208a72bfad0b3e">More...</a><br /></td></tr>
<tr class="separator:gaed3f08ca441621893a208a72bfad0b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815beb57187a9f4ac3ebde81ae00cfa4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga815beb57187a9f4ac3ebde81ae00cfa4">CSL_ospiLoopbackClkEnable</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t enable)</td></tr>
<tr class="memdesc:ga815beb57187a9f4ac3ebde81ae00cfa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the adapted loopback clock circuit.  <a href="group__CSL__OSPI__FUNCTION.html#ga815beb57187a9f4ac3ebde81ae00cfa4">More...</a><br /></td></tr>
<tr class="separator:ga815beb57187a9f4ac3ebde81ae00cfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611c6741d0311e531010fc0ed1177339"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga611c6741d0311e531010fc0ed1177339">CSL_ospiIsIdle</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga611c6741d0311e531010fc0ed1177339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if OSPI is idle or not.  <a href="group__CSL__OSPI__FUNCTION.html#ga611c6741d0311e531010fc0ed1177339">More...</a><br /></td></tr>
<tr class="separator:ga611c6741d0311e531010fc0ed1177339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f0899a097589bfa2e3aee4f45d4afa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga71f0899a097589bfa2e3aee4f45d4afa">CSL_ospiFlashExecCmd</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga71f0899a097589bfa2e3aee4f45d4afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Excecute the flash read/write command.  <a href="group__CSL__OSPI__FUNCTION.html#ga71f0899a097589bfa2e3aee4f45d4afa">More...</a><br /></td></tr>
<tr class="separator:ga71f0899a097589bfa2e3aee4f45d4afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511a37812ee2a78374f87eb9dcdd326d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga511a37812ee2a78374f87eb9dcdd326d">CSL_ospiFlashExecCmdComplete</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:ga511a37812ee2a78374f87eb9dcdd326d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the flash command execution status.  <a href="group__CSL__OSPI__FUNCTION.html#ga511a37812ee2a78374f87eb9dcdd326d">More...</a><br /></td></tr>
<tr class="separator:ga511a37812ee2a78374f87eb9dcdd326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c92ecbbbac9bb7636c35ecb961179e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gae3c92ecbbbac9bb7636c35ecb961179e">CSL_ospiConfigPhy</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t lockCycle, uint32_t masterDelay, const uint32_t *pSlaveDelay)</td></tr>
<tr class="memdesc:gae3c92ecbbbac9bb7636c35ecb961179e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the PHY.  <a href="group__CSL__OSPI__FUNCTION.html#gae3c92ecbbbac9bb7636c35ecb961179e">More...</a><br /></td></tr>
<tr class="separator:gae3c92ecbbbac9bb7636c35ecb961179e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b6057e309b1cac67c243fc3a744749"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gab8b6057e309b1cac67c243fc3a744749">CSL_ospiFlashStig</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t <a class="el" href="gptpipc_8h.html#a2766e0be89a1a57a241e8557b71cf9e1">cmd</a>, uint32_t <a class="el" href="csl__bcdma_8h.html#a0e89cf6b9f6cd3125470b1bed2b823df">addr</a>, uint32_t <a class="el" href="tisci__rm__psil_8h.html#a1e43bf7d608e87228b625cca2c04d641">data</a>)</td></tr>
<tr class="memdesc:gab8b6057e309b1cac67c243fc3a744749"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set configurations for a flash STIG command.  <a href="group__CSL__OSPI__FUNCTION.html#gab8b6057e309b1cac67c243fc3a744749">More...</a><br /></td></tr>
<tr class="separator:gab8b6057e309b1cac67c243fc3a744749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f30588b1a0248699ff9c18e7f2e3ff9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga0f30588b1a0248699ff9c18e7f2e3ff9">CSL_ospiIndSetStartAddr</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t startAddr, uint32_t read)</td></tr>
<tr class="memdesc:ga0f30588b1a0248699ff9c18e7f2e3ff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the read or wrtie start address in Indirect mode.  <a href="group__CSL__OSPI__FUNCTION.html#ga0f30588b1a0248699ff9c18e7f2e3ff9">More...</a><br /></td></tr>
<tr class="separator:ga0f30588b1a0248699ff9c18e7f2e3ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a949442c7608b5799bb4a728d0ca02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga89a949442c7608b5799bb4a728d0ca02">CSL_ospiSetDataReadCapDelay</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t delay)</td></tr>
<tr class="memdesc:ga89a949442c7608b5799bb4a728d0ca02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the read data capture delay.  <a href="group__CSL__OSPI__FUNCTION.html#ga89a949442c7608b5799bb4a728d0ca02">More...</a><br /></td></tr>
<tr class="separator:ga89a949442c7608b5799bb4a728d0ca02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04cb3e20740f4992e17db0f5004e34d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gae04cb3e20740f4992e17db0f5004e34d">CSL_ospiSetCsSotDelay</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t delay)</td></tr>
<tr class="memdesc:gae04cb3e20740f4992e17db0f5004e34d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Chip Select Start of Transfer delay.  <a href="group__CSL__OSPI__FUNCTION.html#gae04cb3e20740f4992e17db0f5004e34d">More...</a><br /></td></tr>
<tr class="separator:gae04cb3e20740f4992e17db0f5004e34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40abffa106afb0b9e20b1c03d9877c62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga40abffa106afb0b9e20b1c03d9877c62">CSL_ospiSetDualByteOpcodeMode</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t opcodeMode)</td></tr>
<tr class="memdesc:ga40abffa106afb0b9e20b1c03d9877c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dual byte opcode mode.  <a href="group__CSL__OSPI__FUNCTION.html#ga40abffa106afb0b9e20b1c03d9877c62">More...</a><br /></td></tr>
<tr class="separator:ga40abffa106afb0b9e20b1c03d9877c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18b8b99e9cdc9ff53f2187f32fa0a09"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaf18b8b99e9cdc9ff53f2187f32fa0a09">CSL_ospiGetDualByteOpcodeMode</a> (const CSL_ospi_flash_cfgRegs *pRegs)</td></tr>
<tr class="memdesc:gaf18b8b99e9cdc9ff53f2187f32fa0a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the dual byte opcode mode.  <a href="group__CSL__OSPI__FUNCTION.html#gaf18b8b99e9cdc9ff53f2187f32fa0a09">More...</a><br /></td></tr>
<tr class="separator:gaf18b8b99e9cdc9ff53f2187f32fa0a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac7b4b4b6250aca6bf118ce2ed687af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gaeac7b4b4b6250aca6bf118ce2ed687af">CSL_ospiExtOpcodeSet</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t opcodeLo, uint32_t opcodeUp)</td></tr>
<tr class="memdesc:gaeac7b4b4b6250aca6bf118ce2ed687af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dual byte opcode parameters.  <a href="group__CSL__OSPI__FUNCTION.html#gaeac7b4b4b6250aca6bf118ce2ed687af">More...</a><br /></td></tr>
<tr class="separator:gaeac7b4b4b6250aca6bf118ce2ed687af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df624628cd932619c48db663de5fff2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga0df624628cd932619c48db663de5fff2">CSL_ospiExtOpcodeGet</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t *opcodeLo, uint32_t *opcodeUp)</td></tr>
<tr class="memdesc:ga0df624628cd932619c48db663de5fff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the dual byte opcode parameters.  <a href="group__CSL__OSPI__FUNCTION.html#ga0df624628cd932619c48db663de5fff2">More...</a><br /></td></tr>
<tr class="separator:ga0df624628cd932619c48db663de5fff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae69830d64decf38a51b977805c8243cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#gae69830d64decf38a51b977805c8243cd">CSL_ospiConfigPhyDLL</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t txDelay, uint32_t rxDelay, uint32_t opMode, uint32_t lockCycle, uint32_t funcClk)</td></tr>
<tr class="memdesc:gae69830d64decf38a51b977805c8243cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the PHY TX/RX DLL delays.  <a href="group__CSL__OSPI__FUNCTION.html#gae69830d64decf38a51b977805c8243cd">More...</a><br /></td></tr>
<tr class="separator:gae69830d64decf38a51b977805c8243cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899ae1e092e25e8807e6c6f69c438e8c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__OSPI__FUNCTION.html#ga899ae1e092e25e8807e6c6f69c438e8c">CSL_ospiPhyResyncDll</a> (const CSL_ospi_flash_cfgRegs *pRegs, uint32_t lockCycle)</td></tr>
<tr class="memdesc:ga899ae1e092e25e8807e6c6f69c438e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resync the PHY DLLs after configuring the TX delays.  <a href="group__CSL__OSPI__FUNCTION.html#ga899ae1e092e25e8807e6c6f69c438e8c">More...</a><br /></td></tr>
<tr class="separator:ga899ae1e092e25e8807e6c6f69c438e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_6714554a377e9eea584c5edeb2f684c7.html">csl</a></li><li class="navelem"><a class="el" href="dir_d7c4508447702eee9f9e2fb20993bd7e.html">src</a></li><li class="navelem"><a class="el" href="dir_af962a7d312e0da9e8f277325625cc72.html">ip</a></li><li class="navelem"><a class="el" href="dir_7a3c2d815daf457d2dd2dd6a83dcaded.html">ospi</a></li><li class="navelem"><a class="el" href="dir_27f25379cac4e0c1b17fbef24ff3dc37.html">V0</a></li><li class="navelem"><a class="el" href="csl__ospi_8h.html">csl_ospi.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
