/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  reg [3:0] celloutsig_0_5z;
  wire [23:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~celloutsig_0_5z[0];
  assign celloutsig_0_17z = ~celloutsig_0_7z;
  assign celloutsig_0_7z = in_data[50] | celloutsig_0_0z;
  assign celloutsig_0_18z = celloutsig_0_12z | celloutsig_0_0z;
  assign celloutsig_0_20z = celloutsig_0_12z | celloutsig_0_17z;
  assign celloutsig_1_19z = { in_data[117:114], celloutsig_1_16z } + celloutsig_1_0z;
  assign celloutsig_1_0z = in_data[173:169] + in_data[180:176];
  reg [2:0] _08_;
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _08_ <= 3'h0;
    else _08_ <= celloutsig_0_6z[15:13];
  assign _00_[3:1] = _08_;
  assign celloutsig_0_1z = in_data[79:73] === { in_data[5:0], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[150:146], 1'h1, in_data[160], celloutsig_1_3z[5:0] } === { in_data[105:99], celloutsig_1_0z, 1'h1 };
  assign celloutsig_1_16z = { celloutsig_1_5z[3:1], celloutsig_1_14z } > { celloutsig_1_3z[5:0], celloutsig_1_9z };
  assign celloutsig_1_9z = { in_data[160], celloutsig_1_3z[5:1] } > { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[26] & ~(in_data[7]);
  assign celloutsig_1_8z = { in_data[183:180], celloutsig_1_6z, celloutsig_1_4z, 2'h3, celloutsig_1_5z, celloutsig_1_7z, 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z } != { in_data[136:120], celloutsig_1_4z };
  assign celloutsig_1_12z = ^ celloutsig_1_0z;
  assign celloutsig_1_6z = ^ { celloutsig_1_3z[4], celloutsig_1_0z, 1'h1 };
  assign celloutsig_1_18z = { celloutsig_1_0z[2:0], 1'h1, celloutsig_1_7z, celloutsig_1_7z, in_data[160], celloutsig_1_3z[5:0], celloutsig_1_16z } >> { celloutsig_1_3z[4:0], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_1_5z = { celloutsig_1_0z[4:1], 1'h1 } >> { celloutsig_1_0z[3:0], celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_10z[4:1] << { in_data[191:189], 1'h1 };
  assign celloutsig_0_6z = celloutsig_0_4z[25:2] >> { celloutsig_0_4z[13:1], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[39:13] ~^ { in_data[69:47], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[33:31] ~^ { in_data[48:47], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z } ~^ { in_data[176], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_2z = ~((in_data[135] & in_data[174]) | celloutsig_1_0z[1]);
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_6z) | celloutsig_1_6z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_3z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_2z[2], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_5z = celloutsig_0_3z[3:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_19z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_19z = { in_data[2:1], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_17z, _00_[3:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z[5:0] = in_data[159:154] ~^ { celloutsig_1_0z, celloutsig_1_2z };
  assign { _00_[22], _00_[5], _00_[0] } = { celloutsig_0_7z, 1'h1, celloutsig_0_7z };
  assign celloutsig_1_3z[6] = in_data[160];
  assign { out_data[141:128], out_data[100:96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
