
AVR64DD32-MAIN-Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000004ac  00806000  00001d8c  00001e20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d8c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000022  008064ac  008064ac  000022cc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000022cc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002328  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000370  00000000  00000000  00002368  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000071c8  00000000  00000000  000026d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000034db  00000000  00000000  000098a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000021f1  00000000  00000000  0000cd7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000890  00000000  00000000  0000ef6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002e1a  00000000  00000000  0000f7fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000204b  00000000  00000000  00012616  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c8  00000000  00000000  00014661  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 48 00 	jmp	0x90	; 0x90 <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      8c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

00000090 <__ctors_end>:
      90:	11 24       	eor	r1, r1
      92:	1f be       	out	0x3f, r1	; 63
      94:	cf ef       	ldi	r28, 0xFF	; 255
      96:	cd bf       	out	0x3d, r28	; 61
      98:	df e7       	ldi	r29, 0x7F	; 127
      9a:	de bf       	out	0x3e, r29	; 62

0000009c <__do_copy_data>:
      9c:	14 e6       	ldi	r17, 0x64	; 100
      9e:	a0 e0       	ldi	r26, 0x00	; 0
      a0:	b0 e6       	ldi	r27, 0x60	; 96
      a2:	ec e8       	ldi	r30, 0x8C	; 140
      a4:	fd e1       	ldi	r31, 0x1D	; 29
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x10>
      a8:	05 90       	lpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	ac 3a       	cpi	r26, 0xAC	; 172
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0xc>

000000b2 <__do_clear_bss>:
      b2:	24 e6       	ldi	r18, 0x64	; 100
      b4:	ac ea       	ldi	r26, 0xAC	; 172
      b6:	b4 e6       	ldi	r27, 0x64	; 100
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ae 3c       	cpi	r26, 0xCE	; 206
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 7b 04 	call	0x8f6	; 0x8f6 <main>
      c6:	0c 94 c4 0e 	jmp	0x1d88	; 0x1d88 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <ADC0_init>:
}


void ADC0_SetupJoystick(uint8_t axis) {
    VREF.ADC0REF = VREF_REFSEL_VDD_gc;
    ADC0.MUXPOS = axis;
      ce:	e0 e0       	ldi	r30, 0x00	; 0
      d0:	f6 e0       	ldi	r31, 0x06	; 6
      d2:	87 e0       	ldi	r24, 0x07	; 7
      d4:	81 83       	std	Z+1, r24	; 0x01
      d6:	81 e0       	ldi	r24, 0x01	; 1
      d8:	82 83       	std	Z+2, r24	; 0x02
      da:	80 83       	st	Z, r24
      dc:	08 95       	ret

000000de <ADC0_SetupLinearMotor>:

}

void ADC0_SetupLinearMotor(uint8_t parameter) {
	switch (parameter)
      de:	81 30       	cpi	r24, 0x01	; 1
      e0:	39 f4       	brne	.+14     	; 0xf0 <ADC0_SetupLinearMotor+0x12>
	{
		case 1: //I
			VREF.ADC0REF = VREF_REFSEL_4V096_gc; // up to 9,21A (if MCU Vcc== 4.096V)| 0A= 0.4096V| 4.096- 0.4096 = 3,6864V/0,4 = 9.21A | max current at normal working conditions for linear motor is ~4A			
      e2:	82 e0       	ldi	r24, 0x02	; 2
      e4:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN1_gc; //PD1
      e8:	81 e0       	ldi	r24, 0x01	; 1
      ea:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
		break;
      ee:	08 95       	ret
		default://U
			VREF.ADC0REF = VREF_REFSEL_2V048_gc; //AMC1311 full range is 2.0V for linear motor 2.0V = 30.0V (300k)
      f0:	81 e0       	ldi	r24, 0x01	; 1
      f2:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN31_gc; //PC3
      f6:	8f e1       	ldi	r24, 0x1F	; 31
      f8:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
      fc:	08 95       	ret

000000fe <ADC0_SetupStepper>:
	}

}

void ADC0_SetupStepper(uint8_t parameter) {
	switch (parameter)
      fe:	81 30       	cpi	r24, 0x01	; 1
     100:	39 f4       	brne	.+14     	; 0x110 <__EEPROM_REGION_LENGTH__+0x10>
	{
		case 1: //I
			VREF.ADC0REF = VREF_REFSEL_4V096_gc; // up to 9,21A (if MCU Vcc== 4.096V)| 0A= 0.4096V| 4.096- 0.4096 = 3,6864V/0,4 = 9.21A | max current at normal working conditions for stepper motor is ~6A
     102:	82 e0       	ldi	r24, 0x02	; 2
     104:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN16_gc; //PF0
     108:	80 e1       	ldi	r24, 0x10	; 16
     10a:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
		break;
     10e:	08 95       	ret
		default://U
			VREF.ADC0REF = VREF_REFSEL_2V048_gc; //AMC1311 full range is 2.0V for stepper 2.0V = 71.0V (710k)
     110:	81 e0       	ldi	r24, 0x01	; 1
     112:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
			ADC0.MUXPOS = ADC_MUXPOS_AIN6_gc; //PD6
     116:	86 e0       	ldi	r24, 0x06	; 6
     118:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
     11c:	08 95       	ret

0000011e <ADC0_SetupSysVoltage>:
	}

}

void ADC0_SetupSysVoltage(){
	VREF.ADC0REF = VREF_REFSEL_1V024_gc; // 1.024V = 4096| 1.024 = 10.24V|
     11e:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f00b0>
	ADC0.MUXPOS = ADC_MUXPOS_VDDDIV10_gc; //5V = 0.5V
     122:	84 e4       	ldi	r24, 0x44	; 68
     124:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7f0608>
     128:	08 95       	ret

0000012a <ADC0_read>:
 * appropriately.
 *
 * @return The ADC conversion result as a 12-bit value.
 */
uint16_t ADC0_read() {
    ADC0.COMMAND = ADC_STCONV_bm; // Start conversion
     12a:	81 e0       	ldi	r24, 0x01	; 1
     12c:	80 93 0a 06 	sts	0x060A, r24	; 0x80060a <__TEXT_REGION_LENGTH__+0x7f060a>
    while (!(ADC0.INTFLAGS & ADC_RESRDY_bm)); // Wait until result is ready
     130:	80 91 0d 06 	lds	r24, 0x060D	; 0x80060d <__TEXT_REGION_LENGTH__+0x7f060d>
     134:	80 ff       	sbrs	r24, 0
     136:	fc cf       	rjmp	.-8      	; 0x130 <ADC0_read+0x6>
    ADC0.INTFLAGS = ADC_RESRDY_bm; // Clear result ready flag
     138:	e0 e0       	ldi	r30, 0x00	; 0
     13a:	f6 e0       	ldi	r31, 0x06	; 6
     13c:	81 e0       	ldi	r24, 0x01	; 1
     13e:	85 87       	std	Z+13, r24	; 0x0d
    return ADC0.RES >> 4; // Shift result if accumulation is over 16
     140:	80 89       	ldd	r24, Z+16	; 0x10
     142:	91 89       	ldd	r25, Z+17	; 0x11
}
     144:	92 95       	swap	r25
     146:	82 95       	swap	r24
     148:	8f 70       	andi	r24, 0x0F	; 15
     14a:	89 27       	eor	r24, r25
     14c:	9f 70       	andi	r25, 0x0F	; 15
     14e:	89 27       	eor	r24, r25
     150:	08 95       	ret

00000152 <Read_MCU_Voltge>:

uint16_t Read_MCU_Voltge(){
ADC0_SetupSysVoltage();
     152:	0e 94 8f 00 	call	0x11e	; 0x11e <ADC0_SetupSysVoltage>
return ADC0_read()*0.25; //ADC value * 10.26V (full adc range) / 4096 (Full adc range steps) exp: 1856 * 0.25 = 464 (4.64V)
     156:	0e 94 95 00 	call	0x12a	; 0x12a <ADC0_read>
     15a:	bc 01       	movw	r22, r24
     15c:	80 e0       	ldi	r24, 0x00	; 0
     15e:	90 e0       	ldi	r25, 0x00	; 0
     160:	0e 94 c5 08 	call	0x118a	; 0x118a <__floatunsisf>
     164:	20 e0       	ldi	r18, 0x00	; 0
     166:	30 e0       	ldi	r19, 0x00	; 0
     168:	40 e8       	ldi	r20, 0x80	; 128
     16a:	5e e3       	ldi	r21, 0x3E	; 62
     16c:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__mulsf3>
     170:	0e 94 96 08 	call	0x112c	; 0x112c <__fixunssfsi>
}
     174:	cb 01       	movw	r24, r22
     176:	08 95       	ret

00000178 <CLOCK_XOSCHF_clock_init>:
#include "Settings.h"

void CLOCK_XOSCHF_clock_init()
{
	/* Enable external (32 MHz) clock input */
	ccp_write_io((uint8_t *) &CLKCTRL.XOSCHFCTRLA, CLKCTRL_SELHF_EXTCLOCK_gc | CLKCTRL_FRQRANGE_24M_gc | CLKCTRL_ENABLE_bm);
     178:	6b e0       	ldi	r22, 0x0B	; 11
     17a:	80 e8       	ldi	r24, 0x80	; 128
     17c:	90 e0       	ldi	r25, 0x00	; 0
     17e:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <ccp_write_io>

	/* Set the main clock to use external clock as source */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_EXTCLK_gc);
     182:	63 e0       	ldi	r22, 0x03	; 3
     184:	80 e6       	ldi	r24, 0x60	; 96
     186:	90 e0       	ldi	r25, 0x00	; 0
     188:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <ccp_write_io>

	/* Wait for system oscillator change to complete */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
     18c:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__TEXT_REGION_LENGTH__+0x7f0065>
     190:	80 fd       	sbrc	r24, 0
     192:	fc cf       	rjmp	.-8      	; 0x18c <CLOCK_XOSCHF_clock_init+0x14>
	{};
	/* Configuration complete;*/
}
     194:	08 95       	ret

00000196 <crc8_cdma2000>:
 * of the input data. The result is returned as a single byte (CRC value).
 * 
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
     196:	2f 92       	push	r2
     198:	3f 92       	push	r3
     19a:	4f 92       	push	r4
     19c:	5f 92       	push	r5
     19e:	6f 92       	push	r6
     1a0:	7f 92       	push	r7
     1a2:	8f 92       	push	r8
     1a4:	9f 92       	push	r9
     1a6:	af 92       	push	r10
     1a8:	bf 92       	push	r11
     1aa:	cf 92       	push	r12
     1ac:	df 92       	push	r13
     1ae:	ef 92       	push	r14
     1b0:	ff 92       	push	r15
     1b2:	0f 93       	push	r16
     1b4:	1f 93       	push	r17
     1b6:	cf 93       	push	r28
     1b8:	df 93       	push	r29
     1ba:	cd b7       	in	r28, 0x3d	; 61
     1bc:	de b7       	in	r29, 0x3e	; 62
     1be:	2b 97       	sbiw	r28, 0x0b	; 11
     1c0:	cd bf       	out	0x3d, r28	; 61
     1c2:	de bf       	out	0x3e, r29	; 62
     1c4:	c2 2e       	mov	r12, r18
     1c6:	b3 2e       	mov	r11, r19
     1c8:	a4 2e       	mov	r10, r20
     1ca:	95 2e       	mov	r9, r21
     1cc:	86 2e       	mov	r8, r22
     1ce:	77 2e       	mov	r7, r23
     1d0:	68 2e       	mov	r6, r24
     1d2:	59 2e       	mov	r5, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;
     1d4:	f2 2e       	mov	r15, r18
     1d6:	03 2f       	mov	r16, r19
     1d8:	14 2f       	mov	r17, r20
     1da:	5a 87       	std	Y+10, r21	; 0x0a
     1dc:	69 83       	std	Y+1, r22	; 0x01
     1de:	b7 2f       	mov	r27, r23
     1e0:	d8 2e       	mov	r13, r24
     1e2:	e9 2e       	mov	r14, r25
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
     1e4:	e0 e0       	ldi	r30, 0x00	; 0
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     1e8:	14 c0       	rjmp	.+40     	; 0x212 <crc8_cdma2000+0x7c>
        length++;
     1ea:	31 96       	adiw	r30, 0x01	; 1
        temp >>= 8;
     1ec:	2f 2d       	mov	r18, r15
     1ee:	30 2f       	mov	r19, r16
     1f0:	41 2f       	mov	r20, r17
     1f2:	5a 85       	ldd	r21, Y+10	; 0x0a
     1f4:	69 81       	ldd	r22, Y+1	; 0x01
     1f6:	7b 2f       	mov	r23, r27
     1f8:	8d 2d       	mov	r24, r13
     1fa:	9e 2d       	mov	r25, r14
     1fc:	08 e0       	ldi	r16, 0x08	; 8
     1fe:	0e 94 3f 0a 	call	0x147e	; 0x147e <__lshrdi3>
     202:	f2 2e       	mov	r15, r18
     204:	03 2f       	mov	r16, r19
     206:	14 2f       	mov	r17, r20
     208:	5a 87       	std	Y+10, r21	; 0x0a
     20a:	69 83       	std	Y+1, r22	; 0x01
     20c:	b7 2f       	mov	r27, r23
     20e:	d8 2e       	mov	r13, r24
     210:	e9 2e       	mov	r14, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     212:	2f 2d       	mov	r18, r15
     214:	30 2f       	mov	r19, r16
     216:	41 2f       	mov	r20, r17
     218:	5a 85       	ldd	r21, Y+10	; 0x0a
     21a:	69 81       	ldd	r22, Y+1	; 0x01
     21c:	7b 2f       	mov	r23, r27
     21e:	8d 2d       	mov	r24, r13
     220:	9e 2d       	mov	r25, r14
     222:	a0 e0       	ldi	r26, 0x00	; 0
     224:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <__cmpdi2_s8>
     228:	01 f7       	brne	.-64     	; 0x1ea <crc8_cdma2000+0x54>
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	8a 87       	std	Y+10, r24	; 0x0a
     22e:	cb 86       	std	Y+11, r12	; 0x0b
     230:	b9 82       	std	Y+1, r11	; 0x01
     232:	4a 2c       	mov	r4, r10
     234:	39 2c       	mov	r3, r9
     236:	28 2c       	mov	r2, r8
     238:	1a c0       	rjmp	.+52     	; 0x26e <crc8_cdma2000+0xd8>
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
     23a:	8d 01       	movw	r16, r26
     23c:	00 0f       	add	r16, r16
     23e:	11 1f       	adc	r17, r17
     240:	00 0f       	add	r16, r16
     242:	11 1f       	adc	r17, r17
     244:	00 0f       	add	r16, r16
     246:	11 1f       	adc	r17, r17
     248:	2b 85       	ldd	r18, Y+11	; 0x0b
     24a:	39 81       	ldd	r19, Y+1	; 0x01
     24c:	44 2d       	mov	r20, r4
     24e:	53 2d       	mov	r21, r3
     250:	62 2d       	mov	r22, r2
     252:	77 2d       	mov	r23, r7
     254:	86 2d       	mov	r24, r6
     256:	95 2d       	mov	r25, r5
     258:	0e 94 3f 0a 	call	0x147e	; 0x147e <__lshrdi3>
     25c:	8a 84       	ldd	r8, Y+10	; 0x0a
     25e:	82 26       	eor	r8, r18
     260:	91 2c       	mov	r9, r1
     262:	f4 01       	movw	r30, r8
     264:	e3 5a       	subi	r30, 0xA3	; 163
     266:	fc 49       	sbci	r31, 0x9C	; 156
     268:	80 81       	ld	r24, Z
     26a:	8a 87       	std	Y+10, r24	; 0x0a
        length++;
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
     26c:	fd 01       	movw	r30, r26
     26e:	df 01       	movw	r26, r30
     270:	11 97       	sbiw	r26, 0x01	; 1
     272:	ef 2b       	or	r30, r31
     274:	11 f7       	brne	.-60     	; 0x23a <crc8_cdma2000+0xa4>
     276:	8a 85       	ldd	r24, Y+10	; 0x0a
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
    }
    return crc;  ///< Return the calculated CRC.
}
     278:	2b 96       	adiw	r28, 0x0b	; 11
     27a:	cd bf       	out	0x3d, r28	; 61
     27c:	de bf       	out	0x3e, r29	; 62
     27e:	df 91       	pop	r29
     280:	cf 91       	pop	r28
     282:	1f 91       	pop	r17
     284:	0f 91       	pop	r16
     286:	ff 90       	pop	r15
     288:	ef 90       	pop	r14
     28a:	df 90       	pop	r13
     28c:	cf 90       	pop	r12
     28e:	bf 90       	pop	r11
     290:	af 90       	pop	r10
     292:	9f 90       	pop	r9
     294:	8f 90       	pop	r8
     296:	7f 90       	pop	r7
     298:	6f 90       	pop	r6
     29a:	5f 90       	pop	r5
     29c:	4f 90       	pop	r4
     29e:	3f 90       	pop	r3
     2a0:	2f 90       	pop	r2
     2a2:	08 95       	ret

000002a4 <verify_crc8_cdma2000>:
 * without the CRC byte. Otherwise, it returns 0 to indicate a mismatch.
 * 
 * @param data_with_crc The input data with the CRC byte appended.
 * @return The data without the CRC byte if the checksum is valid, or 0 if invalid.
 */
uint8_t verify_crc8_cdma2000(uint64_t data_without_crc, uint8_t crc) {
     2a4:	0f 93       	push	r16
     2a6:	cf 93       	push	r28
     2a8:	c2 2f       	mov	r28, r18

	return crc8_cdma2000(data_without_crc) == crc ?  data_without_crc : 0;
     2aa:	0e 94 cb 00 	call	0x196	; 0x196 <crc8_cdma2000>
     2ae:	80 13       	cpse	r24, r16
     2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <verify_crc8_cdma2000+0x12>
     2b2:	8c 2f       	mov	r24, r28
     2b4:	01 c0       	rjmp	.+2      	; 0x2b8 <verify_crc8_cdma2000+0x14>
     2b6:	80 e0       	ldi	r24, 0x00	; 0

     2b8:	cf 91       	pop	r28
     2ba:	0f 91       	pop	r16
     2bc:	08 95       	ret

000002be <hexToUint64>:
 *  Author: Saulius
 */ 
#include "Settings.h"
#include "FOUSARTVar.h"

uint64_t hexToUint64(const char *str) {
     2be:	0f 93       	push	r16
     2c0:	cf 93       	push	r28
     2c2:	df 93       	push	r29
     2c4:	fc 01       	movw	r30, r24
	uint64_t result = 0;
     2c6:	20 e0       	ldi	r18, 0x00	; 0
     2c8:	30 e0       	ldi	r19, 0x00	; 0
     2ca:	40 e0       	ldi	r20, 0x00	; 0
     2cc:	50 e0       	ldi	r21, 0x00	; 0
     2ce:	60 e0       	ldi	r22, 0x00	; 0
     2d0:	70 e0       	ldi	r23, 0x00	; 0
     2d2:	80 e0       	ldi	r24, 0x00	; 0
     2d4:	90 e0       	ldi	r25, 0x00	; 0
	char c;

	while ((c = *str++)) {
     2d6:	3a c0       	rjmp	.+116    	; 0x34c <hexToUint64+0x8e>
		result <<= 4; // kiekvienas hex simbolis = 4 bitai
     2d8:	04 e0       	ldi	r16, 0x04	; 4
     2da:	0e 94 24 0a 	call	0x1448	; 0x1448 <__ashldi3>

		if (c >= '0' && c <= '9') {
     2de:	e0 ed       	ldi	r30, 0xD0	; 208
     2e0:	ec 0f       	add	r30, r28
     2e2:	ea 30       	cpi	r30, 0x0A	; 10
     2e4:	70 f4       	brcc	.+28     	; 0x302 <hexToUint64+0x44>
			result |= (uint64_t)(c - '0');
     2e6:	d0 e0       	ldi	r29, 0x00	; 0
     2e8:	e0 97       	sbiw	r28, 0x30	; 48
     2ea:	ed 2f       	mov	r30, r29
     2ec:	ee 0f       	add	r30, r30
     2ee:	ee 0b       	sbc	r30, r30
     2f0:	2c 2b       	or	r18, r28
     2f2:	3d 2b       	or	r19, r29
     2f4:	4e 2b       	or	r20, r30
     2f6:	5e 2b       	or	r21, r30
     2f8:	6e 2b       	or	r22, r30
     2fa:	7e 2b       	or	r23, r30
     2fc:	8e 2b       	or	r24, r30
     2fe:	9e 2b       	or	r25, r30
     300:	24 c0       	rjmp	.+72     	; 0x34a <hexToUint64+0x8c>
			} else if (c >= 'A' && c <= 'F') {
     302:	ef eb       	ldi	r30, 0xBF	; 191
     304:	ec 0f       	add	r30, r28
     306:	e6 30       	cpi	r30, 0x06	; 6
     308:	70 f4       	brcc	.+28     	; 0x326 <hexToUint64+0x68>
			result |= (uint64_t)(c - 'A' + 10);
     30a:	d0 e0       	ldi	r29, 0x00	; 0
     30c:	e7 97       	sbiw	r28, 0x37	; 55
     30e:	ed 2f       	mov	r30, r29
     310:	ee 0f       	add	r30, r30
     312:	ee 0b       	sbc	r30, r30
     314:	2c 2b       	or	r18, r28
     316:	3d 2b       	or	r19, r29
     318:	4e 2b       	or	r20, r30
     31a:	5e 2b       	or	r21, r30
     31c:	6e 2b       	or	r22, r30
     31e:	7e 2b       	or	r23, r30
     320:	8e 2b       	or	r24, r30
     322:	9e 2b       	or	r25, r30
     324:	12 c0       	rjmp	.+36     	; 0x34a <hexToUint64+0x8c>
			} else if (c >= 'a' && c <= 'f') {
     326:	ef e9       	ldi	r30, 0x9F	; 159
     328:	ec 0f       	add	r30, r28
     32a:	e6 30       	cpi	r30, 0x06	; 6
     32c:	a8 f4       	brcc	.+42     	; 0x358 <hexToUint64+0x9a>
			result |= (uint64_t)(c - 'a' + 10);
     32e:	d0 e0       	ldi	r29, 0x00	; 0
     330:	c7 55       	subi	r28, 0x57	; 87
     332:	d1 09       	sbc	r29, r1
     334:	ed 2f       	mov	r30, r29
     336:	ee 0f       	add	r30, r30
     338:	ee 0b       	sbc	r30, r30
     33a:	2c 2b       	or	r18, r28
     33c:	3d 2b       	or	r19, r29
     33e:	4e 2b       	or	r20, r30
     340:	5e 2b       	or	r21, r30
     342:	6e 2b       	or	r22, r30
     344:	7e 2b       	or	r23, r30
     346:	8e 2b       	or	r24, r30
     348:	9e 2b       	or	r25, r30
     34a:	fd 01       	movw	r30, r26

uint64_t hexToUint64(const char *str) {
	uint64_t result = 0;
	char c;

	while ((c = *str++)) {
     34c:	df 01       	movw	r26, r30
     34e:	11 96       	adiw	r26, 0x01	; 1
     350:	c0 81       	ld	r28, Z
     352:	c1 11       	cpse	r28, r1
     354:	c1 cf       	rjmp	.-126    	; 0x2d8 <hexToUint64+0x1a>
     356:	08 c0       	rjmp	.+16     	; 0x368 <hexToUint64+0xaa>
			result |= (uint64_t)(c - 'A' + 10);
			} else if (c >= 'a' && c <= 'f') {
			result |= (uint64_t)(c - 'a' + 10);
			} else {
			// netinkamas simbolis
			return 0;
     358:	20 e0       	ldi	r18, 0x00	; 0
     35a:	30 e0       	ldi	r19, 0x00	; 0
     35c:	40 e0       	ldi	r20, 0x00	; 0
     35e:	50 e0       	ldi	r21, 0x00	; 0
     360:	60 e0       	ldi	r22, 0x00	; 0
     362:	70 e0       	ldi	r23, 0x00	; 0
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	90 e0       	ldi	r25, 0x00	; 0
		}
	}
	return result;
}
     368:	df 91       	pop	r29
     36a:	cf 91       	pop	r28
     36c:	0f 91       	pop	r16
     36e:	08 95       	ret

00000370 <FODataSplitter>:

void FODataSplitter(char *command) {
     370:	7f 92       	push	r7
     372:	8f 92       	push	r8
     374:	9f 92       	push	r9
     376:	af 92       	push	r10
     378:	bf 92       	push	r11
     37a:	cf 92       	push	r12
     37c:	df 92       	push	r13
     37e:	ef 92       	push	r14
     380:	ff 92       	push	r15
     382:	0f 93       	push	r16
     384:	1f 93       	push	r17
     386:	cf 93       	push	r28
     388:	df 93       	push	r29
     38a:	cd b7       	in	r28, 0x3d	; 61
     38c:	de b7       	in	r29, 0x3e	; 62
     38e:	a0 97       	sbiw	r28, 0x20	; 32
     390:	cd bf       	out	0x3d, r28	; 61
     392:	de bf       	out	0x3e, r29	; 62
     394:	6c 01       	movw	r12, r24
	const uint8_t lengths[] = {4, 4, 3, 3, 1, 2};
     396:	86 e0       	ldi	r24, 0x06	; 6
     398:	ef e3       	ldi	r30, 0x3F	; 63
     39a:	f3 e6       	ldi	r31, 0x63	; 99
     39c:	de 01       	movw	r26, r28
     39e:	11 96       	adiw	r26, 0x01	; 1
     3a0:	01 90       	ld	r0, Z+
     3a2:	0d 92       	st	X+, r0
     3a4:	8a 95       	dec	r24
     3a6:	e1 f7       	brne	.-8      	; 0x3a0 <FODataSplitter+0x30>
	const uint8_t count = sizeof(lengths) / sizeof(lengths[0]);
	char temp[16];

	strncpy(temp, command, 15);
     3a8:	4f e0       	ldi	r20, 0x0F	; 15
     3aa:	50 e0       	ldi	r21, 0x00	; 0
     3ac:	b6 01       	movw	r22, r12
     3ae:	ce 01       	movw	r24, r28
     3b0:	07 96       	adiw	r24, 0x07	; 7
     3b2:	0e 94 a3 0b 	call	0x1746	; 0x1746 <strncpy>
	temp[15] = '\0';
     3b6:	1e 8a       	std	Y+22, r1	; 0x16
	uint64_t datatocheck = hexToUint64(temp);
     3b8:	ce 01       	movw	r24, r28
     3ba:	07 96       	adiw	r24, 0x07	; 7
     3bc:	0e 94 5f 01 	call	0x2be	; 0x2be <hexToUint64>
     3c0:	72 2e       	mov	r7, r18
     3c2:	83 2e       	mov	r8, r19
     3c4:	94 2e       	mov	r9, r20
     3c6:	a5 2e       	mov	r10, r21
     3c8:	b6 2e       	mov	r11, r22
     3ca:	e7 2e       	mov	r14, r23
     3cc:	f8 2e       	mov	r15, r24
     3ce:	19 2f       	mov	r17, r25
	strncpy(temp, command + 15, 2); 
     3d0:	b6 01       	movw	r22, r12
     3d2:	61 5f       	subi	r22, 0xF1	; 241
     3d4:	7f 4f       	sbci	r23, 0xFF	; 255
     3d6:	42 e0       	ldi	r20, 0x02	; 2
     3d8:	50 e0       	ldi	r21, 0x00	; 0
     3da:	ce 01       	movw	r24, r28
     3dc:	07 96       	adiw	r24, 0x07	; 7
     3de:	0e 94 a3 0b 	call	0x1746	; 0x1746 <strncpy>
	temp[2] = '\0';
     3e2:	19 86       	std	Y+9, r1	; 0x09
	uint8_t crctocheck = (uint8_t)strtol(temp, NULL, 16);
     3e4:	40 e1       	ldi	r20, 0x10	; 16
     3e6:	50 e0       	ldi	r21, 0x00	; 0
     3e8:	60 e0       	ldi	r22, 0x00	; 0
     3ea:	70 e0       	ldi	r23, 0x00	; 0
     3ec:	ce 01       	movw	r24, r28
     3ee:	07 96       	adiw	r24, 0x07	; 7
     3f0:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <strtol>

	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
     3f4:	06 2f       	mov	r16, r22
     3f6:	27 2d       	mov	r18, r7
     3f8:	38 2d       	mov	r19, r8
     3fa:	49 2d       	mov	r20, r9
     3fc:	5a 2d       	mov	r21, r10
     3fe:	6b 2d       	mov	r22, r11
     400:	7e 2d       	mov	r23, r14
     402:	8f 2d       	mov	r24, r15
     404:	91 2f       	mov	r25, r17
     406:	0e 94 52 01 	call	0x2a4	; 0x2a4 <verify_crc8_cdma2000>
     40a:	81 11       	cpse	r24, r1
     40c:	8c c0       	rjmp	.+280    	; 0x526 <__LOCK_REGION_LENGTH__+0x126>
     40e:	af c0       	rjmp	.+350    	; 0x56e <__LOCK_REGION_LENGTH__+0x16e>
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
			char token[10] = {0};
     410:	5e 01       	movw	r10, r28
     412:	87 e1       	ldi	r24, 0x17	; 23
     414:	a8 0e       	add	r10, r24
     416:	b1 1c       	adc	r11, r1
     418:	8a e0       	ldi	r24, 0x0A	; 10
     41a:	f5 01       	movw	r30, r10
     41c:	11 92       	st	Z+, r1
     41e:	8a 95       	dec	r24
     420:	e9 f7       	brne	.-6      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>

			memcpy(token, p, lengths[i]);
     422:	e1 e0       	ldi	r30, 0x01	; 1
     424:	f0 e0       	ldi	r31, 0x00	; 0
     426:	ec 0f       	add	r30, r28
     428:	fd 1f       	adc	r31, r29
     42a:	e1 0f       	add	r30, r17
     42c:	f1 1d       	adc	r31, r1
     42e:	e0 80       	ld	r14, Z
     430:	f1 2c       	mov	r15, r1
     432:	a7 01       	movw	r20, r14
     434:	b6 01       	movw	r22, r12
     436:	c5 01       	movw	r24, r10
     438:	0e 94 9a 0b 	call	0x1734	; 0x1734 <memcpy>
			token[lengths[i]] = '\0';
     43c:	f5 01       	movw	r30, r10
     43e:	ee 0d       	add	r30, r14
     440:	ff 1d       	adc	r31, r15
     442:	10 82       	st	Z, r1

			switch (i) {
     444:	12 30       	cpi	r17, 0x02	; 2
     446:	91 f1       	breq	.+100    	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
     448:	28 f4       	brcc	.+10     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
     44a:	11 23       	and	r17, r17
     44c:	51 f0       	breq	.+20     	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
     44e:	11 30       	cpi	r17, 0x01	; 1
     450:	a9 f0       	breq	.+42     	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
     452:	65 c0       	rjmp	.+202    	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
     454:	13 30       	cpi	r17, 0x03	; 3
     456:	09 f4       	brne	.+2      	; 0x45a <__LOCK_REGION_LENGTH__+0x5a>
     458:	41 c0       	rjmp	.+130    	; 0x4dc <__LOCK_REGION_LENGTH__+0xdc>
     45a:	14 30       	cpi	r17, 0x04	; 4
     45c:	09 f4       	brne	.+2      	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
     45e:	56 c0       	rjmp	.+172    	; 0x50c <__LOCK_REGION_LENGTH__+0x10c>
     460:	5e c0       	rjmp	.+188    	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
				case 0: SensorData.HPElevation   = (uint16_t)strtol(token, NULL, 16); break;
     462:	40 e1       	ldi	r20, 0x10	; 16
     464:	50 e0       	ldi	r21, 0x00	; 0
     466:	60 e0       	ldi	r22, 0x00	; 0
     468:	70 e0       	ldi	r23, 0x00	; 0
     46a:	ce 01       	movw	r24, r28
     46c:	47 96       	adiw	r24, 0x17	; 23
     46e:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <strtol>
     472:	60 93 ae 64 	sts	0x64AE, r22	; 0x8064ae <__data_end+0x2>
     476:	70 93 af 64 	sts	0x64AF, r23	; 0x8064af <__data_end+0x3>
     47a:	51 c0       	rjmp	.+162    	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
				case 1: SensorData.Azimuth     = (uint16_t)strtol(token, NULL, 16)/ Angle_Precizion; break;
     47c:	40 e1       	ldi	r20, 0x10	; 16
     47e:	50 e0       	ldi	r21, 0x00	; 0
     480:	60 e0       	ldi	r22, 0x00	; 0
     482:	70 e0       	ldi	r23, 0x00	; 0
     484:	ce 01       	movw	r24, r28
     486:	47 96       	adiw	r24, 0x17	; 23
     488:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <strtol>
     48c:	9b 01       	movw	r18, r22
     48e:	36 95       	lsr	r19
     490:	27 95       	ror	r18
     492:	36 95       	lsr	r19
     494:	27 95       	ror	r18
     496:	ab e7       	ldi	r26, 0x7B	; 123
     498:	b4 e1       	ldi	r27, 0x14	; 20
     49a:	0e 94 15 0a 	call	0x142a	; 0x142a <__umulhisi3>
     49e:	96 95       	lsr	r25
     4a0:	87 95       	ror	r24
     4a2:	80 93 b0 64 	sts	0x64B0, r24	; 0x8064b0 <__data_end+0x4>
     4a6:	90 93 b1 64 	sts	0x64B1, r25	; 0x8064b1 <__data_end+0x5>
     4aa:	39 c0       	rjmp	.+114    	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
				case 2: SensorData.PVU         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     4ac:	40 e1       	ldi	r20, 0x10	; 16
     4ae:	50 e0       	ldi	r21, 0x00	; 0
     4b0:	60 e0       	ldi	r22, 0x00	; 0
     4b2:	70 e0       	ldi	r23, 0x00	; 0
     4b4:	ce 01       	movw	r24, r28
     4b6:	47 96       	adiw	r24, 0x17	; 23
     4b8:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <strtol>
     4bc:	9b 01       	movw	r18, r22
     4be:	ad ec       	ldi	r26, 0xCD	; 205
     4c0:	bc ec       	ldi	r27, 0xCC	; 204
     4c2:	0e 94 15 0a 	call	0x142a	; 0x142a <__umulhisi3>
     4c6:	96 95       	lsr	r25
     4c8:	87 95       	ror	r24
     4ca:	96 95       	lsr	r25
     4cc:	87 95       	ror	r24
     4ce:	96 95       	lsr	r25
     4d0:	87 95       	ror	r24
     4d2:	80 93 b2 64 	sts	0x64B2, r24	; 0x8064b2 <__data_end+0x6>
     4d6:	90 93 b3 64 	sts	0x64B3, r25	; 0x8064b3 <__data_end+0x7>
     4da:	21 c0       	rjmp	.+66     	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
				case 3: SensorData.PVI         = (uint16_t)strtol(token, NULL, 16)/ U_I_Precizion; break;
     4dc:	40 e1       	ldi	r20, 0x10	; 16
     4de:	50 e0       	ldi	r21, 0x00	; 0
     4e0:	60 e0       	ldi	r22, 0x00	; 0
     4e2:	70 e0       	ldi	r23, 0x00	; 0
     4e4:	ce 01       	movw	r24, r28
     4e6:	47 96       	adiw	r24, 0x17	; 23
     4e8:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <strtol>
     4ec:	9b 01       	movw	r18, r22
     4ee:	ad ec       	ldi	r26, 0xCD	; 205
     4f0:	bc ec       	ldi	r27, 0xCC	; 204
     4f2:	0e 94 15 0a 	call	0x142a	; 0x142a <__umulhisi3>
     4f6:	96 95       	lsr	r25
     4f8:	87 95       	ror	r24
     4fa:	96 95       	lsr	r25
     4fc:	87 95       	ror	r24
     4fe:	96 95       	lsr	r25
     500:	87 95       	ror	r24
     502:	80 93 b4 64 	sts	0x64B4, r24	; 0x8064b4 <__data_end+0x8>
     506:	90 93 b5 64 	sts	0x64B5, r25	; 0x8064b5 <__data_end+0x9>
     50a:	09 c0       	rjmp	.+18     	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
     50c:	40 e1       	ldi	r20, 0x10	; 16
     50e:	50 e0       	ldi	r21, 0x00	; 0
     510:	60 e0       	ldi	r22, 0x00	; 0
     512:	70 e0       	ldi	r23, 0x00	; 0
     514:	ce 01       	movw	r24, r28
     516:	47 96       	adiw	r24, 0x17	; 23
     518:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <strtol>
     51c:	06 2f       	mov	r16, r22
			}

			p += lengths[i];
     51e:	ce 0c       	add	r12, r14
     520:	df 1c       	adc	r13, r15
	if(verify_crc8_cdma2000(datatocheck, crctocheck)){ //if data valid update it
		//screen_write_formatted_text("data is correct", 1, ALIGN_CENTER);//uncomment if nedded// crc ok
		const char *p = command;
		uint8_t EndSwitchesValue = 0;

		for (uint8_t i = 0; i < count; i++) {
     522:	1f 5f       	subi	r17, 0xFF	; 255
     524:	02 c0       	rjmp	.+4      	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
     526:	10 e0       	ldi	r17, 0x00	; 0
     528:	00 e0       	ldi	r16, 0x00	; 0
     52a:	16 30       	cpi	r17, 0x06	; 6
     52c:	08 f4       	brcc	.+2      	; 0x530 <__LOCK_REGION_LENGTH__+0x130>
     52e:	70 cf       	rjmp	.-288    	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
				case 4: EndSwitchesValue       = (uint8_t)strtol(token, NULL, 16); break; //common end switches value
			}

			p += lengths[i];
		}
		SensorData.Elevation = SensorData.HPElevation / Angle_Precizion;
     530:	ec ea       	ldi	r30, 0xAC	; 172
     532:	f4 e6       	ldi	r31, 0x64	; 100
     534:	22 81       	ldd	r18, Z+2	; 0x02
     536:	33 81       	ldd	r19, Z+3	; 0x03
     538:	36 95       	lsr	r19
     53a:	27 95       	ror	r18
     53c:	36 95       	lsr	r19
     53e:	27 95       	ror	r18
     540:	ab e7       	ldi	r26, 0x7B	; 123
     542:	b4 e1       	ldi	r27, 0x14	; 20
     544:	0e 94 15 0a 	call	0x142a	; 0x142a <__umulhisi3>
     548:	96 95       	lsr	r25
     54a:	87 95       	ror	r24
     54c:	80 83       	st	Z, r24
     54e:	91 83       	std	Z+1, r25	; 0x01
		//spliting end switch value to separate end switch value according to axis
		SensorData.ElMin = (EndSwitchesValue & 0x01) ? 1 : 0;
     550:	80 2f       	mov	r24, r16
     552:	81 70       	andi	r24, 0x01	; 1
     554:	82 87       	std	Z+10, r24	; 0x0a
		SensorData.ElMax = (EndSwitchesValue & 0x02) ? 1 : 0;
     556:	01 fb       	bst	r16, 1
     558:	88 27       	eor	r24, r24
     55a:	80 f9       	bld	r24, 0
     55c:	83 87       	std	Z+11, r24	; 0x0b
		SensorData.AzMin = (EndSwitchesValue & 0x04) ? 1 : 0;
     55e:	02 fb       	bst	r16, 2
     560:	88 27       	eor	r24, r24
     562:	80 f9       	bld	r24, 0
     564:	84 87       	std	Z+12, r24	; 0x0c
		SensorData.AzMax = (EndSwitchesValue & 0x08) ? 1 : 0;
     566:	03 fb       	bst	r16, 3
     568:	00 27       	eor	r16, r16
     56a:	00 f9       	bld	r16, 0
     56c:	05 87       	std	Z+13, r16	; 0x0d
	}
	else{
		//uncomment if nedded
		//screen_write_formatted_text("data is corupted!", 1, ALIGN_CENTER); // bad crc
	}	
}
     56e:	a0 96       	adiw	r28, 0x20	; 32
     570:	cd bf       	out	0x3d, r28	; 61
     572:	de bf       	out	0x3e, r29	; 62
     574:	df 91       	pop	r29
     576:	cf 91       	pop	r28
     578:	1f 91       	pop	r17
     57a:	0f 91       	pop	r16
     57c:	ff 90       	pop	r15
     57e:	ef 90       	pop	r14
     580:	df 90       	pop	r13
     582:	cf 90       	pop	r12
     584:	bf 90       	pop	r11
     586:	af 90       	pop	r10
     588:	9f 90       	pop	r9
     58a:	8f 90       	pop	r8
     58c:	7f 90       	pop	r7
     58e:	08 95       	ret

00000590 <FOReceiver>:
 * This function continuously reads incoming data via USART, processes the data, 
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
     590:	0f 93       	push	r16
     592:	1f 93       	push	r17
     594:	cf 93       	push	r28
     596:	df 93       	push	r29
     598:	cd b7       	in	r28, 0x3d	; 61
     59a:	de b7       	in	r29, 0x3e	; 62
     59c:	61 97       	sbiw	r28, 0x11	; 17
     59e:	cd bf       	out	0x3d, r28	; 61
     5a0:	de bf       	out	0x3e, r29	; 62
    uint8_t index = 0;
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
     5a2:	fe 01       	movw	r30, r28
     5a4:	31 96       	adiw	r30, 0x01	; 1
     5a6:	81 e1       	ldi	r24, 0x11	; 17
     5a8:	df 01       	movw	r26, r30
     5aa:	1d 92       	st	X+, r1
     5ac:	8a 95       	dec	r24
     5ae:	e9 f7       	brne	.-6      	; 0x5aa <FOReceiver+0x1a>
    uint8_t start = 0;
     5b0:	00 e0       	ldi	r16, 0x00	; 0
 * and executes the appropriate command. If an error occurs or a warning is set, 
 * it handles the corresponding state. The function handles both normal command 
 * processing and error recovery.
 */
void FOReceiver() {
    uint8_t index = 0;
     5b2:	10 e0       	ldi	r17, 0x00	; 0
    char command[MESSAGE_LENGTH_FO] = {0}; // Empty command array
    uint8_t start = 0;

    while (1) {
        char c = USART1_readChar(); // Reading a character from USART
     5b4:	0e 94 11 08 	call	0x1022	; 0x1022 <USART1_readChar>

        if (Status_FO.error) { // If an error is active
     5b8:	90 91 ba 64 	lds	r25, 0x64BA	; 0x8064ba <Status_FO>
     5bc:	99 23       	and	r25, r25
     5be:	29 f0       	breq	.+10     	; 0x5ca <FOReceiver+0x3a>
            //FODataSplitter("0"); // Execute command 0 for error handling
            Status_FO.error = 0; // Reset error value
     5c0:	ea eb       	ldi	r30, 0xBA	; 186
     5c2:	f4 e6       	ldi	r31, 0x64	; 100
     5c4:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0;
     5c6:	11 82       	std	Z+1, r1	; 0x01
            break;
     5c8:	34 c0       	rjmp	.+104    	; 0x632 <FOReceiver+0xa2>
        }

        if (start) {
     5ca:	00 23       	and	r16, r16
     5cc:	c1 f0       	breq	.+48     	; 0x5fe <FOReceiver+0x6e>
            if (c == '>') { // If received data end symbol
     5ce:	8e 33       	cpi	r24, 0x3E	; 62
     5d0:	61 f4       	brne	.+24     	; 0x5ea <FOReceiver+0x5a>
               start = 0;
			   command[index] = '\0';
     5d2:	e1 e0       	ldi	r30, 0x01	; 1
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	ec 0f       	add	r30, r28
     5d8:	fd 1f       	adc	r31, r29
     5da:	e1 0f       	add	r30, r17
     5dc:	f1 1d       	adc	r31, r1
     5de:	10 82       	st	Z, r1
               index = 0;
               FODataSplitter(command); // Execute the received command //comment when testing lines below
     5e0:	ce 01       	movw	r24, r28
     5e2:	01 96       	adiw	r24, 0x01	; 1
     5e4:	0e 94 b8 01 	call	0x370	; 0x370 <FODataSplitter>
				//screen_write_formatted_text("FO data:", 0, ALIGN_LEFT); //uncomment to testing purposes only
				//screen_write_formatted_text("%s", 3, ALIGN_RIGHT, command);
                break;
     5e8:	24 c0       	rjmp	.+72     	; 0x632 <FOReceiver+0xa2>
            } else if (index < MESSAGE_LENGTH_FO) {
     5ea:	11 31       	cpi	r17, 0x11	; 17
     5ec:	40 f4       	brcc	.+16     	; 0x5fe <FOReceiver+0x6e>
                command[index++] = c; // Store received character in command array
     5ee:	e1 e0       	ldi	r30, 0x01	; 1
     5f0:	f0 e0       	ldi	r31, 0x00	; 0
     5f2:	ec 0f       	add	r30, r28
     5f4:	fd 1f       	adc	r31, r29
     5f6:	e1 0f       	add	r30, r17
     5f8:	f1 1d       	adc	r31, r1
     5fa:	80 83       	st	Z, r24
     5fc:	1f 5f       	subi	r17, 0xFF	; 255
            }
        }

        if (c == '<') { // If received data start symbol
     5fe:	8c 33       	cpi	r24, 0x3C	; 60
     600:	31 f4       	brne	.+12     	; 0x60e <FOReceiver+0x7e>
            start = 1;
            index = 0;
            Status_FO.error = 0; // Reset error state
     602:	ea eb       	ldi	r30, 0xBA	; 186
     604:	f4 e6       	ldi	r31, 0x64	; 100
     606:	10 82       	st	Z, r1
            Status_FO.errorCounter = 0; // Reset error counter
     608:	11 82       	std	Z+1, r1	; 0x01
                command[index++] = c; // Store received character in command array
            }
        }

        if (c == '<') { // If received data start symbol
            start = 1;
     60a:	01 e0       	ldi	r16, 0x01	; 1
            index = 0;
     60c:	10 e0       	ldi	r17, 0x00	; 0
            Status_FO.error = 0; // Reset error state
            Status_FO.errorCounter = 0; // Reset error counter
        }

        if (Status_FO.warning) {
     60e:	80 91 bc 64 	lds	r24, 0x64BC	; 0x8064bc <Status_FO+0x2>
     612:	88 23       	and	r24, r24
     614:	79 f2       	breq	.-98     	; 0x5b4 <FOReceiver+0x24>
            Status_FO.warning = 0;
     616:	ea eb       	ldi	r30, 0xBA	; 186
     618:	f4 e6       	ldi	r31, 0x64	; 100
     61a:	12 82       	std	Z+2, r1	; 0x02
            if (Status_FO.errorCounter < CountForError_FO) {
     61c:	81 81       	ldd	r24, Z+1	; 0x01
     61e:	8a 30       	cpi	r24, 0x0A	; 10
     620:	20 f4       	brcc	.+8      	; 0x62a <FOReceiver+0x9a>
                Status_FO.errorCounter++;
     622:	8f 5f       	subi	r24, 0xFF	; 255
     624:	80 93 bb 64 	sts	0x64BB, r24	; 0x8064bb <Status_FO+0x1>
     628:	c5 cf       	rjmp	.-118    	; 0x5b4 <FOReceiver+0x24>
            } else {
                Status_FO.error = 1; // Set error flag if too many warnings
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	80 93 ba 64 	sts	0x64BA, r24	; 0x8064ba <Status_FO>
     630:	c1 cf       	rjmp	.-126    	; 0x5b4 <FOReceiver+0x24>
            }
        }
    }
     632:	61 96       	adiw	r28, 0x11	; 17
     634:	cd bf       	out	0x3d, r28	; 61
     636:	de bf       	out	0x3e, r29	; 62
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	0f 91       	pop	r16
     640:	08 95       	ret

00000642 <GPIO_init>:

#include "Settings.h"

void GPIO_init(){
    // Configure USART0 and USART1 pin routing
    PORTMUX.USARTROUTEA = PORTMUX_USART0_ALT1_gc | PORTMUX_USART1_ALT2_gc; // Set USART0 to alternative pins set 1, USART1 to alternative pins set 2
     642:	e0 ee       	ldi	r30, 0xE0	; 224
     644:	f5 e0       	ldi	r31, 0x05	; 5
     646:	81 e1       	ldi	r24, 0x11	; 17
     648:	82 83       	std	Z+2, r24	; 0x02
    PORTMUX.TWIROUTEA = PORTMUX_TWI0_DEFAULT_gc; // Set TWI0 to default pins
     64a:	16 82       	std	Z+6, r1	; 0x06
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;
     64c:	83 e0       	ldi	r24, 0x03	; 3
     64e:	87 83       	std	Z+7, r24	; 0x07
	PORTMUX.TCDROUTEA = PORTMUX_TCD0_ALT2_gc; ///< Select alternative WOC pin variant 2
     650:	82 e0       	ldi	r24, 0x02	; 2
     652:	81 87       	std	Z+9, r24	; 0x09


    // Configure Port A (PA) for RX LED, I2C SDA, SCL, USART0 TX, TX LED and XDIR
    PORTA.DIRSET = PIN2_bm | PIN3_bm | PIN4_bm | PIN6_bm | PIN7_bm; // Set PA2, PA3, PA4, PA7 as output (RX LED, I2C SDA, SCL, USART0 TX, TX LED, XDIR)
     654:	e0 e0       	ldi	r30, 0x00	; 0
     656:	f4 e0       	ldi	r31, 0x04	; 4
     658:	8c ed       	ldi	r24, 0xDC	; 220
     65a:	81 83       	std	Z+1, r24	; 0x01
    PORTA.DIRCLR = PIN1_bm | PIN5_bm; // Set  PA1 as Joystick button,  PA5 as input (USART0 RX)
     65c:	82 e2       	ldi	r24, 0x22	; 34
     65e:	82 83       	std	Z+2, r24	; 0x02
	PORTA.PIN1CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA1 (Joystick button)
     660:	88 e0       	ldi	r24, 0x08	; 8
     662:	81 8b       	std	Z+17, r24	; 0x11
    PORTA.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA4 (I2C SCL)
     664:	84 8b       	std	Z+20, r24	; 0x14
    PORTA.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PA5 (USART0 RX)
     666:	85 8b       	std	Z+21, r24	; 0x15

    // Configure ADC pins for Joystick x and y axis
    PORTC.PIN1CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC1 (X axis)
     668:	e0 e4       	ldi	r30, 0x40	; 64
     66a:	f4 e0       	ldi	r31, 0x04	; 4
     66c:	91 89       	ldd	r25, Z+17	; 0x11
     66e:	98 7f       	andi	r25, 0xF8	; 248
     670:	91 8b       	std	Z+17, r25	; 0x11
    PORTC.PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC1
     672:	91 89       	ldd	r25, Z+17	; 0x11
     674:	94 60       	ori	r25, 0x04	; 4
     676:	91 8b       	std	Z+17, r25	; 0x11
    //PORTC.PIN1CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC1

    PORTC.PIN2CTRL &= ~PORT_ISC_gm; // Disable interrupt sense for PC2 (Y axis)
     678:	92 89       	ldd	r25, Z+18	; 0x12
     67a:	98 7f       	andi	r25, 0xF8	; 248
     67c:	92 8b       	std	Z+18, r25	; 0x12
    PORTC.PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc; // Disable input sense for PC2
     67e:	92 89       	ldd	r25, Z+18	; 0x12
     680:	94 60       	ori	r25, 0x04	; 4
     682:	92 8b       	std	Z+18, r25	; 0x12
    //PORTC.PIN2CTRL &= ~PORT_PULLUPEN_bm; // Disable pull-up for PC2

	PORTC.DIRSET = PIN0_bm; //Set PC0 as RX LED
     684:	91 e0       	ldi	r25, 0x01	; 1
     686:	91 83       	std	Z+1, r25	; 0x01

    // Configure Port D (PD) for USART1 TX and RX
    PORTD.DIRSET = PIN2_bm | PIN3_bm | PIN5_bm; //Set PD2 as linear motor disable pin, PD3 as PWM, PD5 as direction
     688:	e0 e6       	ldi	r30, 0x60	; 96
     68a:	f4 e0       	ldi	r31, 0x04	; 4
     68c:	9c e2       	ldi	r25, 0x2C	; 44
     68e:	91 83       	std	Z+1, r25	; 0x01
	PORTD.DIRCLR = PIN4_bm; //Linear motor driver TLE9201SG error flag pin
     690:	90 e1       	ldi	r25, 0x10	; 16
     692:	92 83       	std	Z+2, r25	; 0x02

	PORTF.DIRSET = PIN1_bm | PIN2_bm | PIN3_bm; //Set PF1 as enable, PF2 as pulse, PIN3 as direction signals output for HBS86 driver
     694:	e0 ea       	ldi	r30, 0xA0	; 160
     696:	f4 e0       	ldi	r31, 0x04	; 4
     698:	9e e0       	ldi	r25, 0x0E	; 14
     69a:	91 83       	std	Z+1, r25	; 0x01
	PORTF.DIRCLR = PIN4_bm | PIN5_bm; //Set PF4 as alarm and PF5 as Pend signals inputs from HBS86 driver
     69c:	90 e3       	ldi	r25, 0x30	; 48
     69e:	92 83       	std	Z+2, r25	; 0x02
	PORTF.PIN4CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF4
     6a0:	84 8b       	std	Z+20, r24	; 0x14
	PORTF.PIN5CTRL = PORT_PULLUPEN_bm; // Enable pull-up for PF5
     6a2:	85 8b       	std	Z+21, r24	; 0x15
     6a4:	08 95       	ret

000006a6 <I2C_init>:
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal to release the bus
    return data;
}
     6a6:	e0 e0       	ldi	r30, 0x00	; 0
     6a8:	f9 e0       	ldi	r31, 0x09	; 9
     6aa:	82 e0       	ldi	r24, 0x02	; 2
     6ac:	80 83       	st	Z, r24
     6ae:	85 e0       	ldi	r24, 0x05	; 5
     6b0:	86 83       	std	Z+6, r24	; 0x06
     6b2:	81 e0       	ldi	r24, 0x01	; 1
     6b4:	83 83       	std	Z+3, r24	; 0x03
     6b6:	85 83       	std	Z+5, r24	; 0x05
     6b8:	08 95       	ret

000006ba <TransmitAdd>:
     6ba:	90 e0       	ldi	r25, 0x00	; 0
     6bc:	88 0f       	add	r24, r24
     6be:	99 1f       	adc	r25, r25
     6c0:	86 2b       	or	r24, r22
     6c2:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7f0907>
     6c6:	48 e8       	ldi	r20, 0x88	; 136
     6c8:	53 e1       	ldi	r21, 0x13	; 19
     6ca:	60 e0       	ldi	r22, 0x00	; 0
     6cc:	70 e0       	ldi	r23, 0x00	; 0
     6ce:	09 c0       	rjmp	.+18     	; 0x6e2 <TransmitAdd+0x28>
     6d0:	41 50       	subi	r20, 0x01	; 1
     6d2:	51 09       	sbc	r21, r1
     6d4:	61 09       	sbc	r22, r1
     6d6:	71 09       	sbc	r23, r1
     6d8:	21 f4       	brne	.+8      	; 0x6e2 <TransmitAdd+0x28>
     6da:	83 e0       	ldi	r24, 0x03	; 3
     6dc:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     6e0:	05 c0       	rjmp	.+10     	; 0x6ec <TransmitAdd+0x32>
     6e2:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6e6:	80 7c       	andi	r24, 0xC0	; 192
     6e8:	99 f3       	breq	.-26     	; 0x6d0 <TransmitAdd+0x16>
     6ea:	80 e0       	ldi	r24, 0x00	; 0
     6ec:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6f0:	94 fd       	sbrc	r25, 4
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     6f8:	9c 70       	andi	r25, 0x0C	; 12
     6fa:	09 f0       	breq	.+2      	; 0x6fe <TransmitAdd+0x44>
     6fc:	82 e0       	ldi	r24, 0x02	; 2
     6fe:	88 23       	and	r24, r24
     700:	19 f0       	breq	.+6      	; 0x708 <TransmitAdd+0x4e>
     702:	93 e0       	ldi	r25, 0x03	; 3
     704:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     708:	80 93 bd 64 	sts	0x64BD, r24	; 0x8064bd <I2C>
     70c:	08 95       	ret

0000070e <TransmitByte>:
     70e:	28 2f       	mov	r18, r24
     710:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     714:	94 fd       	sbrc	r25, 4
     716:	02 c0       	rjmp	.+4      	; 0x71c <TransmitByte+0xe>
     718:	80 e0       	ldi	r24, 0x00	; 0
     71a:	01 c0       	rjmp	.+2      	; 0x71e <TransmitByte+0x10>
     71c:	81 e0       	ldi	r24, 0x01	; 1
     71e:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     722:	9c 70       	andi	r25, 0x0C	; 12
     724:	09 f0       	breq	.+2      	; 0x728 <TransmitByte+0x1a>
     726:	82 e0       	ldi	r24, 0x02	; 2
     728:	88 23       	and	r24, r24
     72a:	19 f0       	breq	.+6      	; 0x732 <TransmitByte+0x24>
     72c:	93 e0       	ldi	r25, 0x03	; 3
     72e:	90 93 04 09 	sts	0x0904, r25	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     732:	81 11       	cpse	r24, r1
     734:	14 c0       	rjmp	.+40     	; 0x75e <TransmitByte+0x50>
     736:	20 93 08 09 	sts	0x0908, r18	; 0x800908 <__TEXT_REGION_LENGTH__+0x7f0908>
     73a:	48 e8       	ldi	r20, 0x88	; 136
     73c:	53 e1       	ldi	r21, 0x13	; 19
     73e:	60 e0       	ldi	r22, 0x00	; 0
     740:	70 e0       	ldi	r23, 0x00	; 0
     742:	09 c0       	rjmp	.+18     	; 0x756 <TransmitByte+0x48>
     744:	41 50       	subi	r20, 0x01	; 1
     746:	51 09       	sbc	r21, r1
     748:	61 09       	sbc	r22, r1
     74a:	71 09       	sbc	r23, r1
     74c:	21 f4       	brne	.+8      	; 0x756 <TransmitByte+0x48>
     74e:	83 e0       	ldi	r24, 0x03	; 3
     750:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7f0904>
     754:	04 c0       	rjmp	.+8      	; 0x75e <TransmitByte+0x50>
     756:	90 91 05 09 	lds	r25, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7f0905>
     75a:	96 ff       	sbrs	r25, 6
     75c:	f3 cf       	rjmp	.-26     	; 0x744 <TransmitByte+0x36>
     75e:	80 93 bd 64 	sts	0x64BD, r24	; 0x8064bd <I2C>
     762:	08 95       	ret

00000764 <WriteToReg>:
 * @param reg Register address to write to.
 * @param data Data to write to the register.
 * 
 * This function writes the data to a specific register of an I2C device.
 */
void WriteToReg(uint8_t addr, uint8_t reg, uint8_t data) {
     764:	cf 93       	push	r28
     766:	df 93       	push	r29
     768:	c6 2f       	mov	r28, r22
     76a:	d4 2f       	mov	r29, r20
    if (!TransmitAdd(addr, WRITE)) { // Transmit address for write
     76c:	60 e0       	ldi	r22, 0x00	; 0
     76e:	0e 94 5d 03 	call	0x6ba	; 0x6ba <TransmitAdd>
     772:	81 11       	cpse	r24, r1
     774:	08 c0       	rjmp	.+16     	; 0x786 <WriteToReg+0x22>
        if (!TransmitByte(reg)) { // Write register address
     776:	8c 2f       	mov	r24, r28
     778:	0e 94 87 03 	call	0x70e	; 0x70e <TransmitByte>
     77c:	81 11       	cpse	r24, r1
     77e:	03 c0       	rjmp	.+6      	; 0x786 <WriteToReg+0x22>
            TransmitByte(data); // Write the data with STOP
     780:	8d 2f       	mov	r24, r29
     782:	0e 94 87 03 	call	0x70e	; 0x70e <TransmitByte>
        }
    }

    TWI0.MCTRLB |= TWI_MCMD_STOP_gc; // Send STOP signal
     786:	e0 e0       	ldi	r30, 0x00	; 0
     788:	f9 e0       	ldi	r31, 0x09	; 9
     78a:	84 81       	ldd	r24, Z+4	; 0x04
     78c:	83 60       	ori	r24, 0x03	; 3
     78e:	84 83       	std	Z+4, r24	; 0x04
}
     790:	df 91       	pop	r29
     792:	cf 91       	pop	r28
     794:	08 95       	ret

00000796 <LinearMotor_enable>:
 */ 
#include "Settings.h"
#include "LinearMotorVar.h"

void LinearMotor_enable(){ //turn on TLE9201SG
	if(LinearMotor.alreadyEnabled == false){
     796:	80 91 c1 64 	lds	r24, 0x64C1	; 0x8064c1 <LinearMotor+0x3>
     79a:	81 11       	cpse	r24, r1
     79c:	0e c0       	rjmp	.+28     	; 0x7ba <LinearMotor_enable+0x24>
		PORTD.OUTCLR = PIN2_bm;  // DIS=0
     79e:	84 e0       	ldi	r24, 0x04	; 4
     7a0:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7a4:	8f e5       	ldi	r24, 0x5F	; 95
     7a6:	9a ee       	ldi	r25, 0xEA	; 234
     7a8:	01 97       	sbiw	r24, 0x01	; 1
     7aa:	f1 f7       	brne	.-4      	; 0x7a8 <LinearMotor_enable+0x12>
     7ac:	00 c0       	rjmp	.+0      	; 0x7ae <LinearMotor_enable+0x18>
     7ae:	00 00       	nop
		_delay_ms(10);
		LinearMotor.alreadyEnabled = true;
     7b0:	ee eb       	ldi	r30, 0xBE	; 190
     7b2:	f4 e6       	ldi	r31, 0x64	; 100
     7b4:	81 e0       	ldi	r24, 0x01	; 1
     7b6:	83 83       	std	Z+3, r24	; 0x03
		LinearMotor.alreadyDisabled = false;
     7b8:	14 82       	std	Z+4, r1	; 0x04
     7ba:	08 95       	ret

000007bc <LinearMotor_disable>:
	}
}

void LinearMotor_disable(){ //turn off TLE9201SG
	if(LinearMotor.alreadyDisabled == false){
     7bc:	80 91 c2 64 	lds	r24, 0x64C2	; 0x8064c2 <LinearMotor+0x4>
     7c0:	81 11       	cpse	r24, r1
     7c2:	0e c0       	rjmp	.+28     	; 0x7e0 <LinearMotor_disable+0x24>
		PORTD.OUTSET = PIN2_bm;  // DIS=1
     7c4:	84 e0       	ldi	r24, 0x04	; 4
     7c6:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7f0465>
     7ca:	8f e5       	ldi	r24, 0x5F	; 95
     7cc:	9a ee       	ldi	r25, 0xEA	; 234
     7ce:	01 97       	sbiw	r24, 0x01	; 1
     7d0:	f1 f7       	brne	.-4      	; 0x7ce <LinearMotor_disable+0x12>
     7d2:	00 c0       	rjmp	.+0      	; 0x7d4 <LinearMotor_disable+0x18>
     7d4:	00 00       	nop
		_delay_ms(10);
		LinearMotor.alreadyDisabled = true;
     7d6:	ee eb       	ldi	r30, 0xBE	; 190
     7d8:	f4 e6       	ldi	r31, 0x64	; 100
     7da:	81 e0       	ldi	r24, 0x01	; 1
     7dc:	84 83       	std	Z+4, r24	; 0x04
		LinearMotor.alreadyEnabled = false;
     7de:	13 82       	std	Z+3, r1	; 0x03
     7e0:	08 95       	ret

000007e2 <LinearMotor_start>:
	}
}

void LinearMotor_start(){ //starting pwm signal generation
	if(LinearMotor.alreadyStarted == false){		
     7e2:	80 91 bf 64 	lds	r24, 0x64BF	; 0x8064bf <LinearMotor+0x1>
     7e6:	81 11       	cpse	r24, r1
     7e8:	0d c0       	rjmp	.+26     	; 0x804 <LinearMotor_start+0x22>
		TCA0.SPLIT.CTRLB |= TCA_SPLIT_HCMP0EN_bm; //connecting TCA to PD3
     7ea:	e0 e0       	ldi	r30, 0x00	; 0
     7ec:	fa e0       	ldi	r31, 0x0A	; 10
     7ee:	81 81       	ldd	r24, Z+1	; 0x01
     7f0:	80 61       	ori	r24, 0x10	; 16
     7f2:	81 83       	std	Z+1, r24	; 0x01
		TCA0.SPLIT.CTRLA |= TCA_SPLIT_ENABLE_bm; //turn on TCA back
     7f4:	80 81       	ld	r24, Z
     7f6:	81 60       	ori	r24, 0x01	; 1
     7f8:	80 83       	st	Z, r24
		LinearMotor.alreadyStarted = true;
     7fa:	ee eb       	ldi	r30, 0xBE	; 190
     7fc:	f4 e6       	ldi	r31, 0x64	; 100
     7fe:	81 e0       	ldi	r24, 0x01	; 1
     800:	81 83       	std	Z+1, r24	; 0x01
		LinearMotor.alreadyStoped = false;
     802:	12 82       	std	Z+2, r1	; 0x02
     804:	08 95       	ret

00000806 <LinearMotor_stop>:
	}

}

void LinearMotor_stop(){
	if(LinearMotor.alreadyStoped == false){ //stoping pwm signal generation
     806:	80 91 c0 64 	lds	r24, 0x64C0	; 0x8064c0 <LinearMotor+0x2>
     80a:	81 11       	cpse	r24, r1
     80c:	19 c0       	rjmp	.+50     	; 0x840 <LinearMotor_stop+0x3a>
		TCA0.SPLIT.CTRLB &= ~(TCA_SPLIT_HCMP0EN_bm); //disconecting TCA from PD3
     80e:	e0 e0       	ldi	r30, 0x00	; 0
     810:	fa e0       	ldi	r31, 0x0A	; 10
     812:	81 81       	ldd	r24, Z+1	; 0x01
     814:	8f 7e       	andi	r24, 0xEF	; 239
     816:	81 83       	std	Z+1, r24	; 0x01
		TCA0.SPLIT.CTRLA &= ~TCA_SPLIT_ENABLE_bm;  // turn off TCA
     818:	80 81       	ld	r24, Z
     81a:	8e 7f       	andi	r24, 0xFE	; 254
     81c:	80 83       	st	Z, r24
		PORTD.OUTCLR = PIN3_bm; //ensure PWM low level
     81e:	88 e0       	ldi	r24, 0x08	; 8
     820:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
     824:	2f ef       	ldi	r18, 0xFF	; 255
     826:	8e e9       	ldi	r24, 0x9E	; 158
     828:	94 e2       	ldi	r25, 0x24	; 36
     82a:	21 50       	subi	r18, 0x01	; 1
     82c:	80 40       	sbci	r24, 0x00	; 0
     82e:	90 40       	sbci	r25, 0x00	; 0
     830:	e1 f7       	brne	.-8      	; 0x82a <LinearMotor_stop+0x24>
     832:	00 c0       	rjmp	.+0      	; 0x834 <LinearMotor_stop+0x2e>
     834:	00 00       	nop
		_delay_ms(500); //preventing from error flag- 500mS of free spinning
		LinearMotor.alreadyStoped = true;
     836:	ee eb       	ldi	r30, 0xBE	; 190
     838:	f4 e6       	ldi	r31, 0x64	; 100
     83a:	81 e0       	ldi	r24, 0x01	; 1
     83c:	82 83       	std	Z+2, r24	; 0x02
		LinearMotor.alreadyStarted = false;
     83e:	11 82       	std	Z+1, r1	; 0x01
     840:	08 95       	ret

00000842 <LinearMotor_set_direction>:
	}

}

void LinearMotor_set_direction(bool dir)
{
     842:	cf 93       	push	r28
    if (dir != LinearMotor.lastDirection)  // if direction change (single time per cycle)
     844:	90 91 be 64 	lds	r25, 0x64BE	; 0x8064be <LinearMotor>
     848:	98 17       	cp	r25, r24
     84a:	81 f0       	breq	.+32     	; 0x86c <LinearMotor_set_direction+0x2a>
     84c:	c8 2f       	mov	r28, r24
    {
		LinearMotor_stop();
     84e:	0e 94 03 04 	call	0x806	; 0x806 <LinearMotor_stop>
		if(dir)
     852:	cc 23       	and	r28, r28
     854:	21 f0       	breq	.+8      	; 0x85e <LinearMotor_set_direction+0x1c>
            PORTD.OUTSET = PIN5_bm;   // UP
     856:	80 e2       	ldi	r24, 0x20	; 32
     858:	80 93 65 04 	sts	0x0465, r24	; 0x800465 <__TEXT_REGION_LENGTH__+0x7f0465>
     85c:	03 c0       	rjmp	.+6      	; 0x864 <LinearMotor_set_direction+0x22>
		else
            PORTD.OUTCLR = PIN5_bm;   // DOWN
     85e:	80 e2       	ldi	r24, 0x20	; 32
     860:	80 93 66 04 	sts	0x0466, r24	; 0x800466 <__TEXT_REGION_LENGTH__+0x7f0466>
		LinearMotor_start();
     864:	0e 94 f1 03 	call	0x7e2	; 0x7e2 <LinearMotor_start>
        LinearMotor.lastDirection = dir;
     868:	c0 93 be 64 	sts	0x64BE, r28	; 0x8064be <LinearMotor>
    }
}
     86c:	cf 91       	pop	r28
     86e:	08 95       	ret

00000870 <LinearMotor_init>:

void LinearMotor_init(){
	TCA0_init_linear_PWM(20000, 50);
     870:	62 e3       	ldi	r22, 0x32	; 50
     872:	80 e2       	ldi	r24, 0x20	; 32
     874:	9e e4       	ldi	r25, 0x4E	; 78
     876:	0e 94 01 07 	call	0xe02	; 0xe02 <TCA0_init_linear_PWM>

	PORTD.OUTCLR = PIN3_bm; //set PWM signal low
     87a:	e0 e6       	ldi	r30, 0x60	; 96
     87c:	f4 e0       	ldi	r31, 0x04	; 4
     87e:	88 e0       	ldi	r24, 0x08	; 8
     880:	86 83       	std	Z+6, r24	; 0x06
	PORTD.OUTSET = PIN2_bm; //set output disabled for TLE9201SG
     882:	84 e0       	ldi	r24, 0x04	; 4
     884:	85 83       	std	Z+5, r24	; 0x05
     886:	08 95       	ret

00000888 <Read_LinearMotor_EF>:
};

bool Read_LinearMotor_EF(){ // false if driver has a error (overheat, linear motor stuck and so on)
	return PORTD.IN & PIN4_bm;
     888:	80 91 68 04 	lds	r24, 0x0468	; 0x800468 <__TEXT_REGION_LENGTH__+0x7f0468>
}
     88c:	82 95       	swap	r24
     88e:	81 70       	andi	r24, 0x01	; 1
     890:	08 95       	ret

00000892 <Read_LinearMotor_Voltage>:

uint16_t Read_LinearMotor_Voltage(){
	ADC0_SetupLinearMotor(0);
     892:	80 e0       	ldi	r24, 0x00	; 0
     894:	0e 94 6f 00 	call	0xde	; 0xde <ADC0_SetupLinearMotor>
	return (ADC0_read() * 0.075) * LinearMotor_Voltage_Compensation_koef; // same as ADC read/2000 * 30V (300k) / 2V(AMC1131 full range) )
     898:	0e 94 95 00 	call	0x12a	; 0x12a <ADC0_read>
     89c:	bc 01       	movw	r22, r24
     89e:	80 e0       	ldi	r24, 0x00	; 0
     8a0:	90 e0       	ldi	r25, 0x00	; 0
     8a2:	0e 94 c5 08 	call	0x118a	; 0x118a <__floatunsisf>
     8a6:	2a e9       	ldi	r18, 0x9A	; 154
     8a8:	39 e9       	ldi	r19, 0x99	; 153
     8aa:	49 e9       	ldi	r20, 0x99	; 153
     8ac:	5d e3       	ldi	r21, 0x3D	; 61
     8ae:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__mulsf3>
     8b2:	23 e8       	ldi	r18, 0x83	; 131
     8b4:	3d ed       	ldi	r19, 0xDD	; 221
     8b6:	4c e7       	ldi	r20, 0x7C	; 124
     8b8:	5f e3       	ldi	r21, 0x3F	; 63
     8ba:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__mulsf3>
     8be:	0e 94 96 08 	call	0x112c	; 0x112c <__fixunssfsi>
}
     8c2:	cb 01       	movw	r24, r22
     8c4:	08 95       	ret

000008c6 <Read_LinearMotor_Current>:

int16_t Read_LinearMotor_Current(){
     8c6:	cf 93       	push	r28
     8c8:	df 93       	push	r29
	ADC0_SetupLinearMotor(1);
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	0e 94 6f 00 	call	0xde	; 0xde <ADC0_SetupLinearMotor>
	return ((int16_t)ADC0_read() - (int16_t)Read_MCU_Voltge())/4;
     8d0:	0e 94 95 00 	call	0x12a	; 0x12a <ADC0_read>
     8d4:	ec 01       	movw	r28, r24
     8d6:	0e 94 a9 00 	call	0x152	; 0x152 <Read_MCU_Voltge>
     8da:	9e 01       	movw	r18, r28
     8dc:	28 1b       	sub	r18, r24
     8de:	39 0b       	sbc	r19, r25
     8e0:	c9 01       	movw	r24, r18
     8e2:	99 23       	and	r25, r25
     8e4:	0c f4       	brge	.+2      	; 0x8e8 <Read_LinearMotor_Current+0x22>
     8e6:	03 96       	adiw	r24, 0x03	; 3
     8e8:	95 95       	asr	r25
     8ea:	87 95       	ror	r24
     8ec:	95 95       	asr	r25
     8ee:	87 95       	ror	r24
     8f0:	df 91       	pop	r29
     8f2:	cf 91       	pop	r28
     8f4:	08 95       	ret

000008f6 <main>:
#include "Settings.h"

int main(void)
{
    // Initialize system clock, GPIO, I2C, ADC, USART, and screen
    CLOCK_XOSCHF_clock_init();
     8f6:	0e 94 bc 00 	call	0x178	; 0x178 <CLOCK_XOSCHF_clock_init>
    GPIO_init();
     8fa:	0e 94 21 03 	call	0x642	; 0x642 <GPIO_init>
    I2C_init();
     8fe:	0e 94 53 03 	call	0x6a6	; 0x6a6 <I2C_init>
    ADC0_init();
     902:	0e 94 67 00 	call	0xce	; 0xce <ADC0_init>
    USART0_init();
     906:	0e 94 f9 07 	call	0xff2	; 0xff2 <USART0_init>
    USART1_init();
     90a:	0e 94 06 08 	call	0x100c	; 0x100c <USART1_init>
    screen_init();
     90e:	0e 94 4b 05 	call	0xa96	; 0xa96 <screen_init>
    screen_clear(); // Clear the screen
     912:	0e 94 92 05 	call	0xb24	; 0xb24 <screen_clear>
	LinearMotor_init();
     916:	0e 94 38 04 	call	0x870	; 0x870 <LinearMotor_init>
	Stepper_init();
     91a:	0e 94 ae 06 	call	0xd5c	; 0xd5c <Stepper_init>
	LinearMotor_enable();
     91e:	0e 94 cb 03 	call	0x796	; 0x796 <LinearMotor_enable>
		RS485_Led(RX_LED_OFF);
		_delay_ms(100);
		RS485_Led(TX_LED_OFF);
		_delay_ms(100);*/

		FOReceiver(); // Received Fiber optic test
     922:	0e 94 c8 02 	call	0x590	; 0x590 <FOReceiver>
		screen_write_formatted_text("el.: %3d EF: %d", 0, ALIGN_CENTER, SensorData.Elevation, Read_LinearMotor_EF());
     926:	0e 94 44 04 	call	0x888	; 0x888 <Read_LinearMotor_EF>
     92a:	1f 92       	push	r1
     92c:	8f 93       	push	r24
     92e:	0c ea       	ldi	r16, 0xAC	; 172
     930:	14 e6       	ldi	r17, 0x64	; 100
     932:	f8 01       	movw	r30, r16
     934:	81 81       	ldd	r24, Z+1	; 0x01
     936:	8f 93       	push	r24
     938:	80 81       	ld	r24, Z
     93a:	8f 93       	push	r24
     93c:	c1 e0       	ldi	r28, 0x01	; 1
     93e:	cf 93       	push	r28
     940:	1f 92       	push	r1
     942:	8d e5       	ldi	r24, 0x5D	; 93
     944:	94 e6       	ldi	r25, 0x64	; 100
     946:	9f 93       	push	r25
     948:	8f 93       	push	r24
     94a:	0e 94 33 06 	call	0xc66	; 0xc66 <screen_write_formatted_text>
		//screen_write_formatted_text("%d", 1, ALIGN_CENTER, LinearMotor.angleError);
		screen_write_formatted_text("az:%3d PEND:%d ALM:%d", 1, ALIGN_CENTER, SensorData.Azimuth, Read_Stepper_PEND(), Read_Stepper_ALM());
     94e:	0e 94 c7 06 	call	0xd8e	; 0xd8e <Read_Stepper_ALM>
     952:	d8 2f       	mov	r29, r24
     954:	0e 94 be 06 	call	0xd7c	; 0xd7c <Read_Stepper_PEND>
     958:	1f 92       	push	r1
     95a:	df 93       	push	r29
     95c:	1f 92       	push	r1
     95e:	8f 93       	push	r24
     960:	f8 01       	movw	r30, r16
     962:	85 81       	ldd	r24, Z+5	; 0x05
     964:	8f 93       	push	r24
     966:	84 81       	ldd	r24, Z+4	; 0x04
     968:	8f 93       	push	r24
     96a:	cf 93       	push	r28
     96c:	cf 93       	push	r28
     96e:	8d e6       	ldi	r24, 0x6D	; 109
     970:	94 e6       	ldi	r25, 0x64	; 100
     972:	9f 93       	push	r25
     974:	8f 93       	push	r24
     976:	0e 94 33 06 	call	0xc66	; 0xc66 <screen_write_formatted_text>
		screen_write_formatted_text("MCU U:%4d", 2, ALIGN_CENTER, Read_MCU_Voltge());
     97a:	0e 94 a9 00 	call	0x152	; 0x152 <Read_MCU_Voltge>
     97e:	9f 93       	push	r25
     980:	8f 93       	push	r24
     982:	cf 93       	push	r28
     984:	82 e0       	ldi	r24, 0x02	; 2
     986:	8f 93       	push	r24
     988:	83 e8       	ldi	r24, 0x83	; 131
     98a:	94 e6       	ldi	r25, 0x64	; 100
     98c:	9f 93       	push	r25
     98e:	8f 93       	push	r24
     990:	0e 94 33 06 	call	0xc66	; 0xc66 <screen_write_formatted_text>
		screen_write_formatted_text("LV U:%4d I:%4d", 3, ALIGN_CENTER, Read_LinearMotor_Voltage(), Read_LinearMotor_Current());
     994:	0e 94 63 04 	call	0x8c6	; 0x8c6 <Read_LinearMotor_Current>
     998:	d8 2f       	mov	r29, r24
     99a:	f9 2e       	mov	r15, r25
     99c:	0e 94 49 04 	call	0x892	; 0x892 <Read_LinearMotor_Voltage>
     9a0:	ff 92       	push	r15
     9a2:	df 93       	push	r29
     9a4:	9f 93       	push	r25
     9a6:	8f 93       	push	r24
     9a8:	cf 93       	push	r28
     9aa:	83 e0       	ldi	r24, 0x03	; 3
     9ac:	8f 93       	push	r24
     9ae:	8d e8       	ldi	r24, 0x8D	; 141
     9b0:	94 e6       	ldi	r25, 0x64	; 100
     9b2:	9f 93       	push	r25
     9b4:	8f 93       	push	r24
     9b6:	0e 94 33 06 	call	0xc66	; 0xc66 <screen_write_formatted_text>
		screen_write_formatted_text("V U:%4d I:%4d", 4, ALIGN_CENTER, Read_Stepper_Voltage(), Read_Stepper_Current());
     9ba:	2d b7       	in	r18, 0x3d	; 61
     9bc:	3e b7       	in	r19, 0x3e	; 62
     9be:	20 5e       	subi	r18, 0xE0	; 224
     9c0:	3f 4f       	sbci	r19, 0xFF	; 255
     9c2:	2d bf       	out	0x3d, r18	; 61
     9c4:	3e bf       	out	0x3e, r19	; 62
     9c6:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <Read_Stepper_Current>
     9ca:	d8 2f       	mov	r29, r24
     9cc:	f9 2e       	mov	r15, r25
     9ce:	0e 94 cf 06 	call	0xd9e	; 0xd9e <Read_Stepper_Voltage>
     9d2:	ff 92       	push	r15
     9d4:	df 93       	push	r29
     9d6:	9f 93       	push	r25
     9d8:	8f 93       	push	r24
     9da:	cf 93       	push	r28
     9dc:	84 e0       	ldi	r24, 0x04	; 4
     9de:	8f 93       	push	r24
     9e0:	8c e9       	ldi	r24, 0x9C	; 156
     9e2:	94 e6       	ldi	r25, 0x64	; 100
     9e4:	9f 93       	push	r25
     9e6:	8f 93       	push	r24
     9e8:	0e 94 33 06 	call	0xc66	; 0xc66 <screen_write_formatted_text>
     9ec:	3f ef       	ldi	r19, 0xFF	; 255
     9ee:	82 e5       	ldi	r24, 0x52	; 82
     9f0:	97 e0       	ldi	r25, 0x07	; 7
     9f2:	31 50       	subi	r19, 0x01	; 1
     9f4:	80 40       	sbci	r24, 0x00	; 0
     9f6:	90 40       	sbci	r25, 0x00	; 0
     9f8:	e1 f7       	brne	.-8      	; 0x9f2 <main+0xfc>
     9fa:	00 c0       	rjmp	.+0      	; 0x9fc <main+0x106>
     9fc:	00 00       	nop

		Motor_SetDirection();*/
		//Motor_SetTarget_NB(90);
		//_delay_ms(100);

		if (SensorData.Azimuth == 0) {
     9fe:	f8 01       	movw	r30, r16
     a00:	84 81       	ldd	r24, Z+4	; 0x04
     a02:	95 81       	ldd	r25, Z+5	; 0x05
     a04:	2d b7       	in	r18, 0x3d	; 61
     a06:	3e b7       	in	r19, 0x3e	; 62
     a08:	28 5f       	subi	r18, 0xF8	; 248
     a0a:	3f 4f       	sbci	r19, 0xFF	; 255
     a0c:	2d bf       	out	0x3d, r18	; 61
     a0e:	3e bf       	out	0x3e, r19	; 62
     a10:	89 2b       	or	r24, r25
     a12:	29 f4       	brne	.+10     	; 0xa1e <main+0x128>
			Stepper_stop();	
     a14:	0e 94 89 06 	call	0xd12	; 0xd12 <Stepper_stop>
			Stepper_disable();
     a18:	0e 94 64 06 	call	0xcc8	; 0xcc8 <Stepper_disable>
     a1c:	12 c0       	rjmp	.+36     	; 0xa42 <main+0x14c>
			} else {
			Stepper_enable();
     a1e:	0e 94 51 06 	call	0xca2	; 0xca2 <Stepper_enable>
			Stepper_start();
     a22:	0e 94 77 06 	call	0xcee	; 0xcee <Stepper_start>
			if (SensorData.Azimuth <= 180){
     a26:	80 91 b0 64 	lds	r24, 0x64B0	; 0x8064b0 <__data_end+0x4>
     a2a:	90 91 b1 64 	lds	r25, 0x64B1	; 0x8064b1 <__data_end+0x5>
     a2e:	85 3b       	cpi	r24, 0xB5	; 181
     a30:	91 05       	cpc	r25, r1
     a32:	20 f4       	brcc	.+8      	; 0xa3c <main+0x146>
				Stepper_set_direction(1);
     a34:	81 e0       	ldi	r24, 0x01	; 1
     a36:	0e 94 9e 06 	call	0xd3c	; 0xd3c <Stepper_set_direction>
     a3a:	03 c0       	rjmp	.+6      	; 0xa42 <main+0x14c>
			} 
			else{
				Stepper_set_direction(0);
     a3c:	80 e0       	ldi	r24, 0x00	; 0
     a3e:	0e 94 9e 06 	call	0xd3c	; 0xd3c <Stepper_set_direction>
			}
		}
		if (SensorData.Elevation == 0) {
     a42:	80 91 ac 64 	lds	r24, 0x64AC	; 0x8064ac <__data_end>
     a46:	90 91 ad 64 	lds	r25, 0x64AD	; 0x8064ad <__data_end+0x1>
     a4a:	89 2b       	or	r24, r25
     a4c:	29 f4       	brne	.+10     	; 0xa58 <main+0x162>
			LinearMotor_stop();
     a4e:	0e 94 03 04 	call	0x806	; 0x806 <LinearMotor_stop>
			LinearMotor_disable();
     a52:	0e 94 de 03 	call	0x7bc	; 0x7bc <LinearMotor_disable>
     a56:	65 cf       	rjmp	.-310    	; 0x922 <main+0x2c>
			} else {
			LinearMotor_enable();
     a58:	0e 94 cb 03 	call	0x796	; 0x796 <LinearMotor_enable>
			LinearMotor_start();
     a5c:	0e 94 f1 03 	call	0x7e2	; 0x7e2 <LinearMotor_start>
			if (SensorData.Elevation <= 180){
     a60:	80 91 ac 64 	lds	r24, 0x64AC	; 0x8064ac <__data_end>
     a64:	90 91 ad 64 	lds	r25, 0x64AD	; 0x8064ad <__data_end+0x1>
     a68:	85 3b       	cpi	r24, 0xB5	; 181
     a6a:	91 05       	cpc	r25, r1
     a6c:	20 f4       	brcc	.+8      	; 0xa76 <main+0x180>
				LinearMotor_set_direction(1);
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	0e 94 21 04 	call	0x842	; 0x842 <LinearMotor_set_direction>
     a74:	56 cf       	rjmp	.-340    	; 0x922 <main+0x2c>
			}
			else{
				LinearMotor_set_direction(0);
     a76:	80 e0       	ldi	r24, 0x00	; 0
     a78:	0e 94 21 04 	call	0x842	; 0x842 <LinearMotor_set_direction>
     a7c:	52 cf       	rjmp	.-348    	; 0x922 <main+0x2c>

00000a7e <screen_command>:
    if (contrast > 0x3f) {
        contrast = 0x3f;  ///< Ensure contrast does not exceed maximum
    }
    screen_command(0x81);  ///< Send command to set contrast
    screen_command(contrast);  ///< Set the contrast value
}
     a7e:	48 2f       	mov	r20, r24
     a80:	60 e0       	ldi	r22, 0x00	; 0
     a82:	8c e3       	ldi	r24, 0x3C	; 60
     a84:	0e 94 b2 03 	call	0x764	; 0x764 <WriteToReg>
     a88:	08 95       	ret

00000a8a <screen_data>:
     a8a:	48 2f       	mov	r20, r24
     a8c:	60 e4       	ldi	r22, 0x40	; 64
     a8e:	8c e3       	ldi	r24, 0x3C	; 60
     a90:	0e 94 b2 03 	call	0x764	; 0x764 <WriteToReg>
     a94:	08 95       	ret

00000a96 <screen_init>:
     a96:	cf 93       	push	r28
     a98:	60 e0       	ldi	r22, 0x00	; 0
     a9a:	8c e3       	ldi	r24, 0x3C	; 60
     a9c:	0e 94 5d 03 	call	0x6ba	; 0x6ba <TransmitAdd>
     aa0:	c0 e0       	ldi	r28, 0x00	; 0
     aa2:	08 c0       	rjmp	.+16     	; 0xab4 <screen_init+0x1e>
     aa4:	ec 2f       	mov	r30, r28
     aa6:	f0 e0       	ldi	r31, 0x00	; 0
     aa8:	eb 5d       	subi	r30, 0xDB	; 219
     aaa:	fc 49       	sbci	r31, 0x9C	; 156
     aac:	80 81       	ld	r24, Z
     aae:	0e 94 87 03 	call	0x70e	; 0x70e <TransmitByte>
     ab2:	cf 5f       	subi	r28, 0xFF	; 255
     ab4:	ca 31       	cpi	r28, 0x1A	; 26
     ab6:	b0 f3       	brcs	.-20     	; 0xaa4 <screen_init+0xe>
     ab8:	cf 91       	pop	r28
     aba:	08 95       	ret

00000abc <screen_draw_char>:
     abc:	1f 93       	push	r17
     abe:	cf 93       	push	r28
     ac0:	df 93       	push	r29
     ac2:	d8 2f       	mov	r29, r24
     ac4:	80 ee       	ldi	r24, 0xE0	; 224
     ac6:	8d 0f       	add	r24, r29
     ac8:	80 36       	cpi	r24, 0x60	; 96
     aca:	28 f0       	brcs	.+10     	; 0xad6 <screen_draw_char+0x1a>
     acc:	d0 3b       	cpi	r29, 0xB0	; 176
     ace:	19 f0       	breq	.+6      	; 0xad6 <screen_draw_char+0x1a>
     ad0:	d0 3c       	cpi	r29, 0xC0	; 192
     ad2:	08 f4       	brcc	.+2      	; 0xad6 <screen_draw_char+0x1a>
     ad4:	d0 e2       	ldi	r29, 0x20	; 32
     ad6:	d0 3b       	cpi	r29, 0xB0	; 176
     ad8:	21 f0       	breq	.+8      	; 0xae2 <screen_draw_char+0x26>
     ada:	d0 3c       	cpi	r29, 0xC0	; 192
     adc:	20 f4       	brcc	.+8      	; 0xae6 <screen_draw_char+0x2a>
     ade:	10 e2       	ldi	r17, 0x20	; 32
     ae0:	03 c0       	rjmp	.+6      	; 0xae8 <screen_draw_char+0x2c>
     ae2:	10 e5       	ldi	r17, 0x50	; 80
     ae4:	01 c0       	rjmp	.+2      	; 0xae8 <screen_draw_char+0x2c>
     ae6:	1f e5       	ldi	r17, 0x5F	; 95
     ae8:	c0 e0       	ldi	r28, 0x00	; 0
     aea:	13 c0       	rjmp	.+38     	; 0xb12 <screen_draw_char+0x56>
     aec:	8d 2f       	mov	r24, r29
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	81 1b       	sub	r24, r17
     af2:	91 09       	sbc	r25, r1
     af4:	fc 01       	movw	r30, r24
     af6:	ee 0f       	add	r30, r30
     af8:	ff 1f       	adc	r31, r31
     afa:	ee 0f       	add	r30, r30
     afc:	ff 1f       	adc	r31, r31
     afe:	e8 0f       	add	r30, r24
     b00:	f9 1f       	adc	r31, r25
     b02:	e0 50       	subi	r30, 0x00	; 0
     b04:	f0 4a       	sbci	r31, 0xA0	; 160
     b06:	ec 0f       	add	r30, r28
     b08:	f1 1d       	adc	r31, r1
     b0a:	80 81       	ld	r24, Z
     b0c:	0e 94 45 05 	call	0xa8a	; 0xa8a <screen_data>
     b10:	cf 5f       	subi	r28, 0xFF	; 255
     b12:	c5 30       	cpi	r28, 0x05	; 5
     b14:	58 f3       	brcs	.-42     	; 0xaec <screen_draw_char+0x30>
     b16:	80 e0       	ldi	r24, 0x00	; 0
     b18:	0e 94 45 05 	call	0xa8a	; 0xa8a <screen_data>
     b1c:	df 91       	pop	r29
     b1e:	cf 91       	pop	r28
     b20:	1f 91       	pop	r17
     b22:	08 95       	ret

00000b24 <screen_clear>:
 * @brief Clears the ST7567S display.
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
     b24:	0f 93       	push	r16
     b26:	1f 93       	push	r17
     b28:	cf 93       	push	r28
     b2a:	df 93       	push	r29
    for (int page = 0; page < 8; page++) {
     b2c:	00 e0       	ldi	r16, 0x00	; 0
     b2e:	10 e0       	ldi	r17, 0x00	; 0
     b30:	16 c0       	rjmp	.+44     	; 0xb5e <screen_clear+0x3a>
        screen_command(0xB0 + page);  ///< Select page
     b32:	80 eb       	ldi	r24, 0xB0	; 176
     b34:	80 0f       	add	r24, r16
     b36:	0e 94 3f 05 	call	0xa7e	; 0xa7e <screen_command>
        screen_command(0x00);  ///< Set column address
     b3a:	80 e0       	ldi	r24, 0x00	; 0
     b3c:	0e 94 3f 05 	call	0xa7e	; 0xa7e <screen_command>
        screen_command(0x10);  ///< Set column address
     b40:	80 e1       	ldi	r24, 0x10	; 16
     b42:	0e 94 3f 05 	call	0xa7e	; 0xa7e <screen_command>

        for (int column = 0; column < 128; column++) {
     b46:	c0 e0       	ldi	r28, 0x00	; 0
     b48:	d0 e0       	ldi	r29, 0x00	; 0
     b4a:	04 c0       	rjmp	.+8      	; 0xb54 <screen_clear+0x30>
            screen_data(0x00);  ///< Clear each column
     b4c:	80 e0       	ldi	r24, 0x00	; 0
     b4e:	0e 94 45 05 	call	0xa8a	; 0xa8a <screen_data>
    for (int page = 0; page < 8; page++) {
        screen_command(0xB0 + page);  ///< Select page
        screen_command(0x00);  ///< Set column address
        screen_command(0x10);  ///< Set column address

        for (int column = 0; column < 128; column++) {
     b52:	21 96       	adiw	r28, 0x01	; 1
     b54:	c0 38       	cpi	r28, 0x80	; 128
     b56:	d1 05       	cpc	r29, r1
     b58:	cc f3       	brlt	.-14     	; 0xb4c <screen_clear+0x28>
 * 
 * This function clears the entire display by setting all pixels to 0 and restoring 
 * the default contrast.
 */
void screen_clear() {
    for (int page = 0; page < 8; page++) {
     b5a:	0f 5f       	subi	r16, 0xFF	; 255
     b5c:	1f 4f       	sbci	r17, 0xFF	; 255
     b5e:	08 30       	cpi	r16, 0x08	; 8
     b60:	11 05       	cpc	r17, r1
     b62:	3c f3       	brlt	.-50     	; 0xb32 <screen_clear+0xe>
        for (int column = 0; column < 128; column++) {
            screen_data(0x00);  ///< Clear each column
        }
    }
    //screen_contrast(SSD1306_CONTRAST);  ///< Restore contrast
}
     b64:	df 91       	pop	r29
     b66:	cf 91       	pop	r28
     b68:	1f 91       	pop	r17
     b6a:	0f 91       	pop	r16
     b6c:	08 95       	ret

00000b6e <screen_draw_text>:
 * the maximum allowed characters are displayed.
 * 
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
     b6e:	0f 93       	push	r16
     b70:	1f 93       	push	r17
     b72:	cf 93       	push	r28
     b74:	df 93       	push	r29
     b76:	8c 01       	movw	r16, r24
     b78:	d6 2f       	mov	r29, r22
    uint8_t length = 0;
     b7a:	c0 e0       	ldi	r28, 0x00	; 0
    while (*text && length < max_length) {
     b7c:	05 c0       	rjmp	.+10     	; 0xb88 <screen_draw_text+0x1a>
        screen_draw_char(*text);  ///< Draw each character in the string
     b7e:	0e 94 5e 05 	call	0xabc	; 0xabc <screen_draw_char>
        text++;
     b82:	0f 5f       	subi	r16, 0xFF	; 255
     b84:	1f 4f       	sbci	r17, 0xFF	; 255
        length++;
     b86:	cf 5f       	subi	r28, 0xFF	; 255
 * @param text A pointer to the text string to draw.
 * @param max_length The maximum number of characters to display.
 */
void screen_draw_text(char *text, uint8_t max_length) {
    uint8_t length = 0;
    while (*text && length < max_length) {
     b88:	f8 01       	movw	r30, r16
     b8a:	80 81       	ld	r24, Z
     b8c:	88 23       	and	r24, r24
     b8e:	39 f0       	breq	.+14     	; 0xb9e <screen_draw_text+0x30>
     b90:	cd 17       	cp	r28, r29
     b92:	a8 f3       	brcs	.-22     	; 0xb7e <screen_draw_text+0x10>
     b94:	04 c0       	rjmp	.+8      	; 0xb9e <screen_draw_text+0x30>
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
        screen_draw_char(' ');  ///< Fill remaining space with spaces
     b96:	80 e2       	ldi	r24, 0x20	; 32
     b98:	0e 94 5e 05 	call	0xabc	; 0xabc <screen_draw_char>
        length++;
     b9c:	cf 5f       	subi	r28, 0xFF	; 255
    while (*text && length < max_length) {
        screen_draw_char(*text);  ///< Draw each character in the string
        text++;
        length++;
    }
    while (length < max_length) {
     b9e:	cd 17       	cp	r28, r29
     ba0:	d0 f3       	brcs	.-12     	; 0xb96 <screen_draw_text+0x28>
        screen_draw_char(' ');  ///< Fill remaining space with spaces
        length++;
    }
}
     ba2:	df 91       	pop	r29
     ba4:	cf 91       	pop	r28
     ba6:	1f 91       	pop	r17
     ba8:	0f 91       	pop	r16
     baa:	08 95       	ret

00000bac <screen_write_text>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param start_pixel The starting pixel column for the text.
 */
void screen_write_text(char *text, uint8_t line, uint8_t start_pixel) {
     bac:	0f 93       	push	r16
     bae:	1f 93       	push	r17
     bb0:	cf 93       	push	r28
     bb2:	df 93       	push	r29
     bb4:	8c 01       	movw	r16, r24
     bb6:	26 2f       	mov	r18, r22
     bb8:	c4 2f       	mov	r28, r20
    uint8_t max_chars = (128 - start_pixel) / 6;  ///< Calculate max characters per line
     bba:	80 e8       	ldi	r24, 0x80	; 128
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	84 1b       	sub	r24, r20
     bc0:	91 09       	sbc	r25, r1
     bc2:	66 e0       	ldi	r22, 0x06	; 6
     bc4:	70 e0       	ldi	r23, 0x00	; 0
     bc6:	0e 94 c0 09 	call	0x1380	; 0x1380 <__divmodhi4>
     bca:	d6 2f       	mov	r29, r22
    screen_command(0xB0 | line);  ///< Set the page (line)
     bcc:	82 2f       	mov	r24, r18
     bce:	80 6b       	ori	r24, 0xB0	; 176
     bd0:	0e 94 3f 05 	call	0xa7e	; 0xa7e <screen_command>
    screen_command(0x10 | (start_pixel >> 4));  ///< Set high byte of column address
     bd4:	8c 2f       	mov	r24, r28
     bd6:	82 95       	swap	r24
     bd8:	8f 70       	andi	r24, 0x0F	; 15
     bda:	80 61       	ori	r24, 0x10	; 16
     bdc:	0e 94 3f 05 	call	0xa7e	; 0xa7e <screen_command>
    screen_command(0x00 | (start_pixel & 0x0F));  ///< Set low byte of column address
     be0:	8c 2f       	mov	r24, r28
     be2:	8f 70       	andi	r24, 0x0F	; 15
     be4:	0e 94 3f 05 	call	0xa7e	; 0xa7e <screen_command>
    screen_draw_text(text, max_chars);  ///< Draw the text
     be8:	6d 2f       	mov	r22, r29
     bea:	c8 01       	movw	r24, r16
     bec:	0e 94 b7 05 	call	0xb6e	; 0xb6e <screen_draw_text>
}
     bf0:	df 91       	pop	r29
     bf2:	cf 91       	pop	r28
     bf4:	1f 91       	pop	r17
     bf6:	0f 91       	pop	r16
     bf8:	08 95       	ret

00000bfa <calculate_start_pixel>:
 * @param max_length The maximum number of characters.
 * @param alignment The desired text alignment (left, center, right).
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
     bfa:	ac 01       	movw	r20, r24
    uint8_t text_length = 0;
     bfc:	90 e0       	ldi	r25, 0x00	; 0
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     bfe:	01 c0       	rjmp	.+2      	; 0xc02 <calculate_start_pixel+0x8>
        text_length++;
     c00:	9f 5f       	subi	r25, 0xFF	; 255
 * 
 * @return The starting pixel for the text.
 */
uint8_t calculate_start_pixel(char *text, /*uint8_t max_length,*/ alignment_t alignment) {
    uint8_t text_length = 0;
    while (text[text_length] != '\0' /*&& text_length < max_length*/) {
     c02:	fa 01       	movw	r30, r20
     c04:	e9 0f       	add	r30, r25
     c06:	f1 1d       	adc	r31, r1
     c08:	20 81       	ld	r18, Z
     c0a:	21 11       	cpse	r18, r1
     c0c:	f9 cf       	rjmp	.-14     	; 0xc00 <calculate_start_pixel+0x6>
        text_length++;
    }

    uint8_t text_width = text_length * 6;  ///< Calculate the width of the text in pixels
     c0e:	89 2f       	mov	r24, r25
     c10:	88 0f       	add	r24, r24
     c12:	98 0f       	add	r25, r24
     c14:	29 2f       	mov	r18, r25
     c16:	22 0f       	add	r18, r18
    switch (alignment) {
     c18:	61 30       	cpi	r22, 0x01	; 1
     c1a:	19 f0       	breq	.+6      	; 0xc22 <calculate_start_pixel+0x28>
     c1c:	62 30       	cpi	r22, 0x02	; 2
     c1e:	69 f0       	breq	.+26     	; 0xc3a <calculate_start_pixel+0x40>
     c20:	0f c0       	rjmp	.+30     	; 0xc40 <calculate_start_pixel+0x46>
        case ALIGN_CENTER:
            return (128 - text_width) / 2;  ///< Center the text
     c22:	80 e8       	ldi	r24, 0x80	; 128
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	ac 01       	movw	r20, r24
     c28:	42 1b       	sub	r20, r18
     c2a:	51 09       	sbc	r21, r1
     c2c:	ca 01       	movw	r24, r20
     c2e:	99 23       	and	r25, r25
     c30:	0c f4       	brge	.+2      	; 0xc34 <calculate_start_pixel+0x3a>
     c32:	01 96       	adiw	r24, 0x01	; 1
     c34:	95 95       	asr	r25
     c36:	87 95       	ror	r24
     c38:	08 95       	ret
        case ALIGN_RIGHT:
            return (128 - text_width);  ///< Right-align the text
     c3a:	80 e8       	ldi	r24, 0x80	; 128
     c3c:	82 1b       	sub	r24, r18
     c3e:	08 95       	ret
        case ALIGN_LEFT:
        default:
            return 0;  ///< Left-align the text
     c40:	80 e0       	ldi	r24, 0x00	; 0
    }
}
     c42:	08 95       	ret

00000c44 <screen_write_text_aligned>:
 * 
 * @param text A pointer to the text string to write.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_text_aligned(char *text, uint8_t line, alignment_t alignment) {
     c44:	1f 93       	push	r17
     c46:	cf 93       	push	r28
     c48:	df 93       	push	r29
     c4a:	ec 01       	movw	r28, r24
     c4c:	16 2f       	mov	r17, r22
    uint8_t start_pixel = calculate_start_pixel(text, alignment);  ///< Calculate start pixel
     c4e:	64 2f       	mov	r22, r20
     c50:	0e 94 fd 05 	call	0xbfa	; 0xbfa <calculate_start_pixel>
   screen_write_text(text, line, start_pixel);
     c54:	48 2f       	mov	r20, r24
     c56:	61 2f       	mov	r22, r17
     c58:	ce 01       	movw	r24, r28
     c5a:	0e 94 d6 05 	call	0xbac	; 0xbac <screen_write_text>
}
     c5e:	df 91       	pop	r29
     c60:	cf 91       	pop	r28
     c62:	1f 91       	pop	r17
     c64:	08 95       	ret

00000c66 <screen_write_formatted_text>:
 * 
 * @param format The format string for the text.
 * @param line The line (page) where the text will be written.
 * @param alignment The desired text alignment (left, center, right).
 */
void screen_write_formatted_text(const char *format, uint8_t line, alignment_t alignment, ...) {
     c66:	cf 93       	push	r28
     c68:	df 93       	push	r29
     c6a:	cd b7       	in	r28, 0x3d	; 61
     c6c:	de b7       	in	r29, 0x3e	; 62
     c6e:	e2 97       	sbiw	r28, 0x32	; 50
     c70:	cd bf       	out	0x3d, r28	; 61
     c72:	de bf       	out	0x3e, r29	; 62
    char textStorage[MAX_TEXT_LENGTH];  ///< Buffer for storing formatted text
    va_list args;  ///< Variable argument list

    va_start(args, alignment);  ///< Start reading variable arguments
    vsnprintf(textStorage, MAX_TEXT_LENGTH, format, args);  ///< Format the text
     c74:	9e 01       	movw	r18, r28
     c76:	25 5c       	subi	r18, 0xC5	; 197
     c78:	3f 4f       	sbci	r19, 0xFF	; 255
     c7a:	4f a9       	ldd	r20, Y+55	; 0x37
     c7c:	58 ad       	ldd	r21, Y+56	; 0x38
     c7e:	62 e3       	ldi	r22, 0x32	; 50
     c80:	70 e0       	ldi	r23, 0x00	; 0
     c82:	ce 01       	movw	r24, r28
     c84:	01 96       	adiw	r24, 0x01	; 1
     c86:	0e 94 b2 0b 	call	0x1764	; 0x1764 <vsnprintf>
    va_end(args);  ///< End reading variable arguments

    screen_write_text_aligned(textStorage, line, alignment);  ///< Write formatted text to display
     c8a:	4a ad       	ldd	r20, Y+58	; 0x3a
     c8c:	69 ad       	ldd	r22, Y+57	; 0x39
     c8e:	ce 01       	movw	r24, r28
     c90:	01 96       	adiw	r24, 0x01	; 1
     c92:	0e 94 22 06 	call	0xc44	; 0xc44 <screen_write_text_aligned>
}
     c96:	e2 96       	adiw	r28, 0x32	; 50
     c98:	cd bf       	out	0x3d, r28	; 61
     c9a:	de bf       	out	0x3e, r29	; 62
     c9c:	df 91       	pop	r29
     c9e:	cf 91       	pop	r28
     ca0:	08 95       	ret

00000ca2 <Stepper_enable>:

// -------------------------
// Stepper Enable / Disable
// -------------------------
void Stepper_enable() {
	if(StepperMotor.alreadyEnabled == false){
     ca2:	80 91 ca 64 	lds	r24, 0x64CA	; 0x8064ca <StepperMotor+0x3>
     ca6:	81 11       	cpse	r24, r1
     ca8:	0e c0       	rjmp	.+28     	; 0xcc6 <Stepper_enable+0x24>
		PORTF.OUTCLR = PIN1_bm; // aktyvus LOW
     caa:	82 e0       	ldi	r24, 0x02	; 2
     cac:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.alreadyEnabled = true;
     cb0:	e7 ec       	ldi	r30, 0xC7	; 199
     cb2:	f4 e6       	ldi	r31, 0x64	; 100
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	83 83       	std	Z+3, r24	; 0x03
		StepperMotor.alreadyDisabled = false;
     cb8:	14 82       	std	Z+4, r1	; 0x04
     cba:	8f e5       	ldi	r24, 0x5F	; 95
     cbc:	9a ee       	ldi	r25, 0xEA	; 234
     cbe:	01 97       	sbiw	r24, 0x01	; 1
     cc0:	f1 f7       	brne	.-4      	; 0xcbe <Stepper_enable+0x1c>
     cc2:	00 c0       	rjmp	.+0      	; 0xcc4 <Stepper_enable+0x22>
     cc4:	00 00       	nop
     cc6:	08 95       	ret

00000cc8 <Stepper_disable>:
		_delay_ms(10);
	}
}

void Stepper_disable() {
	if(StepperMotor.alreadyDisabled == false){
     cc8:	80 91 cb 64 	lds	r24, 0x64CB	; 0x8064cb <StepperMotor+0x4>
     ccc:	81 11       	cpse	r24, r1
     cce:	0e c0       	rjmp	.+28     	; 0xcec <Stepper_disable+0x24>
     cd0:	8f e5       	ldi	r24, 0x5F	; 95
     cd2:	9a ee       	ldi	r25, 0xEA	; 234
     cd4:	01 97       	sbiw	r24, 0x01	; 1
     cd6:	f1 f7       	brne	.-4      	; 0xcd4 <Stepper_disable+0xc>
     cd8:	00 c0       	rjmp	.+0      	; 0xcda <Stepper_disable+0x12>
     cda:	00 00       	nop
		_delay_ms(10);
		PORTF.OUTSET = PIN1_bm; // HIGH = inactive
     cdc:	82 e0       	ldi	r24, 0x02	; 2
     cde:	80 93 a5 04 	sts	0x04A5, r24	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7f04a5>
		StepperMotor.alreadyDisabled = true;
     ce2:	e7 ec       	ldi	r30, 0xC7	; 199
     ce4:	f4 e6       	ldi	r31, 0x64	; 100
     ce6:	81 e0       	ldi	r24, 0x01	; 1
     ce8:	84 83       	std	Z+4, r24	; 0x04
		StepperMotor.alreadyEnabled = false;
     cea:	13 82       	std	Z+3, r1	; 0x03
     cec:	08 95       	ret

00000cee <Stepper_start>:

// -------------------------
// Stepper Start / Stop
// -------------------------
void Stepper_start() {
	if(StepperMotor.alreadyStarted == false){
     cee:	80 91 c8 64 	lds	r24, 0x64C8	; 0x8064c8 <StepperMotor+0x1>
     cf2:	81 11       	cpse	r24, r1
     cf4:	0d c0       	rjmp	.+26     	; 0xd10 <Stepper_start+0x22>
		TCD0.FAULTCTRL |= (TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm);
     cf6:	e0 e8       	ldi	r30, 0x80	; 128
     cf8:	fb e0       	ldi	r31, 0x0B	; 11
     cfa:	82 89       	ldd	r24, Z+18	; 0x12
     cfc:	80 67       	ori	r24, 0x70	; 112
     cfe:	82 8b       	std	Z+18, r24	; 0x12
		TCD0.CTRLA |= TCD_ENABLE_bm;
     d00:	80 81       	ld	r24, Z
     d02:	81 60       	ori	r24, 0x01	; 1
     d04:	80 83       	st	Z, r24
		StepperMotor.alreadyStarted = true;
     d06:	e7 ec       	ldi	r30, 0xC7	; 199
     d08:	f4 e6       	ldi	r31, 0x64	; 100
     d0a:	81 e0       	ldi	r24, 0x01	; 1
     d0c:	81 83       	std	Z+1, r24	; 0x01
		StepperMotor.alreadyStoped = false;
     d0e:	12 82       	std	Z+2, r1	; 0x02
     d10:	08 95       	ret

00000d12 <Stepper_stop>:
	}
}


void Stepper_stop() {
	if(StepperMotor.alreadyStoped == false){
     d12:	80 91 c9 64 	lds	r24, 0x64C9	; 0x8064c9 <StepperMotor+0x2>
     d16:	81 11       	cpse	r24, r1
     d18:	10 c0       	rjmp	.+32     	; 0xd3a <Stepper_stop+0x28>
		TCD0.CTRLA &= ~TCD_ENABLE_bm;
     d1a:	e0 e8       	ldi	r30, 0x80	; 128
     d1c:	fb e0       	ldi	r31, 0x0B	; 11
     d1e:	80 81       	ld	r24, Z
     d20:	8e 7f       	andi	r24, 0xFE	; 254
     d22:	80 83       	st	Z, r24
		TCD0.FAULTCTRL &= ~(TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm); //disconnecting PF2 from TCD counter
     d24:	82 89       	ldd	r24, Z+18	; 0x12
     d26:	8f 78       	andi	r24, 0x8F	; 143
     d28:	82 8b       	std	Z+18, r24	; 0x12
		PORTF.OUTCLR = PIN2_bm;
     d2a:	84 e0       	ldi	r24, 0x04	; 4
     d2c:	80 93 a6 04 	sts	0x04A6, r24	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.alreadyStoped = true;
     d30:	e7 ec       	ldi	r30, 0xC7	; 199
     d32:	f4 e6       	ldi	r31, 0x64	; 100
     d34:	81 e0       	ldi	r24, 0x01	; 1
     d36:	82 83       	std	Z+2, r24	; 0x02
		StepperMotor.alreadyStarted = false;
     d38:	11 82       	std	Z+1, r1	; 0x01
     d3a:	08 95       	ret

00000d3c <Stepper_set_direction>:

// -------------------------
// Stepper Direction
// -------------------------
void Stepper_set_direction(bool dir) {
	if (dir != StepperMotor.lastDirection)  // if direction change (single time per cycle)
     d3c:	90 91 c7 64 	lds	r25, 0x64C7	; 0x8064c7 <StepperMotor>
     d40:	98 17       	cp	r25, r24
     d42:	59 f0       	breq	.+22     	; 0xd5a <Stepper_set_direction+0x1e>
	{
		if (dir)
     d44:	88 23       	and	r24, r24
     d46:	21 f0       	breq	.+8      	; 0xd50 <Stepper_set_direction+0x14>
			PORTF.OUTSET = PIN3_bm;
     d48:	98 e0       	ldi	r25, 0x08	; 8
     d4a:	90 93 a5 04 	sts	0x04A5, r25	; 0x8004a5 <__TEXT_REGION_LENGTH__+0x7f04a5>
     d4e:	03 c0       	rjmp	.+6      	; 0xd56 <Stepper_set_direction+0x1a>
		else
			PORTF.OUTCLR = PIN3_bm;
     d50:	98 e0       	ldi	r25, 0x08	; 8
     d52:	90 93 a6 04 	sts	0x04A6, r25	; 0x8004a6 <__TEXT_REGION_LENGTH__+0x7f04a6>
		StepperMotor.lastDirection = dir;
     d56:	80 93 c7 64 	sts	0x64C7, r24	; 0x8064c7 <StepperMotor>
     d5a:	08 95       	ret

00000d5c <Stepper_init>:
void Stepper_init() {
	// jungiam WOC PF2
	//TCD0_init();

	// Default PWM
	TCD0_init_stepper_PWM(40000, 50); // 40kHz, 50% duty
     d5c:	42 e3       	ldi	r20, 0x32	; 50
     d5e:	60 e4       	ldi	r22, 0x40	; 64
     d60:	7c e9       	ldi	r23, 0x9C	; 156
     d62:	80 e0       	ldi	r24, 0x00	; 0
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	0e 94 91 07 	call	0xf22	; 0xf22 <TCD0_init_stepper_PWM>

	// Set idle states
	PORTF.OUTCLR = PIN2_bm; // pulse low
     d6a:	e0 ea       	ldi	r30, 0xA0	; 160
     d6c:	f4 e0       	ldi	r31, 0x04	; 4
     d6e:	84 e0       	ldi	r24, 0x04	; 4
     d70:	86 83       	std	Z+6, r24	; 0x06
	PORTF.OUTSET = PIN1_bm; // disable
     d72:	82 e0       	ldi	r24, 0x02	; 2
     d74:	85 83       	std	Z+5, r24	; 0x05
	PORTF.OUTCLR = PIN3_bm; // default direction
     d76:	88 e0       	ldi	r24, 0x08	; 8
     d78:	86 83       	std	Z+6, r24	; 0x06
     d7a:	08 95       	ret

00000d7c <Read_Stepper_PEND>:
}

bool Read_Stepper_PEND(){ // true if position reached
	return !(PORTF.IN & PIN5_bm);
     d7c:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
     d80:	82 95       	swap	r24
     d82:	86 95       	lsr	r24
     d84:	87 70       	andi	r24, 0x07	; 7
     d86:	91 e0       	ldi	r25, 0x01	; 1
     d88:	89 27       	eor	r24, r25
}
     d8a:	81 70       	andi	r24, 0x01	; 1
     d8c:	08 95       	ret

00000d8e <Read_Stepper_ALM>:

bool Read_Stepper_ALM(){ // true if driver has a error (overheat, stepepr stuck and so on)
	return !(PORTF.IN & PIN4_bm);
     d8e:	80 91 a8 04 	lds	r24, 0x04A8	; 0x8004a8 <__TEXT_REGION_LENGTH__+0x7f04a8>
     d92:	82 95       	swap	r24
     d94:	8f 70       	andi	r24, 0x0F	; 15
     d96:	91 e0       	ldi	r25, 0x01	; 1
     d98:	89 27       	eor	r24, r25
}
     d9a:	81 70       	andi	r24, 0x01	; 1
     d9c:	08 95       	ret

00000d9e <Read_Stepper_Voltage>:

uint16_t Read_Stepper_Voltage(){
	ADC0_SetupStepper(0);
     d9e:	80 e0       	ldi	r24, 0x00	; 0
     da0:	0e 94 7f 00 	call	0xfe	; 0xfe <ADC0_SetupStepper>
	return (ADC0_read() * 0.1775) * Stepper_Voltage_Compensation_koef;
     da4:	0e 94 95 00 	call	0x12a	; 0x12a <ADC0_read>
     da8:	bc 01       	movw	r22, r24
     daa:	80 e0       	ldi	r24, 0x00	; 0
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	0e 94 c5 08 	call	0x118a	; 0x118a <__floatunsisf>
     db2:	2f e8       	ldi	r18, 0x8F	; 143
     db4:	32 ec       	ldi	r19, 0xC2	; 194
     db6:	45 e3       	ldi	r20, 0x35	; 53
     db8:	5e e3       	ldi	r21, 0x3E	; 62
     dba:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__mulsf3>
     dbe:	26 e6       	ldi	r18, 0x66	; 102
     dc0:	36 e6       	ldi	r19, 0x66	; 102
     dc2:	46 e8       	ldi	r20, 0x86	; 134
     dc4:	5f e3       	ldi	r21, 0x3F	; 63
     dc6:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__mulsf3>
     dca:	0e 94 96 08 	call	0x112c	; 0x112c <__fixunssfsi>
}
     dce:	cb 01       	movw	r24, r22
     dd0:	08 95       	ret

00000dd2 <Read_Stepper_Current>:

int16_t Read_Stepper_Current(){
     dd2:	cf 93       	push	r28
     dd4:	df 93       	push	r29
	ADC0_SetupStepper(1);
     dd6:	81 e0       	ldi	r24, 0x01	; 1
     dd8:	0e 94 7f 00 	call	0xfe	; 0xfe <ADC0_SetupStepper>
	return ((int16_t)ADC0_read() - (int16_t)Read_MCU_Voltge())/4;
     ddc:	0e 94 95 00 	call	0x12a	; 0x12a <ADC0_read>
     de0:	ec 01       	movw	r28, r24
     de2:	0e 94 a9 00 	call	0x152	; 0x152 <Read_MCU_Voltge>
     de6:	9e 01       	movw	r18, r28
     de8:	28 1b       	sub	r18, r24
     dea:	39 0b       	sbc	r19, r25
     dec:	c9 01       	movw	r24, r18
     dee:	99 23       	and	r25, r25
     df0:	0c f4       	brge	.+2      	; 0xdf4 <Read_Stepper_Current+0x22>
     df2:	03 96       	adiw	r24, 0x03	; 3
     df4:	95 95       	asr	r25
     df6:	87 95       	ror	r24
     df8:	95 95       	asr	r25
     dfa:	87 95       	ror	r24
     dfc:	df 91       	pop	r29
     dfe:	cf 91       	pop	r28
     e00:	08 95       	ret

00000e02 <TCA0_init_linear_PWM>:
 *  Author: Saulius
 */ 
#include "Settings.h"

void TCA0_init_linear_PWM(uint16_t freq_hz, uint8_t duty_percent) //Auto TCA prescaler selection, that give us Frequency range: ~366Hz - ~93kHz. TLE9201SG max 20kHz
{
     e02:	8f 92       	push	r8
     e04:	9f 92       	push	r9
     e06:	af 92       	push	r10
     e08:	bf 92       	push	r11
     e0a:	cf 92       	push	r12
     e0c:	df 92       	push	r13
     e0e:	ef 92       	push	r14
     e10:	ff 92       	push	r15
     e12:	0f 93       	push	r16
     e14:	1f 93       	push	r17
     e16:	cf 93       	push	r28
     e18:	df 93       	push	r29
     e1a:	cd b7       	in	r28, 0x3d	; 61
     e1c:	de b7       	in	r29, 0x3e	; 62
     e1e:	68 97       	sbiw	r28, 0x18	; 24
     e20:	cd bf       	out	0x3d, r28	; 61
     e22:	de bf       	out	0x3e, r29	; 62
     e24:	7c 01       	movw	r14, r24
     e26:	c6 2e       	mov	r12, r22
	const uint16_t prescalers[] = {1, 2, 4, 8, 16, 64, 256, 1024};
     e28:	80 e1       	ldi	r24, 0x10	; 16
     e2a:	e5 e4       	ldi	r30, 0x45	; 69
     e2c:	f3 e6       	ldi	r31, 0x63	; 99
     e2e:	de 01       	movw	r26, r28
     e30:	11 96       	adiw	r26, 0x01	; 1
     e32:	01 90       	ld	r0, Z+
     e34:	0d 92       	st	X+, r0
     e36:	8a 95       	dec	r24
     e38:	e1 f7       	brne	.-8      	; 0xe32 <TCA0_init_linear_PWM+0x30>
	const uint8_t clk_select[] = {
     e3a:	88 e0       	ldi	r24, 0x08	; 8
     e3c:	e5 e5       	ldi	r30, 0x55	; 85
     e3e:	f3 e6       	ldi	r31, 0x63	; 99
     e40:	de 01       	movw	r26, r28
     e42:	51 96       	adiw	r26, 0x11	; 17
     e44:	01 90       	ld	r0, Z+
     e46:	0d 92       	st	X+, r0
     e48:	8a 95       	dec	r24
     e4a:	e1 f7       	brne	.-8      	; 0xe44 <TCA0_init_linear_PWM+0x42>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
     e4c:	d1 2c       	mov	r13, r1
     e4e:	38 c0       	rjmp	.+112    	; 0xec0 <TCA0_init_linear_PWM+0xbe>
		uint32_t f_timer = F_CPU / prescalers[i];
     e50:	0d 2d       	mov	r16, r13
     e52:	10 e0       	ldi	r17, 0x00	; 0
     e54:	f8 01       	movw	r30, r16
     e56:	ee 0f       	add	r30, r30
     e58:	ff 1f       	adc	r31, r31
     e5a:	81 e0       	ldi	r24, 0x01	; 1
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	8c 0f       	add	r24, r28
     e60:	9d 1f       	adc	r25, r29
     e62:	e8 0f       	add	r30, r24
     e64:	f9 1f       	adc	r31, r25
     e66:	20 81       	ld	r18, Z
     e68:	31 81       	ldd	r19, Z+1	; 0x01
     e6a:	40 e0       	ldi	r20, 0x00	; 0
     e6c:	50 e0       	ldi	r21, 0x00	; 0
     e6e:	60 e0       	ldi	r22, 0x00	; 0
     e70:	76 e3       	ldi	r23, 0x36	; 54
     e72:	8e e6       	ldi	r24, 0x6E	; 110
     e74:	91 e0       	ldi	r25, 0x01	; 1
     e76:	0e 94 f6 09 	call	0x13ec	; 0x13ec <__divmodsi4>
		uint32_t tmp_period = (f_timer / freq_hz) - 1;
     e7a:	47 01       	movw	r8, r14
     e7c:	a1 2c       	mov	r10, r1
     e7e:	b1 2c       	mov	r11, r1
     e80:	ca 01       	movw	r24, r20
     e82:	b9 01       	movw	r22, r18
     e84:	a5 01       	movw	r20, r10
     e86:	94 01       	movw	r18, r8
     e88:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__udivmodsi4>
     e8c:	da 01       	movw	r26, r20
     e8e:	c9 01       	movw	r24, r18
     e90:	01 97       	sbiw	r24, 0x01	; 1
     e92:	a1 09       	sbc	r26, r1
     e94:	b1 09       	sbc	r27, r1

		if (tmp_period <= 255 && tmp_period >= 1) {
     e96:	ba 01       	movw	r22, r20
     e98:	a9 01       	movw	r20, r18
     e9a:	42 50       	subi	r20, 0x02	; 2
     e9c:	51 09       	sbc	r21, r1
     e9e:	61 09       	sbc	r22, r1
     ea0:	71 09       	sbc	r23, r1
     ea2:	4f 3f       	cpi	r20, 0xFF	; 255
     ea4:	51 05       	cpc	r21, r1
     ea6:	61 05       	cpc	r22, r1
     ea8:	71 05       	cpc	r23, r1
     eaa:	48 f4       	brcc	.+18     	; 0xebe <TCA0_init_linear_PWM+0xbc>
			period = (uint8_t)tmp_period;
     eac:	f8 2e       	mov	r15, r24
			chosen_clk = clk_select[i];
     eae:	e1 e1       	ldi	r30, 0x11	; 17
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	ec 0f       	add	r30, r28
     eb4:	fd 1f       	adc	r31, r29
     eb6:	e0 0f       	add	r30, r16
     eb8:	f1 1f       	adc	r31, r17
     eba:	10 81       	ld	r17, Z
			break; // radom maiausi tinkam prescaler
     ebc:	06 c0       	rjmp	.+12     	; 0xeca <TCA0_init_linear_PWM+0xc8>

	uint8_t chosen_clk = 0;
	uint8_t period = 0;

	// surandam tinkam prescaler
	for (uint8_t i = 0; i < 8; i++) {
     ebe:	d3 94       	inc	r13
     ec0:	97 e0       	ldi	r25, 0x07	; 7
     ec2:	9d 15       	cp	r25, r13
     ec4:	28 f6       	brcc	.-118    	; 0xe50 <TCA0_init_linear_PWM+0x4e>
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
	uint8_t period = 0;
     ec6:	f1 2c       	mov	r15, r1
		TCA_SINGLE_CLKSEL_DIV64_gc,
		TCA_SINGLE_CLKSEL_DIV256_gc,
		TCA_SINGLE_CLKSEL_DIV1024_gc
	};

	uint8_t chosen_clk = 0;
     ec8:	10 e0       	ldi	r17, 0x00	; 0
			break; // radom maiausi tinkam prescaler
		}
	}

	// duty skaiiavimas
	uint8_t duty = (uint32_t)period * duty_percent / 100;
     eca:	2f 2d       	mov	r18, r15
     ecc:	30 e0       	ldi	r19, 0x00	; 0
     ece:	ac 2d       	mov	r26, r12
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	0e 94 15 0a 	call	0x142a	; 0x142a <__umulhisi3>
     ed6:	24 e6       	ldi	r18, 0x64	; 100
     ed8:	30 e0       	ldi	r19, 0x00	; 0
     eda:	40 e0       	ldi	r20, 0x00	; 0
     edc:	50 e0       	ldi	r21, 0x00	; 0
     ede:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__udivmodsi4>
	if (duty > period) duty = period;
     ee2:	f2 16       	cp	r15, r18
     ee4:	08 f4       	brcc	.+2      	; 0xee8 <TCA0_init_linear_PWM+0xe6>
     ee6:	2f 2d       	mov	r18, r15

	// konfigracija
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTD_gc;  // WOx ant PORTD
     ee8:	83 e0       	ldi	r24, 0x03	; 3
     eea:	80 93 e7 05 	sts	0x05E7, r24	; 0x8005e7 <__TEXT_REGION_LENGTH__+0x7f05e7>

	TCA0.SPLIT.CTRLD = TCA_SPLIT_SPLITM_bm;   // Split mode
     eee:	e0 e0       	ldi	r30, 0x00	; 0
     ef0:	fa e0       	ldi	r31, 0x0A	; 10
     ef2:	81 e0       	ldi	r24, 0x01	; 1
     ef4:	83 83       	std	Z+3, r24	; 0x03
	TCA0.SPLIT.CTRLB = TCA_SPLIT_HCMP0EN_bm;    // enable WO3 (HCMP0 ? PD3)
     ef6:	80 e1       	ldi	r24, 0x10	; 16
     ef8:	81 83       	std	Z+1, r24	; 0x01

	TCA0.SPLIT.HPER  = period;
     efa:	f7 a2       	std	Z+39, r15	; 0x27
	TCA0.SPLIT.HCMP0 = duty;
     efc:	21 a7       	std	Z+41, r18	; 0x29

	TCA0.SPLIT.CTRLA = chosen_clk | TCA_SPLIT_ENABLE_bm; // paleidiam su pasirinktu prescaler
     efe:	11 60       	ori	r17, 0x01	; 1
     f00:	10 83       	st	Z, r17
}
     f02:	68 96       	adiw	r28, 0x18	; 24
     f04:	cd bf       	out	0x3d, r28	; 61
     f06:	de bf       	out	0x3e, r29	; 62
     f08:	df 91       	pop	r29
     f0a:	cf 91       	pop	r28
     f0c:	1f 91       	pop	r17
     f0e:	0f 91       	pop	r16
     f10:	ff 90       	pop	r15
     f12:	ef 90       	pop	r14
     f14:	df 90       	pop	r13
     f16:	cf 90       	pop	r12
     f18:	bf 90       	pop	r11
     f1a:	af 90       	pop	r10
     f1c:	9f 90       	pop	r9
     f1e:	8f 90       	pop	r8
     f20:	08 95       	ret

00000f22 <TCD0_init_stepper_PWM>:

	while (!(TCD0.STATUS & TCD_ENRDY_bm)); ///< Wait until TCD is ready for configuration
}
*/

void TCD0_init_stepper_PWM(uint32_t freq_hz, uint8_t duty_percent) {
     f22:	cf 92       	push	r12
     f24:	df 92       	push	r13
     f26:	ef 92       	push	r14
     f28:	ff 92       	push	r15
     f2a:	0f 93       	push	r16
     f2c:	1f 93       	push	r17
     f2e:	cf 93       	push	r28
     f30:	df 93       	push	r29
     f32:	14 2f       	mov	r17, r20

	// Calculate compare registers
	uint16_t cmpbclr = (F_CPU / (4 * freq_hz * 2)) - 1;
     f34:	dc 01       	movw	r26, r24
     f36:	cb 01       	movw	r24, r22
     f38:	88 0f       	add	r24, r24
     f3a:	99 1f       	adc	r25, r25
     f3c:	aa 1f       	adc	r26, r26
     f3e:	bb 1f       	adc	r27, r27
     f40:	88 0f       	add	r24, r24
     f42:	99 1f       	adc	r25, r25
     f44:	aa 1f       	adc	r26, r26
     f46:	bb 1f       	adc	r27, r27
     f48:	9c 01       	movw	r18, r24
     f4a:	ad 01       	movw	r20, r26
     f4c:	22 0f       	add	r18, r18
     f4e:	33 1f       	adc	r19, r19
     f50:	44 1f       	adc	r20, r20
     f52:	55 1f       	adc	r21, r21
     f54:	60 e0       	ldi	r22, 0x00	; 0
     f56:	76 e3       	ldi	r23, 0x36	; 54
     f58:	8e e6       	ldi	r24, 0x6E	; 110
     f5a:	91 e0       	ldi	r25, 0x01	; 1
     f5c:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__udivmodsi4>
     f60:	e9 01       	movw	r28, r18
     f62:	21 97       	sbiw	r28, 0x01	; 1
	uint16_t cmpaset = (uint16_t)(cmpbclr * (duty_percent / 100.0)) + 1;
     f64:	61 2f       	mov	r22, r17
     f66:	70 e0       	ldi	r23, 0x00	; 0
     f68:	80 e0       	ldi	r24, 0x00	; 0
     f6a:	90 e0       	ldi	r25, 0x00	; 0
     f6c:	0e 94 c7 08 	call	0x118e	; 0x118e <__floatsisf>
     f70:	20 e0       	ldi	r18, 0x00	; 0
     f72:	30 e0       	ldi	r19, 0x00	; 0
     f74:	48 ec       	ldi	r20, 0xC8	; 200
     f76:	52 e4       	ldi	r21, 0x42	; 66
     f78:	0e 94 24 08 	call	0x1048	; 0x1048 <__divsf3>
     f7c:	6b 01       	movw	r12, r22
     f7e:	7c 01       	movw	r14, r24
     f80:	be 01       	movw	r22, r28
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	0e 94 c5 08 	call	0x118a	; 0x118a <__floatunsisf>
     f8a:	a7 01       	movw	r20, r14
     f8c:	96 01       	movw	r18, r12
     f8e:	0e 94 53 09 	call	0x12a6	; 0x12a6 <__mulsf3>
     f92:	0e 94 96 08 	call	0x112c	; 0x112c <__fixunssfsi>
     f96:	6f 5f       	subi	r22, 0xFF	; 255
     f98:	7f 4f       	sbci	r23, 0xFF	; 255
	uint16_t cmpbset = cmpbclr - cmpaset - 1;
     f9a:	ce 01       	movw	r24, r28
     f9c:	86 1b       	sub	r24, r22
     f9e:	97 0b       	sbc	r25, r23
     fa0:	01 97       	sbiw	r24, 0x01	; 1

	// Set TCD compare registers
	TCD0.CMPBCLR = cmpbclr;
     fa2:	00 e8       	ldi	r16, 0x80	; 128
     fa4:	1b e0       	ldi	r17, 0x0B	; 11
     fa6:	f8 01       	movw	r30, r16
     fa8:	c6 a7       	std	Z+46, r28	; 0x2e
     faa:	d7 a7       	std	Z+47, r29	; 0x2f
	TCD0.CMPBSET = cmpbset;
     fac:	84 a7       	std	Z+44, r24	; 0x2c
     fae:	95 a7       	std	Z+45, r25	; 0x2d
	TCD0.CMPASET = cmpaset;
     fb0:	60 a7       	std	Z+40, r22	; 0x28
     fb2:	71 a7       	std	Z+41, r23	; 0x29

	ccp_write_io((uint8_t *) &TCD0.FAULTCTRL, TCD_CMPCEN_bm); ///< Enable WOC on PF2
     fb4:	60 e4       	ldi	r22, 0x40	; 64
     fb6:	82 e9       	ldi	r24, 0x92	; 146
     fb8:	9b e0       	ldi	r25, 0x0B	; 11
     fba:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <ccp_write_io>
	TCD0.CTRLB = TCD_WGMODE_DS_gc; ///< Set waveform mode to double slope
     fbe:	83 e0       	ldi	r24, 0x03	; 3
     fc0:	f8 01       	movw	r30, r16
     fc2:	81 83       	std	Z+1, r24	; 0x01

	while (!(TCD0.STATUS & TCD_ENRDY_bm));
     fc4:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
     fc8:	80 ff       	sbrs	r24, 0
     fca:	fc cf       	rjmp	.-8      	; 0xfc4 <TCD0_init_stepper_PWM+0xa2>

	// jungiam WOC ijim
	TCD0.FAULTCTRL = TCD_CMPAEN_bm | TCD_CMPBEN_bm | TCD_CMPCEN_bm;
     fcc:	e0 e8       	ldi	r30, 0x80	; 128
     fce:	fb e0       	ldi	r31, 0x0B	; 11
     fd0:	80 e7       	ldi	r24, 0x70	; 112
     fd2:	82 8b       	std	Z+18, r24	; 0x12

	// Paleidiam su prescaler = 4
	TCD0.CTRLA = TCD_CLKSEL_CLKPER_gc | TCD_CNTPRES_DIV4_gc;
     fd4:	88 e6       	ldi	r24, 0x68	; 104
     fd6:	80 83       	st	Z, r24


	// Palaukti, kol sinchronizuosis
	while (!(TCD0.STATUS & TCD_ENRDY_bm));
     fd8:	80 91 8e 0b 	lds	r24, 0x0B8E	; 0x800b8e <__TEXT_REGION_LENGTH__+0x7f0b8e>
     fdc:	80 ff       	sbrs	r24, 0
     fde:	fc cf       	rjmp	.-8      	; 0xfd8 <TCD0_init_stepper_PWM+0xb6>
     fe0:	df 91       	pop	r29
     fe2:	cf 91       	pop	r28
     fe4:	1f 91       	pop	r17
     fe6:	0f 91       	pop	r16
     fe8:	ff 90       	pop	r15
     fea:	ef 90       	pop	r14
     fec:	df 90       	pop	r13
     fee:	cf 90       	pop	r12
     ff0:	08 95       	ret

00000ff2 <USART0_init>:
 * @return 0 on success.
 */
int USART1_printChar(char c, FILE *stream) {
	USART1_sendChar(c); // Send character
	return 0;
}
     ff2:	e0 e0       	ldi	r30, 0x00	; 0
     ff4:	f8 e0       	ldi	r31, 0x08	; 8
     ff6:	83 e8       	ldi	r24, 0x83	; 131
     ff8:	96 e0       	ldi	r25, 0x06	; 6
     ffa:	80 87       	std	Z+8, r24	; 0x08
     ffc:	91 87       	std	Z+9, r25	; 0x09
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	85 83       	std	Z+5, r24	; 0x05
    1002:	82 ec       	ldi	r24, 0xC2	; 194
    1004:	86 83       	std	Z+6, r24	; 0x06
    1006:	83 e0       	ldi	r24, 0x03	; 3
    1008:	87 83       	std	Z+7, r24	; 0x07
    100a:	08 95       	ret

0000100c <USART1_init>:
    100c:	e0 e2       	ldi	r30, 0x20	; 32
    100e:	f8 e0       	ldi	r31, 0x08	; 8
    1010:	81 ea       	ldi	r24, 0xA1	; 161
    1012:	91 e0       	ldi	r25, 0x01	; 1
    1014:	80 87       	std	Z+8, r24	; 0x08
    1016:	91 87       	std	Z+9, r25	; 0x09
    1018:	82 e8       	ldi	r24, 0x82	; 130
    101a:	86 83       	std	Z+6, r24	; 0x06
    101c:	83 e0       	ldi	r24, 0x03	; 3
    101e:	87 83       	std	Z+7, r24	; 0x07
    1020:	08 95       	ret

00001022 <USART1_readChar>:
 * If a timeout occurs, it returns a predefined warning.
 * 
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
    1022:	80 e8       	ldi	r24, 0x80	; 128
    1024:	80 93 24 08 	sts	0x0824, r24	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
    1028:	88 e8       	ldi	r24, 0x88	; 136
    102a:	93 e1       	ldi	r25, 0x13	; 19
    102c:	a0 e0       	ldi	r26, 0x00	; 0
    102e:	b0 e0       	ldi	r27, 0x00	; 0
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
    1030:	04 c0       	rjmp	.+8      	; 0x103a <USART1_readChar+0x18>
		if (--timeout_counter == 0) { // Timeout condition
    1032:	01 97       	sbiw	r24, 0x01	; 1
    1034:	a1 09       	sbc	r26, r1
    1036:	b1 09       	sbc	r27, r1
    1038:	21 f0       	breq	.+8      	; 0x1042 <USART1_readChar+0x20>
 * @return The received character.
 */
char USART1_readChar() {
	USART1.STATUS = USART_RXCIF_bm; // Clear buffer before reading
	uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
	while (!(USART1.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
    103a:	20 91 24 08 	lds	r18, 0x0824	; 0x800824 <__TEXT_REGION_LENGTH__+0x7f0824>
    103e:	22 23       	and	r18, r18
    1040:	c4 f7       	brge	.-16     	; 0x1032 <USART1_readChar+0x10>
		if (--timeout_counter == 0) { // Timeout condition
			//Date_Clock.warning = 3; // Set warning if timeout occurs
			break;
		}
	}
	return USART1.RXDATAL; // Return received character
    1042:	80 91 20 08 	lds	r24, 0x0820	; 0x800820 <__TEXT_REGION_LENGTH__+0x7f0820>
}
    1046:	08 95       	ret

00001048 <__divsf3>:
    1048:	0e 94 38 08 	call	0x1070	; 0x1070 <__divsf3x>
    104c:	0c 94 19 09 	jmp	0x1232	; 0x1232 <__fp_round>
    1050:	0e 94 12 09 	call	0x1224	; 0x1224 <__fp_pscB>
    1054:	58 f0       	brcs	.+22     	; 0x106c <__divsf3+0x24>
    1056:	0e 94 0b 09 	call	0x1216	; 0x1216 <__fp_pscA>
    105a:	40 f0       	brcs	.+16     	; 0x106c <__divsf3+0x24>
    105c:	29 f4       	brne	.+10     	; 0x1068 <__divsf3+0x20>
    105e:	5f 3f       	cpi	r21, 0xFF	; 255
    1060:	29 f0       	breq	.+10     	; 0x106c <__divsf3+0x24>
    1062:	0c 94 02 09 	jmp	0x1204	; 0x1204 <__fp_inf>
    1066:	51 11       	cpse	r21, r1
    1068:	0c 94 4d 09 	jmp	0x129a	; 0x129a <__fp_szero>
    106c:	0c 94 08 09 	jmp	0x1210	; 0x1210 <__fp_nan>

00001070 <__divsf3x>:
    1070:	0e 94 2a 09 	call	0x1254	; 0x1254 <__fp_split3>
    1074:	68 f3       	brcs	.-38     	; 0x1050 <__divsf3+0x8>

00001076 <__divsf3_pse>:
    1076:	99 23       	and	r25, r25
    1078:	b1 f3       	breq	.-20     	; 0x1066 <__divsf3+0x1e>
    107a:	55 23       	and	r21, r21
    107c:	91 f3       	breq	.-28     	; 0x1062 <__divsf3+0x1a>
    107e:	95 1b       	sub	r25, r21
    1080:	55 0b       	sbc	r21, r21
    1082:	bb 27       	eor	r27, r27
    1084:	aa 27       	eor	r26, r26
    1086:	62 17       	cp	r22, r18
    1088:	73 07       	cpc	r23, r19
    108a:	84 07       	cpc	r24, r20
    108c:	38 f0       	brcs	.+14     	; 0x109c <__divsf3_pse+0x26>
    108e:	9f 5f       	subi	r25, 0xFF	; 255
    1090:	5f 4f       	sbci	r21, 0xFF	; 255
    1092:	22 0f       	add	r18, r18
    1094:	33 1f       	adc	r19, r19
    1096:	44 1f       	adc	r20, r20
    1098:	aa 1f       	adc	r26, r26
    109a:	a9 f3       	breq	.-22     	; 0x1086 <__divsf3_pse+0x10>
    109c:	35 d0       	rcall	.+106    	; 0x1108 <__divsf3_pse+0x92>
    109e:	0e 2e       	mov	r0, r30
    10a0:	3a f0       	brmi	.+14     	; 0x10b0 <__divsf3_pse+0x3a>
    10a2:	e0 e8       	ldi	r30, 0x80	; 128
    10a4:	32 d0       	rcall	.+100    	; 0x110a <__divsf3_pse+0x94>
    10a6:	91 50       	subi	r25, 0x01	; 1
    10a8:	50 40       	sbci	r21, 0x00	; 0
    10aa:	e6 95       	lsr	r30
    10ac:	00 1c       	adc	r0, r0
    10ae:	ca f7       	brpl	.-14     	; 0x10a2 <__divsf3_pse+0x2c>
    10b0:	2b d0       	rcall	.+86     	; 0x1108 <__divsf3_pse+0x92>
    10b2:	fe 2f       	mov	r31, r30
    10b4:	29 d0       	rcall	.+82     	; 0x1108 <__divsf3_pse+0x92>
    10b6:	66 0f       	add	r22, r22
    10b8:	77 1f       	adc	r23, r23
    10ba:	88 1f       	adc	r24, r24
    10bc:	bb 1f       	adc	r27, r27
    10be:	26 17       	cp	r18, r22
    10c0:	37 07       	cpc	r19, r23
    10c2:	48 07       	cpc	r20, r24
    10c4:	ab 07       	cpc	r26, r27
    10c6:	b0 e8       	ldi	r27, 0x80	; 128
    10c8:	09 f0       	breq	.+2      	; 0x10cc <__divsf3_pse+0x56>
    10ca:	bb 0b       	sbc	r27, r27
    10cc:	80 2d       	mov	r24, r0
    10ce:	bf 01       	movw	r22, r30
    10d0:	ff 27       	eor	r31, r31
    10d2:	93 58       	subi	r25, 0x83	; 131
    10d4:	5f 4f       	sbci	r21, 0xFF	; 255
    10d6:	3a f0       	brmi	.+14     	; 0x10e6 <__divsf3_pse+0x70>
    10d8:	9e 3f       	cpi	r25, 0xFE	; 254
    10da:	51 05       	cpc	r21, r1
    10dc:	78 f0       	brcs	.+30     	; 0x10fc <__divsf3_pse+0x86>
    10de:	0c 94 02 09 	jmp	0x1204	; 0x1204 <__fp_inf>
    10e2:	0c 94 4d 09 	jmp	0x129a	; 0x129a <__fp_szero>
    10e6:	5f 3f       	cpi	r21, 0xFF	; 255
    10e8:	e4 f3       	brlt	.-8      	; 0x10e2 <__divsf3_pse+0x6c>
    10ea:	98 3e       	cpi	r25, 0xE8	; 232
    10ec:	d4 f3       	brlt	.-12     	; 0x10e2 <__divsf3_pse+0x6c>
    10ee:	86 95       	lsr	r24
    10f0:	77 95       	ror	r23
    10f2:	67 95       	ror	r22
    10f4:	b7 95       	ror	r27
    10f6:	f7 95       	ror	r31
    10f8:	9f 5f       	subi	r25, 0xFF	; 255
    10fa:	c9 f7       	brne	.-14     	; 0x10ee <__divsf3_pse+0x78>
    10fc:	88 0f       	add	r24, r24
    10fe:	91 1d       	adc	r25, r1
    1100:	96 95       	lsr	r25
    1102:	87 95       	ror	r24
    1104:	97 f9       	bld	r25, 7
    1106:	08 95       	ret
    1108:	e1 e0       	ldi	r30, 0x01	; 1
    110a:	66 0f       	add	r22, r22
    110c:	77 1f       	adc	r23, r23
    110e:	88 1f       	adc	r24, r24
    1110:	bb 1f       	adc	r27, r27
    1112:	62 17       	cp	r22, r18
    1114:	73 07       	cpc	r23, r19
    1116:	84 07       	cpc	r24, r20
    1118:	ba 07       	cpc	r27, r26
    111a:	20 f0       	brcs	.+8      	; 0x1124 <__divsf3_pse+0xae>
    111c:	62 1b       	sub	r22, r18
    111e:	73 0b       	sbc	r23, r19
    1120:	84 0b       	sbc	r24, r20
    1122:	ba 0b       	sbc	r27, r26
    1124:	ee 1f       	adc	r30, r30
    1126:	88 f7       	brcc	.-30     	; 0x110a <__divsf3_pse+0x94>
    1128:	e0 95       	com	r30
    112a:	08 95       	ret

0000112c <__fixunssfsi>:
    112c:	0e 94 32 09 	call	0x1264	; 0x1264 <__fp_splitA>
    1130:	88 f0       	brcs	.+34     	; 0x1154 <__fixunssfsi+0x28>
    1132:	9f 57       	subi	r25, 0x7F	; 127
    1134:	98 f0       	brcs	.+38     	; 0x115c <__fixunssfsi+0x30>
    1136:	b9 2f       	mov	r27, r25
    1138:	99 27       	eor	r25, r25
    113a:	b7 51       	subi	r27, 0x17	; 23
    113c:	b0 f0       	brcs	.+44     	; 0x116a <__fixunssfsi+0x3e>
    113e:	e1 f0       	breq	.+56     	; 0x1178 <__fixunssfsi+0x4c>
    1140:	66 0f       	add	r22, r22
    1142:	77 1f       	adc	r23, r23
    1144:	88 1f       	adc	r24, r24
    1146:	99 1f       	adc	r25, r25
    1148:	1a f0       	brmi	.+6      	; 0x1150 <__fixunssfsi+0x24>
    114a:	ba 95       	dec	r27
    114c:	c9 f7       	brne	.-14     	; 0x1140 <__fixunssfsi+0x14>
    114e:	14 c0       	rjmp	.+40     	; 0x1178 <__fixunssfsi+0x4c>
    1150:	b1 30       	cpi	r27, 0x01	; 1
    1152:	91 f0       	breq	.+36     	; 0x1178 <__fixunssfsi+0x4c>
    1154:	0e 94 4c 09 	call	0x1298	; 0x1298 <__fp_zero>
    1158:	b1 e0       	ldi	r27, 0x01	; 1
    115a:	08 95       	ret
    115c:	0c 94 4c 09 	jmp	0x1298	; 0x1298 <__fp_zero>
    1160:	67 2f       	mov	r22, r23
    1162:	78 2f       	mov	r23, r24
    1164:	88 27       	eor	r24, r24
    1166:	b8 5f       	subi	r27, 0xF8	; 248
    1168:	39 f0       	breq	.+14     	; 0x1178 <__fixunssfsi+0x4c>
    116a:	b9 3f       	cpi	r27, 0xF9	; 249
    116c:	cc f3       	brlt	.-14     	; 0x1160 <__fixunssfsi+0x34>
    116e:	86 95       	lsr	r24
    1170:	77 95       	ror	r23
    1172:	67 95       	ror	r22
    1174:	b3 95       	inc	r27
    1176:	d9 f7       	brne	.-10     	; 0x116e <__fixunssfsi+0x42>
    1178:	3e f4       	brtc	.+14     	; 0x1188 <__fixunssfsi+0x5c>
    117a:	90 95       	com	r25
    117c:	80 95       	com	r24
    117e:	70 95       	com	r23
    1180:	61 95       	neg	r22
    1182:	7f 4f       	sbci	r23, 0xFF	; 255
    1184:	8f 4f       	sbci	r24, 0xFF	; 255
    1186:	9f 4f       	sbci	r25, 0xFF	; 255
    1188:	08 95       	ret

0000118a <__floatunsisf>:
    118a:	e8 94       	clt
    118c:	09 c0       	rjmp	.+18     	; 0x11a0 <__floatsisf+0x12>

0000118e <__floatsisf>:
    118e:	97 fb       	bst	r25, 7
    1190:	3e f4       	brtc	.+14     	; 0x11a0 <__floatsisf+0x12>
    1192:	90 95       	com	r25
    1194:	80 95       	com	r24
    1196:	70 95       	com	r23
    1198:	61 95       	neg	r22
    119a:	7f 4f       	sbci	r23, 0xFF	; 255
    119c:	8f 4f       	sbci	r24, 0xFF	; 255
    119e:	9f 4f       	sbci	r25, 0xFF	; 255
    11a0:	99 23       	and	r25, r25
    11a2:	a9 f0       	breq	.+42     	; 0x11ce <__floatsisf+0x40>
    11a4:	f9 2f       	mov	r31, r25
    11a6:	96 e9       	ldi	r25, 0x96	; 150
    11a8:	bb 27       	eor	r27, r27
    11aa:	93 95       	inc	r25
    11ac:	f6 95       	lsr	r31
    11ae:	87 95       	ror	r24
    11b0:	77 95       	ror	r23
    11b2:	67 95       	ror	r22
    11b4:	b7 95       	ror	r27
    11b6:	f1 11       	cpse	r31, r1
    11b8:	f8 cf       	rjmp	.-16     	; 0x11aa <__floatsisf+0x1c>
    11ba:	fa f4       	brpl	.+62     	; 0x11fa <__floatsisf+0x6c>
    11bc:	bb 0f       	add	r27, r27
    11be:	11 f4       	brne	.+4      	; 0x11c4 <__floatsisf+0x36>
    11c0:	60 ff       	sbrs	r22, 0
    11c2:	1b c0       	rjmp	.+54     	; 0x11fa <__floatsisf+0x6c>
    11c4:	6f 5f       	subi	r22, 0xFF	; 255
    11c6:	7f 4f       	sbci	r23, 0xFF	; 255
    11c8:	8f 4f       	sbci	r24, 0xFF	; 255
    11ca:	9f 4f       	sbci	r25, 0xFF	; 255
    11cc:	16 c0       	rjmp	.+44     	; 0x11fa <__floatsisf+0x6c>
    11ce:	88 23       	and	r24, r24
    11d0:	11 f0       	breq	.+4      	; 0x11d6 <__floatsisf+0x48>
    11d2:	96 e9       	ldi	r25, 0x96	; 150
    11d4:	11 c0       	rjmp	.+34     	; 0x11f8 <__floatsisf+0x6a>
    11d6:	77 23       	and	r23, r23
    11d8:	21 f0       	breq	.+8      	; 0x11e2 <__floatsisf+0x54>
    11da:	9e e8       	ldi	r25, 0x8E	; 142
    11dc:	87 2f       	mov	r24, r23
    11de:	76 2f       	mov	r23, r22
    11e0:	05 c0       	rjmp	.+10     	; 0x11ec <__floatsisf+0x5e>
    11e2:	66 23       	and	r22, r22
    11e4:	71 f0       	breq	.+28     	; 0x1202 <__floatsisf+0x74>
    11e6:	96 e8       	ldi	r25, 0x86	; 134
    11e8:	86 2f       	mov	r24, r22
    11ea:	70 e0       	ldi	r23, 0x00	; 0
    11ec:	60 e0       	ldi	r22, 0x00	; 0
    11ee:	2a f0       	brmi	.+10     	; 0x11fa <__floatsisf+0x6c>
    11f0:	9a 95       	dec	r25
    11f2:	66 0f       	add	r22, r22
    11f4:	77 1f       	adc	r23, r23
    11f6:	88 1f       	adc	r24, r24
    11f8:	da f7       	brpl	.-10     	; 0x11f0 <__floatsisf+0x62>
    11fa:	88 0f       	add	r24, r24
    11fc:	96 95       	lsr	r25
    11fe:	87 95       	ror	r24
    1200:	97 f9       	bld	r25, 7
    1202:	08 95       	ret

00001204 <__fp_inf>:
    1204:	97 f9       	bld	r25, 7
    1206:	9f 67       	ori	r25, 0x7F	; 127
    1208:	80 e8       	ldi	r24, 0x80	; 128
    120a:	70 e0       	ldi	r23, 0x00	; 0
    120c:	60 e0       	ldi	r22, 0x00	; 0
    120e:	08 95       	ret

00001210 <__fp_nan>:
    1210:	9f ef       	ldi	r25, 0xFF	; 255
    1212:	80 ec       	ldi	r24, 0xC0	; 192
    1214:	08 95       	ret

00001216 <__fp_pscA>:
    1216:	00 24       	eor	r0, r0
    1218:	0a 94       	dec	r0
    121a:	16 16       	cp	r1, r22
    121c:	17 06       	cpc	r1, r23
    121e:	18 06       	cpc	r1, r24
    1220:	09 06       	cpc	r0, r25
    1222:	08 95       	ret

00001224 <__fp_pscB>:
    1224:	00 24       	eor	r0, r0
    1226:	0a 94       	dec	r0
    1228:	12 16       	cp	r1, r18
    122a:	13 06       	cpc	r1, r19
    122c:	14 06       	cpc	r1, r20
    122e:	05 06       	cpc	r0, r21
    1230:	08 95       	ret

00001232 <__fp_round>:
    1232:	09 2e       	mov	r0, r25
    1234:	03 94       	inc	r0
    1236:	00 0c       	add	r0, r0
    1238:	11 f4       	brne	.+4      	; 0x123e <__fp_round+0xc>
    123a:	88 23       	and	r24, r24
    123c:	52 f0       	brmi	.+20     	; 0x1252 <__fp_round+0x20>
    123e:	bb 0f       	add	r27, r27
    1240:	40 f4       	brcc	.+16     	; 0x1252 <__fp_round+0x20>
    1242:	bf 2b       	or	r27, r31
    1244:	11 f4       	brne	.+4      	; 0x124a <__fp_round+0x18>
    1246:	60 ff       	sbrs	r22, 0
    1248:	04 c0       	rjmp	.+8      	; 0x1252 <__fp_round+0x20>
    124a:	6f 5f       	subi	r22, 0xFF	; 255
    124c:	7f 4f       	sbci	r23, 0xFF	; 255
    124e:	8f 4f       	sbci	r24, 0xFF	; 255
    1250:	9f 4f       	sbci	r25, 0xFF	; 255
    1252:	08 95       	ret

00001254 <__fp_split3>:
    1254:	57 fd       	sbrc	r21, 7
    1256:	90 58       	subi	r25, 0x80	; 128
    1258:	44 0f       	add	r20, r20
    125a:	55 1f       	adc	r21, r21
    125c:	59 f0       	breq	.+22     	; 0x1274 <__fp_splitA+0x10>
    125e:	5f 3f       	cpi	r21, 0xFF	; 255
    1260:	71 f0       	breq	.+28     	; 0x127e <__fp_splitA+0x1a>
    1262:	47 95       	ror	r20

00001264 <__fp_splitA>:
    1264:	88 0f       	add	r24, r24
    1266:	97 fb       	bst	r25, 7
    1268:	99 1f       	adc	r25, r25
    126a:	61 f0       	breq	.+24     	; 0x1284 <__fp_splitA+0x20>
    126c:	9f 3f       	cpi	r25, 0xFF	; 255
    126e:	79 f0       	breq	.+30     	; 0x128e <__fp_splitA+0x2a>
    1270:	87 95       	ror	r24
    1272:	08 95       	ret
    1274:	12 16       	cp	r1, r18
    1276:	13 06       	cpc	r1, r19
    1278:	14 06       	cpc	r1, r20
    127a:	55 1f       	adc	r21, r21
    127c:	f2 cf       	rjmp	.-28     	; 0x1262 <__fp_split3+0xe>
    127e:	46 95       	lsr	r20
    1280:	f1 df       	rcall	.-30     	; 0x1264 <__fp_splitA>
    1282:	08 c0       	rjmp	.+16     	; 0x1294 <__fp_splitA+0x30>
    1284:	16 16       	cp	r1, r22
    1286:	17 06       	cpc	r1, r23
    1288:	18 06       	cpc	r1, r24
    128a:	99 1f       	adc	r25, r25
    128c:	f1 cf       	rjmp	.-30     	; 0x1270 <__fp_splitA+0xc>
    128e:	86 95       	lsr	r24
    1290:	71 05       	cpc	r23, r1
    1292:	61 05       	cpc	r22, r1
    1294:	08 94       	sec
    1296:	08 95       	ret

00001298 <__fp_zero>:
    1298:	e8 94       	clt

0000129a <__fp_szero>:
    129a:	bb 27       	eor	r27, r27
    129c:	66 27       	eor	r22, r22
    129e:	77 27       	eor	r23, r23
    12a0:	cb 01       	movw	r24, r22
    12a2:	97 f9       	bld	r25, 7
    12a4:	08 95       	ret

000012a6 <__mulsf3>:
    12a6:	0e 94 66 09 	call	0x12cc	; 0x12cc <__mulsf3x>
    12aa:	0c 94 19 09 	jmp	0x1232	; 0x1232 <__fp_round>
    12ae:	0e 94 0b 09 	call	0x1216	; 0x1216 <__fp_pscA>
    12b2:	38 f0       	brcs	.+14     	; 0x12c2 <__mulsf3+0x1c>
    12b4:	0e 94 12 09 	call	0x1224	; 0x1224 <__fp_pscB>
    12b8:	20 f0       	brcs	.+8      	; 0x12c2 <__mulsf3+0x1c>
    12ba:	95 23       	and	r25, r21
    12bc:	11 f0       	breq	.+4      	; 0x12c2 <__mulsf3+0x1c>
    12be:	0c 94 02 09 	jmp	0x1204	; 0x1204 <__fp_inf>
    12c2:	0c 94 08 09 	jmp	0x1210	; 0x1210 <__fp_nan>
    12c6:	11 24       	eor	r1, r1
    12c8:	0c 94 4d 09 	jmp	0x129a	; 0x129a <__fp_szero>

000012cc <__mulsf3x>:
    12cc:	0e 94 2a 09 	call	0x1254	; 0x1254 <__fp_split3>
    12d0:	70 f3       	brcs	.-36     	; 0x12ae <__mulsf3+0x8>

000012d2 <__mulsf3_pse>:
    12d2:	95 9f       	mul	r25, r21
    12d4:	c1 f3       	breq	.-16     	; 0x12c6 <__mulsf3+0x20>
    12d6:	95 0f       	add	r25, r21
    12d8:	50 e0       	ldi	r21, 0x00	; 0
    12da:	55 1f       	adc	r21, r21
    12dc:	62 9f       	mul	r22, r18
    12de:	f0 01       	movw	r30, r0
    12e0:	72 9f       	mul	r23, r18
    12e2:	bb 27       	eor	r27, r27
    12e4:	f0 0d       	add	r31, r0
    12e6:	b1 1d       	adc	r27, r1
    12e8:	63 9f       	mul	r22, r19
    12ea:	aa 27       	eor	r26, r26
    12ec:	f0 0d       	add	r31, r0
    12ee:	b1 1d       	adc	r27, r1
    12f0:	aa 1f       	adc	r26, r26
    12f2:	64 9f       	mul	r22, r20
    12f4:	66 27       	eor	r22, r22
    12f6:	b0 0d       	add	r27, r0
    12f8:	a1 1d       	adc	r26, r1
    12fa:	66 1f       	adc	r22, r22
    12fc:	82 9f       	mul	r24, r18
    12fe:	22 27       	eor	r18, r18
    1300:	b0 0d       	add	r27, r0
    1302:	a1 1d       	adc	r26, r1
    1304:	62 1f       	adc	r22, r18
    1306:	73 9f       	mul	r23, r19
    1308:	b0 0d       	add	r27, r0
    130a:	a1 1d       	adc	r26, r1
    130c:	62 1f       	adc	r22, r18
    130e:	83 9f       	mul	r24, r19
    1310:	a0 0d       	add	r26, r0
    1312:	61 1d       	adc	r22, r1
    1314:	22 1f       	adc	r18, r18
    1316:	74 9f       	mul	r23, r20
    1318:	33 27       	eor	r19, r19
    131a:	a0 0d       	add	r26, r0
    131c:	61 1d       	adc	r22, r1
    131e:	23 1f       	adc	r18, r19
    1320:	84 9f       	mul	r24, r20
    1322:	60 0d       	add	r22, r0
    1324:	21 1d       	adc	r18, r1
    1326:	82 2f       	mov	r24, r18
    1328:	76 2f       	mov	r23, r22
    132a:	6a 2f       	mov	r22, r26
    132c:	11 24       	eor	r1, r1
    132e:	9f 57       	subi	r25, 0x7F	; 127
    1330:	50 40       	sbci	r21, 0x00	; 0
    1332:	9a f0       	brmi	.+38     	; 0x135a <__mulsf3_pse+0x88>
    1334:	f1 f0       	breq	.+60     	; 0x1372 <__mulsf3_pse+0xa0>
    1336:	88 23       	and	r24, r24
    1338:	4a f0       	brmi	.+18     	; 0x134c <__mulsf3_pse+0x7a>
    133a:	ee 0f       	add	r30, r30
    133c:	ff 1f       	adc	r31, r31
    133e:	bb 1f       	adc	r27, r27
    1340:	66 1f       	adc	r22, r22
    1342:	77 1f       	adc	r23, r23
    1344:	88 1f       	adc	r24, r24
    1346:	91 50       	subi	r25, 0x01	; 1
    1348:	50 40       	sbci	r21, 0x00	; 0
    134a:	a9 f7       	brne	.-22     	; 0x1336 <__mulsf3_pse+0x64>
    134c:	9e 3f       	cpi	r25, 0xFE	; 254
    134e:	51 05       	cpc	r21, r1
    1350:	80 f0       	brcs	.+32     	; 0x1372 <__mulsf3_pse+0xa0>
    1352:	0c 94 02 09 	jmp	0x1204	; 0x1204 <__fp_inf>
    1356:	0c 94 4d 09 	jmp	0x129a	; 0x129a <__fp_szero>
    135a:	5f 3f       	cpi	r21, 0xFF	; 255
    135c:	e4 f3       	brlt	.-8      	; 0x1356 <__mulsf3_pse+0x84>
    135e:	98 3e       	cpi	r25, 0xE8	; 232
    1360:	d4 f3       	brlt	.-12     	; 0x1356 <__mulsf3_pse+0x84>
    1362:	86 95       	lsr	r24
    1364:	77 95       	ror	r23
    1366:	67 95       	ror	r22
    1368:	b7 95       	ror	r27
    136a:	f7 95       	ror	r31
    136c:	e7 95       	ror	r30
    136e:	9f 5f       	subi	r25, 0xFF	; 255
    1370:	c1 f7       	brne	.-16     	; 0x1362 <__mulsf3_pse+0x90>
    1372:	fe 2b       	or	r31, r30
    1374:	88 0f       	add	r24, r24
    1376:	91 1d       	adc	r25, r1
    1378:	96 95       	lsr	r25
    137a:	87 95       	ror	r24
    137c:	97 f9       	bld	r25, 7
    137e:	08 95       	ret

00001380 <__divmodhi4>:
    1380:	97 fb       	bst	r25, 7
    1382:	07 2e       	mov	r0, r23
    1384:	16 f4       	brtc	.+4      	; 0x138a <__divmodhi4+0xa>
    1386:	00 94       	com	r0
    1388:	07 d0       	rcall	.+14     	; 0x1398 <__divmodhi4_neg1>
    138a:	77 fd       	sbrc	r23, 7
    138c:	09 d0       	rcall	.+18     	; 0x13a0 <__divmodhi4_neg2>
    138e:	0e 94 67 0a 	call	0x14ce	; 0x14ce <__udivmodhi4>
    1392:	07 fc       	sbrc	r0, 7
    1394:	05 d0       	rcall	.+10     	; 0x13a0 <__divmodhi4_neg2>
    1396:	3e f4       	brtc	.+14     	; 0x13a6 <__divmodhi4_exit>

00001398 <__divmodhi4_neg1>:
    1398:	90 95       	com	r25
    139a:	81 95       	neg	r24
    139c:	9f 4f       	sbci	r25, 0xFF	; 255
    139e:	08 95       	ret

000013a0 <__divmodhi4_neg2>:
    13a0:	70 95       	com	r23
    13a2:	61 95       	neg	r22
    13a4:	7f 4f       	sbci	r23, 0xFF	; 255

000013a6 <__divmodhi4_exit>:
    13a6:	08 95       	ret

000013a8 <__udivmodsi4>:
    13a8:	a1 e2       	ldi	r26, 0x21	; 33
    13aa:	1a 2e       	mov	r1, r26
    13ac:	aa 1b       	sub	r26, r26
    13ae:	bb 1b       	sub	r27, r27
    13b0:	fd 01       	movw	r30, r26
    13b2:	0d c0       	rjmp	.+26     	; 0x13ce <__udivmodsi4_ep>

000013b4 <__udivmodsi4_loop>:
    13b4:	aa 1f       	adc	r26, r26
    13b6:	bb 1f       	adc	r27, r27
    13b8:	ee 1f       	adc	r30, r30
    13ba:	ff 1f       	adc	r31, r31
    13bc:	a2 17       	cp	r26, r18
    13be:	b3 07       	cpc	r27, r19
    13c0:	e4 07       	cpc	r30, r20
    13c2:	f5 07       	cpc	r31, r21
    13c4:	20 f0       	brcs	.+8      	; 0x13ce <__udivmodsi4_ep>
    13c6:	a2 1b       	sub	r26, r18
    13c8:	b3 0b       	sbc	r27, r19
    13ca:	e4 0b       	sbc	r30, r20
    13cc:	f5 0b       	sbc	r31, r21

000013ce <__udivmodsi4_ep>:
    13ce:	66 1f       	adc	r22, r22
    13d0:	77 1f       	adc	r23, r23
    13d2:	88 1f       	adc	r24, r24
    13d4:	99 1f       	adc	r25, r25
    13d6:	1a 94       	dec	r1
    13d8:	69 f7       	brne	.-38     	; 0x13b4 <__udivmodsi4_loop>
    13da:	60 95       	com	r22
    13dc:	70 95       	com	r23
    13de:	80 95       	com	r24
    13e0:	90 95       	com	r25
    13e2:	9b 01       	movw	r18, r22
    13e4:	ac 01       	movw	r20, r24
    13e6:	bd 01       	movw	r22, r26
    13e8:	cf 01       	movw	r24, r30
    13ea:	08 95       	ret

000013ec <__divmodsi4>:
    13ec:	05 2e       	mov	r0, r21
    13ee:	97 fb       	bst	r25, 7
    13f0:	1e f4       	brtc	.+6      	; 0x13f8 <__divmodsi4+0xc>
    13f2:	00 94       	com	r0
    13f4:	0e 94 0d 0a 	call	0x141a	; 0x141a <__negsi2>
    13f8:	57 fd       	sbrc	r21, 7
    13fa:	07 d0       	rcall	.+14     	; 0x140a <__divmodsi4_neg2>
    13fc:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__udivmodsi4>
    1400:	07 fc       	sbrc	r0, 7
    1402:	03 d0       	rcall	.+6      	; 0x140a <__divmodsi4_neg2>
    1404:	4e f4       	brtc	.+18     	; 0x1418 <__divmodsi4_exit>
    1406:	0c 94 0d 0a 	jmp	0x141a	; 0x141a <__negsi2>

0000140a <__divmodsi4_neg2>:
    140a:	50 95       	com	r21
    140c:	40 95       	com	r20
    140e:	30 95       	com	r19
    1410:	21 95       	neg	r18
    1412:	3f 4f       	sbci	r19, 0xFF	; 255
    1414:	4f 4f       	sbci	r20, 0xFF	; 255
    1416:	5f 4f       	sbci	r21, 0xFF	; 255

00001418 <__divmodsi4_exit>:
    1418:	08 95       	ret

0000141a <__negsi2>:
    141a:	90 95       	com	r25
    141c:	80 95       	com	r24
    141e:	70 95       	com	r23
    1420:	61 95       	neg	r22
    1422:	7f 4f       	sbci	r23, 0xFF	; 255
    1424:	8f 4f       	sbci	r24, 0xFF	; 255
    1426:	9f 4f       	sbci	r25, 0xFF	; 255
    1428:	08 95       	ret

0000142a <__umulhisi3>:
    142a:	a2 9f       	mul	r26, r18
    142c:	b0 01       	movw	r22, r0
    142e:	b3 9f       	mul	r27, r19
    1430:	c0 01       	movw	r24, r0
    1432:	a3 9f       	mul	r26, r19
    1434:	70 0d       	add	r23, r0
    1436:	81 1d       	adc	r24, r1
    1438:	11 24       	eor	r1, r1
    143a:	91 1d       	adc	r25, r1
    143c:	b2 9f       	mul	r27, r18
    143e:	70 0d       	add	r23, r0
    1440:	81 1d       	adc	r24, r1
    1442:	11 24       	eor	r1, r1
    1444:	91 1d       	adc	r25, r1
    1446:	08 95       	ret

00001448 <__ashldi3>:
    1448:	0f 93       	push	r16
    144a:	08 30       	cpi	r16, 0x08	; 8
    144c:	90 f0       	brcs	.+36     	; 0x1472 <__ashldi3+0x2a>
    144e:	98 2f       	mov	r25, r24
    1450:	87 2f       	mov	r24, r23
    1452:	76 2f       	mov	r23, r22
    1454:	65 2f       	mov	r22, r21
    1456:	54 2f       	mov	r21, r20
    1458:	43 2f       	mov	r20, r19
    145a:	32 2f       	mov	r19, r18
    145c:	22 27       	eor	r18, r18
    145e:	08 50       	subi	r16, 0x08	; 8
    1460:	f4 cf       	rjmp	.-24     	; 0x144a <__ashldi3+0x2>
    1462:	22 0f       	add	r18, r18
    1464:	33 1f       	adc	r19, r19
    1466:	44 1f       	adc	r20, r20
    1468:	55 1f       	adc	r21, r21
    146a:	66 1f       	adc	r22, r22
    146c:	77 1f       	adc	r23, r23
    146e:	88 1f       	adc	r24, r24
    1470:	99 1f       	adc	r25, r25
    1472:	0a 95       	dec	r16
    1474:	b2 f7       	brpl	.-20     	; 0x1462 <__ashldi3+0x1a>
    1476:	0f 91       	pop	r16
    1478:	08 95       	ret

0000147a <__ashrdi3>:
    147a:	97 fb       	bst	r25, 7
    147c:	10 f8       	bld	r1, 0

0000147e <__lshrdi3>:
    147e:	16 94       	lsr	r1
    1480:	00 08       	sbc	r0, r0
    1482:	0f 93       	push	r16
    1484:	08 30       	cpi	r16, 0x08	; 8
    1486:	98 f0       	brcs	.+38     	; 0x14ae <__lshrdi3+0x30>
    1488:	08 50       	subi	r16, 0x08	; 8
    148a:	23 2f       	mov	r18, r19
    148c:	34 2f       	mov	r19, r20
    148e:	45 2f       	mov	r20, r21
    1490:	56 2f       	mov	r21, r22
    1492:	67 2f       	mov	r22, r23
    1494:	78 2f       	mov	r23, r24
    1496:	89 2f       	mov	r24, r25
    1498:	90 2d       	mov	r25, r0
    149a:	f4 cf       	rjmp	.-24     	; 0x1484 <__lshrdi3+0x6>
    149c:	05 94       	asr	r0
    149e:	97 95       	ror	r25
    14a0:	87 95       	ror	r24
    14a2:	77 95       	ror	r23
    14a4:	67 95       	ror	r22
    14a6:	57 95       	ror	r21
    14a8:	47 95       	ror	r20
    14aa:	37 95       	ror	r19
    14ac:	27 95       	ror	r18
    14ae:	0a 95       	dec	r16
    14b0:	aa f7       	brpl	.-22     	; 0x149c <__lshrdi3+0x1e>
    14b2:	0f 91       	pop	r16
    14b4:	08 95       	ret

000014b6 <__cmpdi2_s8>:
    14b6:	00 24       	eor	r0, r0
    14b8:	a7 fd       	sbrc	r26, 7
    14ba:	00 94       	com	r0
    14bc:	2a 17       	cp	r18, r26
    14be:	30 05       	cpc	r19, r0
    14c0:	40 05       	cpc	r20, r0
    14c2:	50 05       	cpc	r21, r0
    14c4:	60 05       	cpc	r22, r0
    14c6:	70 05       	cpc	r23, r0
    14c8:	80 05       	cpc	r24, r0
    14ca:	90 05       	cpc	r25, r0
    14cc:	08 95       	ret

000014ce <__udivmodhi4>:
    14ce:	aa 1b       	sub	r26, r26
    14d0:	bb 1b       	sub	r27, r27
    14d2:	51 e1       	ldi	r21, 0x11	; 17
    14d4:	07 c0       	rjmp	.+14     	; 0x14e4 <__udivmodhi4_ep>

000014d6 <__udivmodhi4_loop>:
    14d6:	aa 1f       	adc	r26, r26
    14d8:	bb 1f       	adc	r27, r27
    14da:	a6 17       	cp	r26, r22
    14dc:	b7 07       	cpc	r27, r23
    14de:	10 f0       	brcs	.+4      	; 0x14e4 <__udivmodhi4_ep>
    14e0:	a6 1b       	sub	r26, r22
    14e2:	b7 0b       	sbc	r27, r23

000014e4 <__udivmodhi4_ep>:
    14e4:	88 1f       	adc	r24, r24
    14e6:	99 1f       	adc	r25, r25
    14e8:	5a 95       	dec	r21
    14ea:	a9 f7       	brne	.-22     	; 0x14d6 <__udivmodhi4_loop>
    14ec:	80 95       	com	r24
    14ee:	90 95       	com	r25
    14f0:	bc 01       	movw	r22, r24
    14f2:	cd 01       	movw	r24, r26
    14f4:	08 95       	ret

000014f6 <strtol>:
    14f6:	a0 e0       	ldi	r26, 0x00	; 0
    14f8:	b0 e0       	ldi	r27, 0x00	; 0
    14fa:	e1 e8       	ldi	r30, 0x81	; 129
    14fc:	fa e0       	ldi	r31, 0x0A	; 10
    14fe:	0c 94 94 0e 	jmp	0x1d28	; 0x1d28 <__prologue_saves__+0x2>
    1502:	5c 01       	movw	r10, r24
    1504:	6b 01       	movw	r12, r22
    1506:	7a 01       	movw	r14, r20
    1508:	61 15       	cp	r22, r1
    150a:	71 05       	cpc	r23, r1
    150c:	19 f0       	breq	.+6      	; 0x1514 <strtol+0x1e>
    150e:	fb 01       	movw	r30, r22
    1510:	80 83       	st	Z, r24
    1512:	91 83       	std	Z+1, r25	; 0x01
    1514:	e1 14       	cp	r14, r1
    1516:	f1 04       	cpc	r15, r1
    1518:	29 f0       	breq	.+10     	; 0x1524 <strtol+0x2e>
    151a:	c7 01       	movw	r24, r14
    151c:	02 97       	sbiw	r24, 0x02	; 2
    151e:	83 97       	sbiw	r24, 0x23	; 35
    1520:	08 f0       	brcs	.+2      	; 0x1524 <strtol+0x2e>
    1522:	e5 c0       	rjmp	.+458    	; 0x16ee <strtol+0x1f8>
    1524:	e5 01       	movw	r28, r10
    1526:	21 96       	adiw	r28, 0x01	; 1
    1528:	f5 01       	movw	r30, r10
    152a:	10 81       	ld	r17, Z
    152c:	81 2f       	mov	r24, r17
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	0e 94 91 0b 	call	0x1722	; 0x1722 <isspace>
    1534:	89 2b       	or	r24, r25
    1536:	11 f0       	breq	.+4      	; 0x153c <strtol+0x46>
    1538:	5e 01       	movw	r10, r28
    153a:	f4 cf       	rjmp	.-24     	; 0x1524 <strtol+0x2e>
    153c:	1d 32       	cpi	r17, 0x2D	; 45
    153e:	29 f4       	brne	.+10     	; 0x154a <strtol+0x54>
    1540:	21 96       	adiw	r28, 0x01	; 1
    1542:	f5 01       	movw	r30, r10
    1544:	11 81       	ldd	r17, Z+1	; 0x01
    1546:	01 e0       	ldi	r16, 0x01	; 1
    1548:	07 c0       	rjmp	.+14     	; 0x1558 <strtol+0x62>
    154a:	1b 32       	cpi	r17, 0x2B	; 43
    154c:	21 f4       	brne	.+8      	; 0x1556 <strtol+0x60>
    154e:	e5 01       	movw	r28, r10
    1550:	22 96       	adiw	r28, 0x02	; 2
    1552:	f5 01       	movw	r30, r10
    1554:	11 81       	ldd	r17, Z+1	; 0x01
    1556:	00 e0       	ldi	r16, 0x00	; 0
    1558:	e1 14       	cp	r14, r1
    155a:	f1 04       	cpc	r15, r1
    155c:	09 f1       	breq	.+66     	; 0x15a0 <strtol+0xaa>
    155e:	f0 e1       	ldi	r31, 0x10	; 16
    1560:	ef 16       	cp	r14, r31
    1562:	f1 04       	cpc	r15, r1
    1564:	29 f4       	brne	.+10     	; 0x1570 <strtol+0x7a>
    1566:	3f c0       	rjmp	.+126    	; 0x15e6 <strtol+0xf0>
    1568:	10 e3       	ldi	r17, 0x30	; 48
    156a:	e1 14       	cp	r14, r1
    156c:	f1 04       	cpc	r15, r1
    156e:	21 f1       	breq	.+72     	; 0x15b8 <strtol+0xc2>
    1570:	28 e0       	ldi	r18, 0x08	; 8
    1572:	e2 16       	cp	r14, r18
    1574:	f1 04       	cpc	r15, r1
    1576:	01 f1       	breq	.+64     	; 0x15b8 <strtol+0xc2>
    1578:	54 f4       	brge	.+20     	; 0x158e <strtol+0x98>
    157a:	e2 e0       	ldi	r30, 0x02	; 2
    157c:	ee 16       	cp	r14, r30
    157e:	f1 04       	cpc	r15, r1
    1580:	21 f5       	brne	.+72     	; 0x15ca <strtol+0xd4>
    1582:	81 2c       	mov	r8, r1
    1584:	91 2c       	mov	r9, r1
    1586:	a1 2c       	mov	r10, r1
    1588:	b0 e4       	ldi	r27, 0x40	; 64
    158a:	bb 2e       	mov	r11, r27
    158c:	3e c0       	rjmp	.+124    	; 0x160a <strtol+0x114>
    158e:	fa e0       	ldi	r31, 0x0A	; 10
    1590:	ef 16       	cp	r14, r31
    1592:	f1 04       	cpc	r15, r1
    1594:	39 f0       	breq	.+14     	; 0x15a4 <strtol+0xae>
    1596:	20 e1       	ldi	r18, 0x10	; 16
    1598:	e2 16       	cp	r14, r18
    159a:	f1 04       	cpc	r15, r1
    159c:	b1 f4       	brne	.+44     	; 0x15ca <strtol+0xd4>
    159e:	30 c0       	rjmp	.+96     	; 0x1600 <strtol+0x10a>
    15a0:	10 33       	cpi	r17, 0x30	; 48
    15a2:	19 f1       	breq	.+70     	; 0x15ea <strtol+0xf4>
    15a4:	fa e0       	ldi	r31, 0x0A	; 10
    15a6:	ef 2e       	mov	r14, r31
    15a8:	f1 2c       	mov	r15, r1
    15aa:	ac ec       	ldi	r26, 0xCC	; 204
    15ac:	8a 2e       	mov	r8, r26
    15ae:	98 2c       	mov	r9, r8
    15b0:	a8 2c       	mov	r10, r8
    15b2:	ac e0       	ldi	r26, 0x0C	; 12
    15b4:	ba 2e       	mov	r11, r26
    15b6:	29 c0       	rjmp	.+82     	; 0x160a <strtol+0x114>
    15b8:	78 e0       	ldi	r23, 0x08	; 8
    15ba:	e7 2e       	mov	r14, r23
    15bc:	f1 2c       	mov	r15, r1
    15be:	81 2c       	mov	r8, r1
    15c0:	91 2c       	mov	r9, r1
    15c2:	a1 2c       	mov	r10, r1
    15c4:	e0 e1       	ldi	r30, 0x10	; 16
    15c6:	be 2e       	mov	r11, r30
    15c8:	20 c0       	rjmp	.+64     	; 0x160a <strtol+0x114>
    15ca:	60 e0       	ldi	r22, 0x00	; 0
    15cc:	70 e0       	ldi	r23, 0x00	; 0
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	90 e8       	ldi	r25, 0x80	; 128
    15d2:	97 01       	movw	r18, r14
    15d4:	0f 2c       	mov	r0, r15
    15d6:	00 0c       	add	r0, r0
    15d8:	44 0b       	sbc	r20, r20
    15da:	55 0b       	sbc	r21, r21
    15dc:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__udivmodsi4>
    15e0:	49 01       	movw	r8, r18
    15e2:	5a 01       	movw	r10, r20
    15e4:	12 c0       	rjmp	.+36     	; 0x160a <strtol+0x114>
    15e6:	10 33       	cpi	r17, 0x30	; 48
    15e8:	59 f4       	brne	.+22     	; 0x1600 <strtol+0x10a>
    15ea:	88 81       	ld	r24, Y
    15ec:	8f 7d       	andi	r24, 0xDF	; 223
    15ee:	88 35       	cpi	r24, 0x58	; 88
    15f0:	09 f0       	breq	.+2      	; 0x15f4 <strtol+0xfe>
    15f2:	ba cf       	rjmp	.-140    	; 0x1568 <strtol+0x72>
    15f4:	19 81       	ldd	r17, Y+1	; 0x01
    15f6:	22 96       	adiw	r28, 0x02	; 2
    15f8:	02 60       	ori	r16, 0x02	; 2
    15fa:	80 e1       	ldi	r24, 0x10	; 16
    15fc:	e8 2e       	mov	r14, r24
    15fe:	f1 2c       	mov	r15, r1
    1600:	81 2c       	mov	r8, r1
    1602:	91 2c       	mov	r9, r1
    1604:	a1 2c       	mov	r10, r1
    1606:	68 e0       	ldi	r22, 0x08	; 8
    1608:	b6 2e       	mov	r11, r22
    160a:	40 e0       	ldi	r20, 0x00	; 0
    160c:	60 e0       	ldi	r22, 0x00	; 0
    160e:	70 e0       	ldi	r23, 0x00	; 0
    1610:	cb 01       	movw	r24, r22
    1612:	27 01       	movw	r4, r14
    1614:	0f 2c       	mov	r0, r15
    1616:	00 0c       	add	r0, r0
    1618:	66 08       	sbc	r6, r6
    161a:	77 08       	sbc	r7, r7
    161c:	fe 01       	movw	r30, r28
    161e:	50 ed       	ldi	r21, 0xD0	; 208
    1620:	35 2e       	mov	r3, r21
    1622:	31 0e       	add	r3, r17
    1624:	29 e0       	ldi	r18, 0x09	; 9
    1626:	23 15       	cp	r18, r3
    1628:	70 f4       	brcc	.+28     	; 0x1646 <strtol+0x150>
    162a:	2f eb       	ldi	r18, 0xBF	; 191
    162c:	21 0f       	add	r18, r17
    162e:	2a 31       	cpi	r18, 0x1A	; 26
    1630:	18 f4       	brcc	.+6      	; 0x1638 <strtol+0x142>
    1632:	39 ec       	ldi	r19, 0xC9	; 201
    1634:	33 2e       	mov	r3, r19
    1636:	06 c0       	rjmp	.+12     	; 0x1644 <strtol+0x14e>
    1638:	2f e9       	ldi	r18, 0x9F	; 159
    163a:	21 0f       	add	r18, r17
    163c:	2a 31       	cpi	r18, 0x1A	; 26
    163e:	18 f5       	brcc	.+70     	; 0x1686 <strtol+0x190>
    1640:	29 ea       	ldi	r18, 0xA9	; 169
    1642:	32 2e       	mov	r3, r18
    1644:	31 0e       	add	r3, r17
    1646:	23 2d       	mov	r18, r3
    1648:	30 e0       	ldi	r19, 0x00	; 0
    164a:	2e 15       	cp	r18, r14
    164c:	3f 05       	cpc	r19, r15
    164e:	dc f4       	brge	.+54     	; 0x1686 <strtol+0x190>
    1650:	47 fd       	sbrc	r20, 7
    1652:	16 c0       	rjmp	.+44     	; 0x1680 <strtol+0x18a>
    1654:	86 16       	cp	r8, r22
    1656:	97 06       	cpc	r9, r23
    1658:	a8 06       	cpc	r10, r24
    165a:	b9 06       	cpc	r11, r25
    165c:	70 f0       	brcs	.+28     	; 0x167a <strtol+0x184>
    165e:	a3 01       	movw	r20, r6
    1660:	92 01       	movw	r18, r4
    1662:	0e 94 78 0e 	call	0x1cf0	; 0x1cf0 <__mulsi3>
    1666:	63 0d       	add	r22, r3
    1668:	71 1d       	adc	r23, r1
    166a:	81 1d       	adc	r24, r1
    166c:	91 1d       	adc	r25, r1
    166e:	61 30       	cpi	r22, 0x01	; 1
    1670:	71 05       	cpc	r23, r1
    1672:	81 05       	cpc	r24, r1
    1674:	20 e8       	ldi	r18, 0x80	; 128
    1676:	92 07       	cpc	r25, r18
    1678:	10 f0       	brcs	.+4      	; 0x167e <strtol+0x188>
    167a:	4f ef       	ldi	r20, 0xFF	; 255
    167c:	01 c0       	rjmp	.+2      	; 0x1680 <strtol+0x18a>
    167e:	41 e0       	ldi	r20, 0x01	; 1
    1680:	21 96       	adiw	r28, 0x01	; 1
    1682:	10 81       	ld	r17, Z
    1684:	cb cf       	rjmp	.-106    	; 0x161c <strtol+0x126>
    1686:	20 2f       	mov	r18, r16
    1688:	21 70       	andi	r18, 0x01	; 1
    168a:	c1 14       	cp	r12, r1
    168c:	d1 04       	cpc	r13, r1
    168e:	71 f0       	breq	.+28     	; 0x16ac <strtol+0x1b6>
    1690:	44 23       	and	r20, r20
    1692:	29 f0       	breq	.+10     	; 0x169e <strtol+0x1a8>
    1694:	21 97       	sbiw	r28, 0x01	; 1
    1696:	f6 01       	movw	r30, r12
    1698:	c0 83       	st	Z, r28
    169a:	d1 83       	std	Z+1, r29	; 0x01
    169c:	07 c0       	rjmp	.+14     	; 0x16ac <strtol+0x1b6>
    169e:	01 ff       	sbrs	r16, 1
    16a0:	19 c0       	rjmp	.+50     	; 0x16d4 <strtol+0x1de>
    16a2:	22 97       	sbiw	r28, 0x02	; 2
    16a4:	f6 01       	movw	r30, r12
    16a6:	c0 83       	st	Z, r28
    16a8:	d1 83       	std	Z+1, r29	; 0x01
    16aa:	14 c0       	rjmp	.+40     	; 0x16d4 <strtol+0x1de>
    16ac:	47 ff       	sbrs	r20, 7
    16ae:	12 c0       	rjmp	.+36     	; 0x16d4 <strtol+0x1de>
    16b0:	22 23       	and	r18, r18
    16b2:	29 f0       	breq	.+10     	; 0x16be <strtol+0x1c8>
    16b4:	60 e0       	ldi	r22, 0x00	; 0
    16b6:	70 e0       	ldi	r23, 0x00	; 0
    16b8:	80 e0       	ldi	r24, 0x00	; 0
    16ba:	90 e8       	ldi	r25, 0x80	; 128
    16bc:	04 c0       	rjmp	.+8      	; 0x16c6 <strtol+0x1d0>
    16be:	6f ef       	ldi	r22, 0xFF	; 255
    16c0:	7f ef       	ldi	r23, 0xFF	; 255
    16c2:	8f ef       	ldi	r24, 0xFF	; 255
    16c4:	9f e7       	ldi	r25, 0x7F	; 127
    16c6:	22 e2       	ldi	r18, 0x22	; 34
    16c8:	30 e0       	ldi	r19, 0x00	; 0
    16ca:	20 93 cc 64 	sts	0x64CC, r18	; 0x8064cc <errno>
    16ce:	30 93 cd 64 	sts	0x64CD, r19	; 0x8064cd <errno+0x1>
    16d2:	09 c0       	rjmp	.+18     	; 0x16e6 <strtol+0x1f0>
    16d4:	22 23       	and	r18, r18
    16d6:	81 f0       	breq	.+32     	; 0x16f8 <strtol+0x202>
    16d8:	90 95       	com	r25
    16da:	80 95       	com	r24
    16dc:	70 95       	com	r23
    16de:	61 95       	neg	r22
    16e0:	7f 4f       	sbci	r23, 0xFF	; 255
    16e2:	8f 4f       	sbci	r24, 0xFF	; 255
    16e4:	9f 4f       	sbci	r25, 0xFF	; 255
    16e6:	46 2f       	mov	r20, r22
    16e8:	37 2f       	mov	r19, r23
    16ea:	28 2f       	mov	r18, r24
    16ec:	12 c0       	rjmp	.+36     	; 0x1712 <strtol+0x21c>
    16ee:	40 e0       	ldi	r20, 0x00	; 0
    16f0:	30 e0       	ldi	r19, 0x00	; 0
    16f2:	20 e0       	ldi	r18, 0x00	; 0
    16f4:	90 e0       	ldi	r25, 0x00	; 0
    16f6:	0d c0       	rjmp	.+26     	; 0x1712 <strtol+0x21c>
    16f8:	97 ff       	sbrs	r25, 7
    16fa:	f5 cf       	rjmp	.-22     	; 0x16e6 <strtol+0x1f0>
    16fc:	82 e2       	ldi	r24, 0x22	; 34
    16fe:	90 e0       	ldi	r25, 0x00	; 0
    1700:	80 93 cc 64 	sts	0x64CC, r24	; 0x8064cc <errno>
    1704:	90 93 cd 64 	sts	0x64CD, r25	; 0x8064cd <errno+0x1>
    1708:	6f ef       	ldi	r22, 0xFF	; 255
    170a:	7f ef       	ldi	r23, 0xFF	; 255
    170c:	8f ef       	ldi	r24, 0xFF	; 255
    170e:	9f e7       	ldi	r25, 0x7F	; 127
    1710:	ea cf       	rjmp	.-44     	; 0x16e6 <strtol+0x1f0>
    1712:	64 2f       	mov	r22, r20
    1714:	73 2f       	mov	r23, r19
    1716:	82 2f       	mov	r24, r18
    1718:	cd b7       	in	r28, 0x3d	; 61
    171a:	de b7       	in	r29, 0x3e	; 62
    171c:	e1 e1       	ldi	r30, 0x11	; 17
    171e:	0c 94 ad 0e 	jmp	0x1d5a	; 0x1d5a <__epilogue_restores__+0x2>

00001722 <isspace>:
    1722:	91 11       	cpse	r25, r1
    1724:	0c 94 bf 0d 	jmp	0x1b7e	; 0x1b7e <__ctype_isfalse>
    1728:	80 32       	cpi	r24, 0x20	; 32
    172a:	19 f0       	breq	.+6      	; 0x1732 <isspace+0x10>
    172c:	89 50       	subi	r24, 0x09	; 9
    172e:	85 50       	subi	r24, 0x05	; 5
    1730:	c8 f7       	brcc	.-14     	; 0x1724 <isspace+0x2>
    1732:	08 95       	ret

00001734 <memcpy>:
    1734:	fb 01       	movw	r30, r22
    1736:	dc 01       	movw	r26, r24
    1738:	02 c0       	rjmp	.+4      	; 0x173e <memcpy+0xa>
    173a:	01 90       	ld	r0, Z+
    173c:	0d 92       	st	X+, r0
    173e:	41 50       	subi	r20, 0x01	; 1
    1740:	50 40       	sbci	r21, 0x00	; 0
    1742:	d8 f7       	brcc	.-10     	; 0x173a <memcpy+0x6>
    1744:	08 95       	ret

00001746 <strncpy>:
    1746:	fb 01       	movw	r30, r22
    1748:	dc 01       	movw	r26, r24
    174a:	41 50       	subi	r20, 0x01	; 1
    174c:	50 40       	sbci	r21, 0x00	; 0
    174e:	48 f0       	brcs	.+18     	; 0x1762 <strncpy+0x1c>
    1750:	01 90       	ld	r0, Z+
    1752:	0d 92       	st	X+, r0
    1754:	00 20       	and	r0, r0
    1756:	c9 f7       	brne	.-14     	; 0x174a <strncpy+0x4>
    1758:	01 c0       	rjmp	.+2      	; 0x175c <strncpy+0x16>
    175a:	1d 92       	st	X+, r1
    175c:	41 50       	subi	r20, 0x01	; 1
    175e:	50 40       	sbci	r21, 0x00	; 0
    1760:	e0 f7       	brcc	.-8      	; 0x175a <strncpy+0x14>
    1762:	08 95       	ret

00001764 <vsnprintf>:
    1764:	ae e0       	ldi	r26, 0x0E	; 14
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	e8 eb       	ldi	r30, 0xB8	; 184
    176a:	fb e0       	ldi	r31, 0x0B	; 11
    176c:	0c 94 a1 0e 	jmp	0x1d42	; 0x1d42 <__prologue_saves__+0x1c>
    1770:	8c 01       	movw	r16, r24
    1772:	fa 01       	movw	r30, r20
    1774:	86 e0       	ldi	r24, 0x06	; 6
    1776:	8c 83       	std	Y+4, r24	; 0x04
    1778:	09 83       	std	Y+1, r16	; 0x01
    177a:	1a 83       	std	Y+2, r17	; 0x02
    177c:	77 ff       	sbrs	r23, 7
    177e:	02 c0       	rjmp	.+4      	; 0x1784 <vsnprintf+0x20>
    1780:	60 e0       	ldi	r22, 0x00	; 0
    1782:	70 e8       	ldi	r23, 0x80	; 128
    1784:	cb 01       	movw	r24, r22
    1786:	01 97       	sbiw	r24, 0x01	; 1
    1788:	8d 83       	std	Y+5, r24	; 0x05
    178a:	9e 83       	std	Y+6, r25	; 0x06
    178c:	a9 01       	movw	r20, r18
    178e:	bf 01       	movw	r22, r30
    1790:	ce 01       	movw	r24, r28
    1792:	01 96       	adiw	r24, 0x01	; 1
    1794:	0e 94 de 0b 	call	0x17bc	; 0x17bc <vfprintf>
    1798:	4d 81       	ldd	r20, Y+5	; 0x05
    179a:	5e 81       	ldd	r21, Y+6	; 0x06
    179c:	57 fd       	sbrc	r21, 7
    179e:	0a c0       	rjmp	.+20     	; 0x17b4 <vsnprintf+0x50>
    17a0:	2f 81       	ldd	r18, Y+7	; 0x07
    17a2:	38 85       	ldd	r19, Y+8	; 0x08
    17a4:	42 17       	cp	r20, r18
    17a6:	53 07       	cpc	r21, r19
    17a8:	0c f4       	brge	.+2      	; 0x17ac <vsnprintf+0x48>
    17aa:	9a 01       	movw	r18, r20
    17ac:	f8 01       	movw	r30, r16
    17ae:	e2 0f       	add	r30, r18
    17b0:	f3 1f       	adc	r31, r19
    17b2:	10 82       	st	Z, r1
    17b4:	2e 96       	adiw	r28, 0x0e	; 14
    17b6:	e4 e0       	ldi	r30, 0x04	; 4
    17b8:	0c 94 ba 0e 	jmp	0x1d74	; 0x1d74 <__epilogue_restores__+0x1c>

000017bc <vfprintf>:
    17bc:	ab e0       	ldi	r26, 0x0B	; 11
    17be:	b0 e0       	ldi	r27, 0x00	; 0
    17c0:	e4 ee       	ldi	r30, 0xE4	; 228
    17c2:	fb e0       	ldi	r31, 0x0B	; 11
    17c4:	0c 94 93 0e 	jmp	0x1d26	; 0x1d26 <__prologue_saves__>
    17c8:	6c 01       	movw	r12, r24
    17ca:	7b 01       	movw	r14, r22
    17cc:	8a 01       	movw	r16, r20
    17ce:	fc 01       	movw	r30, r24
    17d0:	16 82       	std	Z+6, r1	; 0x06
    17d2:	17 82       	std	Z+7, r1	; 0x07
    17d4:	83 81       	ldd	r24, Z+3	; 0x03
    17d6:	81 ff       	sbrs	r24, 1
    17d8:	cc c1       	rjmp	.+920    	; 0x1b72 <vfprintf+0x3b6>
    17da:	ce 01       	movw	r24, r28
    17dc:	01 96       	adiw	r24, 0x01	; 1
    17de:	3c 01       	movw	r6, r24
    17e0:	f6 01       	movw	r30, r12
    17e2:	93 81       	ldd	r25, Z+3	; 0x03
    17e4:	f7 01       	movw	r30, r14
    17e6:	93 fd       	sbrc	r25, 3
    17e8:	85 91       	lpm	r24, Z+
    17ea:	93 ff       	sbrs	r25, 3
    17ec:	81 91       	ld	r24, Z+
    17ee:	7f 01       	movw	r14, r30
    17f0:	88 23       	and	r24, r24
    17f2:	09 f4       	brne	.+2      	; 0x17f6 <vfprintf+0x3a>
    17f4:	ba c1       	rjmp	.+884    	; 0x1b6a <vfprintf+0x3ae>
    17f6:	85 32       	cpi	r24, 0x25	; 37
    17f8:	39 f4       	brne	.+14     	; 0x1808 <vfprintf+0x4c>
    17fa:	93 fd       	sbrc	r25, 3
    17fc:	85 91       	lpm	r24, Z+
    17fe:	93 ff       	sbrs	r25, 3
    1800:	81 91       	ld	r24, Z+
    1802:	7f 01       	movw	r14, r30
    1804:	85 32       	cpi	r24, 0x25	; 37
    1806:	29 f4       	brne	.+10     	; 0x1812 <vfprintf+0x56>
    1808:	b6 01       	movw	r22, r12
    180a:	90 e0       	ldi	r25, 0x00	; 0
    180c:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1810:	e7 cf       	rjmp	.-50     	; 0x17e0 <vfprintf+0x24>
    1812:	91 2c       	mov	r9, r1
    1814:	21 2c       	mov	r2, r1
    1816:	31 2c       	mov	r3, r1
    1818:	ff e1       	ldi	r31, 0x1F	; 31
    181a:	f3 15       	cp	r31, r3
    181c:	d8 f0       	brcs	.+54     	; 0x1854 <vfprintf+0x98>
    181e:	8b 32       	cpi	r24, 0x2B	; 43
    1820:	79 f0       	breq	.+30     	; 0x1840 <vfprintf+0x84>
    1822:	38 f4       	brcc	.+14     	; 0x1832 <vfprintf+0x76>
    1824:	80 32       	cpi	r24, 0x20	; 32
    1826:	79 f0       	breq	.+30     	; 0x1846 <vfprintf+0x8a>
    1828:	83 32       	cpi	r24, 0x23	; 35
    182a:	a1 f4       	brne	.+40     	; 0x1854 <vfprintf+0x98>
    182c:	23 2d       	mov	r18, r3
    182e:	20 61       	ori	r18, 0x10	; 16
    1830:	1d c0       	rjmp	.+58     	; 0x186c <vfprintf+0xb0>
    1832:	8d 32       	cpi	r24, 0x2D	; 45
    1834:	61 f0       	breq	.+24     	; 0x184e <vfprintf+0x92>
    1836:	80 33       	cpi	r24, 0x30	; 48
    1838:	69 f4       	brne	.+26     	; 0x1854 <vfprintf+0x98>
    183a:	23 2d       	mov	r18, r3
    183c:	21 60       	ori	r18, 0x01	; 1
    183e:	16 c0       	rjmp	.+44     	; 0x186c <vfprintf+0xb0>
    1840:	83 2d       	mov	r24, r3
    1842:	82 60       	ori	r24, 0x02	; 2
    1844:	38 2e       	mov	r3, r24
    1846:	e3 2d       	mov	r30, r3
    1848:	e4 60       	ori	r30, 0x04	; 4
    184a:	3e 2e       	mov	r3, r30
    184c:	2a c0       	rjmp	.+84     	; 0x18a2 <vfprintf+0xe6>
    184e:	f3 2d       	mov	r31, r3
    1850:	f8 60       	ori	r31, 0x08	; 8
    1852:	1d c0       	rjmp	.+58     	; 0x188e <vfprintf+0xd2>
    1854:	37 fc       	sbrc	r3, 7
    1856:	2d c0       	rjmp	.+90     	; 0x18b2 <vfprintf+0xf6>
    1858:	20 ed       	ldi	r18, 0xD0	; 208
    185a:	28 0f       	add	r18, r24
    185c:	2a 30       	cpi	r18, 0x0A	; 10
    185e:	40 f0       	brcs	.+16     	; 0x1870 <vfprintf+0xb4>
    1860:	8e 32       	cpi	r24, 0x2E	; 46
    1862:	b9 f4       	brne	.+46     	; 0x1892 <vfprintf+0xd6>
    1864:	36 fc       	sbrc	r3, 6
    1866:	81 c1       	rjmp	.+770    	; 0x1b6a <vfprintf+0x3ae>
    1868:	23 2d       	mov	r18, r3
    186a:	20 64       	ori	r18, 0x40	; 64
    186c:	32 2e       	mov	r3, r18
    186e:	19 c0       	rjmp	.+50     	; 0x18a2 <vfprintf+0xe6>
    1870:	36 fe       	sbrs	r3, 6
    1872:	06 c0       	rjmp	.+12     	; 0x1880 <vfprintf+0xc4>
    1874:	8a e0       	ldi	r24, 0x0A	; 10
    1876:	98 9e       	mul	r9, r24
    1878:	20 0d       	add	r18, r0
    187a:	11 24       	eor	r1, r1
    187c:	92 2e       	mov	r9, r18
    187e:	11 c0       	rjmp	.+34     	; 0x18a2 <vfprintf+0xe6>
    1880:	ea e0       	ldi	r30, 0x0A	; 10
    1882:	2e 9e       	mul	r2, r30
    1884:	20 0d       	add	r18, r0
    1886:	11 24       	eor	r1, r1
    1888:	22 2e       	mov	r2, r18
    188a:	f3 2d       	mov	r31, r3
    188c:	f0 62       	ori	r31, 0x20	; 32
    188e:	3f 2e       	mov	r3, r31
    1890:	08 c0       	rjmp	.+16     	; 0x18a2 <vfprintf+0xe6>
    1892:	8c 36       	cpi	r24, 0x6C	; 108
    1894:	21 f4       	brne	.+8      	; 0x189e <vfprintf+0xe2>
    1896:	83 2d       	mov	r24, r3
    1898:	80 68       	ori	r24, 0x80	; 128
    189a:	38 2e       	mov	r3, r24
    189c:	02 c0       	rjmp	.+4      	; 0x18a2 <vfprintf+0xe6>
    189e:	88 36       	cpi	r24, 0x68	; 104
    18a0:	41 f4       	brne	.+16     	; 0x18b2 <vfprintf+0xf6>
    18a2:	f7 01       	movw	r30, r14
    18a4:	93 fd       	sbrc	r25, 3
    18a6:	85 91       	lpm	r24, Z+
    18a8:	93 ff       	sbrs	r25, 3
    18aa:	81 91       	ld	r24, Z+
    18ac:	7f 01       	movw	r14, r30
    18ae:	81 11       	cpse	r24, r1
    18b0:	b3 cf       	rjmp	.-154    	; 0x1818 <vfprintf+0x5c>
    18b2:	98 2f       	mov	r25, r24
    18b4:	9f 7d       	andi	r25, 0xDF	; 223
    18b6:	95 54       	subi	r25, 0x45	; 69
    18b8:	93 30       	cpi	r25, 0x03	; 3
    18ba:	28 f4       	brcc	.+10     	; 0x18c6 <vfprintf+0x10a>
    18bc:	0c 5f       	subi	r16, 0xFC	; 252
    18be:	1f 4f       	sbci	r17, 0xFF	; 255
    18c0:	9f e3       	ldi	r25, 0x3F	; 63
    18c2:	99 83       	std	Y+1, r25	; 0x01
    18c4:	0d c0       	rjmp	.+26     	; 0x18e0 <vfprintf+0x124>
    18c6:	83 36       	cpi	r24, 0x63	; 99
    18c8:	31 f0       	breq	.+12     	; 0x18d6 <vfprintf+0x11a>
    18ca:	83 37       	cpi	r24, 0x73	; 115
    18cc:	71 f0       	breq	.+28     	; 0x18ea <vfprintf+0x12e>
    18ce:	83 35       	cpi	r24, 0x53	; 83
    18d0:	09 f0       	breq	.+2      	; 0x18d4 <vfprintf+0x118>
    18d2:	59 c0       	rjmp	.+178    	; 0x1986 <vfprintf+0x1ca>
    18d4:	21 c0       	rjmp	.+66     	; 0x1918 <vfprintf+0x15c>
    18d6:	f8 01       	movw	r30, r16
    18d8:	80 81       	ld	r24, Z
    18da:	89 83       	std	Y+1, r24	; 0x01
    18dc:	0e 5f       	subi	r16, 0xFE	; 254
    18de:	1f 4f       	sbci	r17, 0xFF	; 255
    18e0:	88 24       	eor	r8, r8
    18e2:	83 94       	inc	r8
    18e4:	91 2c       	mov	r9, r1
    18e6:	53 01       	movw	r10, r6
    18e8:	13 c0       	rjmp	.+38     	; 0x1910 <vfprintf+0x154>
    18ea:	28 01       	movw	r4, r16
    18ec:	f2 e0       	ldi	r31, 0x02	; 2
    18ee:	4f 0e       	add	r4, r31
    18f0:	51 1c       	adc	r5, r1
    18f2:	f8 01       	movw	r30, r16
    18f4:	a0 80       	ld	r10, Z
    18f6:	b1 80       	ldd	r11, Z+1	; 0x01
    18f8:	36 fe       	sbrs	r3, 6
    18fa:	03 c0       	rjmp	.+6      	; 0x1902 <vfprintf+0x146>
    18fc:	69 2d       	mov	r22, r9
    18fe:	70 e0       	ldi	r23, 0x00	; 0
    1900:	02 c0       	rjmp	.+4      	; 0x1906 <vfprintf+0x14a>
    1902:	6f ef       	ldi	r22, 0xFF	; 255
    1904:	7f ef       	ldi	r23, 0xFF	; 255
    1906:	c5 01       	movw	r24, r10
    1908:	0e 94 cd 0d 	call	0x1b9a	; 0x1b9a <strnlen>
    190c:	4c 01       	movw	r8, r24
    190e:	82 01       	movw	r16, r4
    1910:	f3 2d       	mov	r31, r3
    1912:	ff 77       	andi	r31, 0x7F	; 127
    1914:	3f 2e       	mov	r3, r31
    1916:	16 c0       	rjmp	.+44     	; 0x1944 <vfprintf+0x188>
    1918:	28 01       	movw	r4, r16
    191a:	22 e0       	ldi	r18, 0x02	; 2
    191c:	42 0e       	add	r4, r18
    191e:	51 1c       	adc	r5, r1
    1920:	f8 01       	movw	r30, r16
    1922:	a0 80       	ld	r10, Z
    1924:	b1 80       	ldd	r11, Z+1	; 0x01
    1926:	36 fe       	sbrs	r3, 6
    1928:	03 c0       	rjmp	.+6      	; 0x1930 <vfprintf+0x174>
    192a:	69 2d       	mov	r22, r9
    192c:	70 e0       	ldi	r23, 0x00	; 0
    192e:	02 c0       	rjmp	.+4      	; 0x1934 <vfprintf+0x178>
    1930:	6f ef       	ldi	r22, 0xFF	; 255
    1932:	7f ef       	ldi	r23, 0xFF	; 255
    1934:	c5 01       	movw	r24, r10
    1936:	0e 94 c2 0d 	call	0x1b84	; 0x1b84 <strnlen_P>
    193a:	4c 01       	movw	r8, r24
    193c:	f3 2d       	mov	r31, r3
    193e:	f0 68       	ori	r31, 0x80	; 128
    1940:	3f 2e       	mov	r3, r31
    1942:	82 01       	movw	r16, r4
    1944:	33 fc       	sbrc	r3, 3
    1946:	1b c0       	rjmp	.+54     	; 0x197e <vfprintf+0x1c2>
    1948:	82 2d       	mov	r24, r2
    194a:	90 e0       	ldi	r25, 0x00	; 0
    194c:	88 16       	cp	r8, r24
    194e:	99 06       	cpc	r9, r25
    1950:	b0 f4       	brcc	.+44     	; 0x197e <vfprintf+0x1c2>
    1952:	b6 01       	movw	r22, r12
    1954:	80 e2       	ldi	r24, 0x20	; 32
    1956:	90 e0       	ldi	r25, 0x00	; 0
    1958:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    195c:	2a 94       	dec	r2
    195e:	f4 cf       	rjmp	.-24     	; 0x1948 <vfprintf+0x18c>
    1960:	f5 01       	movw	r30, r10
    1962:	37 fc       	sbrc	r3, 7
    1964:	85 91       	lpm	r24, Z+
    1966:	37 fe       	sbrs	r3, 7
    1968:	81 91       	ld	r24, Z+
    196a:	5f 01       	movw	r10, r30
    196c:	b6 01       	movw	r22, r12
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1974:	21 10       	cpse	r2, r1
    1976:	2a 94       	dec	r2
    1978:	21 e0       	ldi	r18, 0x01	; 1
    197a:	82 1a       	sub	r8, r18
    197c:	91 08       	sbc	r9, r1
    197e:	81 14       	cp	r8, r1
    1980:	91 04       	cpc	r9, r1
    1982:	71 f7       	brne	.-36     	; 0x1960 <vfprintf+0x1a4>
    1984:	e8 c0       	rjmp	.+464    	; 0x1b56 <vfprintf+0x39a>
    1986:	84 36       	cpi	r24, 0x64	; 100
    1988:	11 f0       	breq	.+4      	; 0x198e <vfprintf+0x1d2>
    198a:	89 36       	cpi	r24, 0x69	; 105
    198c:	41 f5       	brne	.+80     	; 0x19de <vfprintf+0x222>
    198e:	f8 01       	movw	r30, r16
    1990:	37 fe       	sbrs	r3, 7
    1992:	07 c0       	rjmp	.+14     	; 0x19a2 <vfprintf+0x1e6>
    1994:	60 81       	ld	r22, Z
    1996:	71 81       	ldd	r23, Z+1	; 0x01
    1998:	82 81       	ldd	r24, Z+2	; 0x02
    199a:	93 81       	ldd	r25, Z+3	; 0x03
    199c:	0c 5f       	subi	r16, 0xFC	; 252
    199e:	1f 4f       	sbci	r17, 0xFF	; 255
    19a0:	08 c0       	rjmp	.+16     	; 0x19b2 <vfprintf+0x1f6>
    19a2:	60 81       	ld	r22, Z
    19a4:	71 81       	ldd	r23, Z+1	; 0x01
    19a6:	07 2e       	mov	r0, r23
    19a8:	00 0c       	add	r0, r0
    19aa:	88 0b       	sbc	r24, r24
    19ac:	99 0b       	sbc	r25, r25
    19ae:	0e 5f       	subi	r16, 0xFE	; 254
    19b0:	1f 4f       	sbci	r17, 0xFF	; 255
    19b2:	f3 2d       	mov	r31, r3
    19b4:	ff 76       	andi	r31, 0x6F	; 111
    19b6:	3f 2e       	mov	r3, r31
    19b8:	97 ff       	sbrs	r25, 7
    19ba:	09 c0       	rjmp	.+18     	; 0x19ce <vfprintf+0x212>
    19bc:	90 95       	com	r25
    19be:	80 95       	com	r24
    19c0:	70 95       	com	r23
    19c2:	61 95       	neg	r22
    19c4:	7f 4f       	sbci	r23, 0xFF	; 255
    19c6:	8f 4f       	sbci	r24, 0xFF	; 255
    19c8:	9f 4f       	sbci	r25, 0xFF	; 255
    19ca:	f0 68       	ori	r31, 0x80	; 128
    19cc:	3f 2e       	mov	r3, r31
    19ce:	2a e0       	ldi	r18, 0x0A	; 10
    19d0:	30 e0       	ldi	r19, 0x00	; 0
    19d2:	a3 01       	movw	r20, r6
    19d4:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <__ultoa_invert>
    19d8:	88 2e       	mov	r8, r24
    19da:	86 18       	sub	r8, r6
    19dc:	45 c0       	rjmp	.+138    	; 0x1a68 <vfprintf+0x2ac>
    19de:	85 37       	cpi	r24, 0x75	; 117
    19e0:	31 f4       	brne	.+12     	; 0x19ee <vfprintf+0x232>
    19e2:	23 2d       	mov	r18, r3
    19e4:	2f 7e       	andi	r18, 0xEF	; 239
    19e6:	b2 2e       	mov	r11, r18
    19e8:	2a e0       	ldi	r18, 0x0A	; 10
    19ea:	30 e0       	ldi	r19, 0x00	; 0
    19ec:	25 c0       	rjmp	.+74     	; 0x1a38 <vfprintf+0x27c>
    19ee:	93 2d       	mov	r25, r3
    19f0:	99 7f       	andi	r25, 0xF9	; 249
    19f2:	b9 2e       	mov	r11, r25
    19f4:	8f 36       	cpi	r24, 0x6F	; 111
    19f6:	c1 f0       	breq	.+48     	; 0x1a28 <vfprintf+0x26c>
    19f8:	18 f4       	brcc	.+6      	; 0x1a00 <vfprintf+0x244>
    19fa:	88 35       	cpi	r24, 0x58	; 88
    19fc:	79 f0       	breq	.+30     	; 0x1a1c <vfprintf+0x260>
    19fe:	b5 c0       	rjmp	.+362    	; 0x1b6a <vfprintf+0x3ae>
    1a00:	80 37       	cpi	r24, 0x70	; 112
    1a02:	19 f0       	breq	.+6      	; 0x1a0a <vfprintf+0x24e>
    1a04:	88 37       	cpi	r24, 0x78	; 120
    1a06:	21 f0       	breq	.+8      	; 0x1a10 <vfprintf+0x254>
    1a08:	b0 c0       	rjmp	.+352    	; 0x1b6a <vfprintf+0x3ae>
    1a0a:	e9 2f       	mov	r30, r25
    1a0c:	e0 61       	ori	r30, 0x10	; 16
    1a0e:	be 2e       	mov	r11, r30
    1a10:	b4 fe       	sbrs	r11, 4
    1a12:	0d c0       	rjmp	.+26     	; 0x1a2e <vfprintf+0x272>
    1a14:	fb 2d       	mov	r31, r11
    1a16:	f4 60       	ori	r31, 0x04	; 4
    1a18:	bf 2e       	mov	r11, r31
    1a1a:	09 c0       	rjmp	.+18     	; 0x1a2e <vfprintf+0x272>
    1a1c:	34 fe       	sbrs	r3, 4
    1a1e:	0a c0       	rjmp	.+20     	; 0x1a34 <vfprintf+0x278>
    1a20:	29 2f       	mov	r18, r25
    1a22:	26 60       	ori	r18, 0x06	; 6
    1a24:	b2 2e       	mov	r11, r18
    1a26:	06 c0       	rjmp	.+12     	; 0x1a34 <vfprintf+0x278>
    1a28:	28 e0       	ldi	r18, 0x08	; 8
    1a2a:	30 e0       	ldi	r19, 0x00	; 0
    1a2c:	05 c0       	rjmp	.+10     	; 0x1a38 <vfprintf+0x27c>
    1a2e:	20 e1       	ldi	r18, 0x10	; 16
    1a30:	30 e0       	ldi	r19, 0x00	; 0
    1a32:	02 c0       	rjmp	.+4      	; 0x1a38 <vfprintf+0x27c>
    1a34:	20 e1       	ldi	r18, 0x10	; 16
    1a36:	32 e0       	ldi	r19, 0x02	; 2
    1a38:	f8 01       	movw	r30, r16
    1a3a:	b7 fe       	sbrs	r11, 7
    1a3c:	07 c0       	rjmp	.+14     	; 0x1a4c <vfprintf+0x290>
    1a3e:	60 81       	ld	r22, Z
    1a40:	71 81       	ldd	r23, Z+1	; 0x01
    1a42:	82 81       	ldd	r24, Z+2	; 0x02
    1a44:	93 81       	ldd	r25, Z+3	; 0x03
    1a46:	0c 5f       	subi	r16, 0xFC	; 252
    1a48:	1f 4f       	sbci	r17, 0xFF	; 255
    1a4a:	06 c0       	rjmp	.+12     	; 0x1a58 <vfprintf+0x29c>
    1a4c:	60 81       	ld	r22, Z
    1a4e:	71 81       	ldd	r23, Z+1	; 0x01
    1a50:	80 e0       	ldi	r24, 0x00	; 0
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	0e 5f       	subi	r16, 0xFE	; 254
    1a56:	1f 4f       	sbci	r17, 0xFF	; 255
    1a58:	a3 01       	movw	r20, r6
    1a5a:	0e 94 14 0e 	call	0x1c28	; 0x1c28 <__ultoa_invert>
    1a5e:	88 2e       	mov	r8, r24
    1a60:	86 18       	sub	r8, r6
    1a62:	fb 2d       	mov	r31, r11
    1a64:	ff 77       	andi	r31, 0x7F	; 127
    1a66:	3f 2e       	mov	r3, r31
    1a68:	36 fe       	sbrs	r3, 6
    1a6a:	0d c0       	rjmp	.+26     	; 0x1a86 <vfprintf+0x2ca>
    1a6c:	23 2d       	mov	r18, r3
    1a6e:	2e 7f       	andi	r18, 0xFE	; 254
    1a70:	a2 2e       	mov	r10, r18
    1a72:	89 14       	cp	r8, r9
    1a74:	58 f4       	brcc	.+22     	; 0x1a8c <vfprintf+0x2d0>
    1a76:	34 fe       	sbrs	r3, 4
    1a78:	0b c0       	rjmp	.+22     	; 0x1a90 <vfprintf+0x2d4>
    1a7a:	32 fc       	sbrc	r3, 2
    1a7c:	09 c0       	rjmp	.+18     	; 0x1a90 <vfprintf+0x2d4>
    1a7e:	83 2d       	mov	r24, r3
    1a80:	8e 7e       	andi	r24, 0xEE	; 238
    1a82:	a8 2e       	mov	r10, r24
    1a84:	05 c0       	rjmp	.+10     	; 0x1a90 <vfprintf+0x2d4>
    1a86:	b8 2c       	mov	r11, r8
    1a88:	a3 2c       	mov	r10, r3
    1a8a:	03 c0       	rjmp	.+6      	; 0x1a92 <vfprintf+0x2d6>
    1a8c:	b8 2c       	mov	r11, r8
    1a8e:	01 c0       	rjmp	.+2      	; 0x1a92 <vfprintf+0x2d6>
    1a90:	b9 2c       	mov	r11, r9
    1a92:	a4 fe       	sbrs	r10, 4
    1a94:	0f c0       	rjmp	.+30     	; 0x1ab4 <vfprintf+0x2f8>
    1a96:	fe 01       	movw	r30, r28
    1a98:	e8 0d       	add	r30, r8
    1a9a:	f1 1d       	adc	r31, r1
    1a9c:	80 81       	ld	r24, Z
    1a9e:	80 33       	cpi	r24, 0x30	; 48
    1aa0:	21 f4       	brne	.+8      	; 0x1aaa <vfprintf+0x2ee>
    1aa2:	9a 2d       	mov	r25, r10
    1aa4:	99 7e       	andi	r25, 0xE9	; 233
    1aa6:	a9 2e       	mov	r10, r25
    1aa8:	09 c0       	rjmp	.+18     	; 0x1abc <vfprintf+0x300>
    1aaa:	a2 fe       	sbrs	r10, 2
    1aac:	06 c0       	rjmp	.+12     	; 0x1aba <vfprintf+0x2fe>
    1aae:	b3 94       	inc	r11
    1ab0:	b3 94       	inc	r11
    1ab2:	04 c0       	rjmp	.+8      	; 0x1abc <vfprintf+0x300>
    1ab4:	8a 2d       	mov	r24, r10
    1ab6:	86 78       	andi	r24, 0x86	; 134
    1ab8:	09 f0       	breq	.+2      	; 0x1abc <vfprintf+0x300>
    1aba:	b3 94       	inc	r11
    1abc:	a3 fc       	sbrc	r10, 3
    1abe:	11 c0       	rjmp	.+34     	; 0x1ae2 <vfprintf+0x326>
    1ac0:	a0 fe       	sbrs	r10, 0
    1ac2:	06 c0       	rjmp	.+12     	; 0x1ad0 <vfprintf+0x314>
    1ac4:	b2 14       	cp	r11, r2
    1ac6:	88 f4       	brcc	.+34     	; 0x1aea <vfprintf+0x32e>
    1ac8:	28 0c       	add	r2, r8
    1aca:	92 2c       	mov	r9, r2
    1acc:	9b 18       	sub	r9, r11
    1ace:	0e c0       	rjmp	.+28     	; 0x1aec <vfprintf+0x330>
    1ad0:	b2 14       	cp	r11, r2
    1ad2:	60 f4       	brcc	.+24     	; 0x1aec <vfprintf+0x330>
    1ad4:	b6 01       	movw	r22, r12
    1ad6:	80 e2       	ldi	r24, 0x20	; 32
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1ade:	b3 94       	inc	r11
    1ae0:	f7 cf       	rjmp	.-18     	; 0x1ad0 <vfprintf+0x314>
    1ae2:	b2 14       	cp	r11, r2
    1ae4:	18 f4       	brcc	.+6      	; 0x1aec <vfprintf+0x330>
    1ae6:	2b 18       	sub	r2, r11
    1ae8:	02 c0       	rjmp	.+4      	; 0x1aee <vfprintf+0x332>
    1aea:	98 2c       	mov	r9, r8
    1aec:	21 2c       	mov	r2, r1
    1aee:	a4 fe       	sbrs	r10, 4
    1af0:	10 c0       	rjmp	.+32     	; 0x1b12 <vfprintf+0x356>
    1af2:	b6 01       	movw	r22, r12
    1af4:	80 e3       	ldi	r24, 0x30	; 48
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1afc:	a2 fe       	sbrs	r10, 2
    1afe:	17 c0       	rjmp	.+46     	; 0x1b2e <vfprintf+0x372>
    1b00:	a1 fc       	sbrc	r10, 1
    1b02:	03 c0       	rjmp	.+6      	; 0x1b0a <vfprintf+0x34e>
    1b04:	88 e7       	ldi	r24, 0x78	; 120
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	02 c0       	rjmp	.+4      	; 0x1b0e <vfprintf+0x352>
    1b0a:	88 e5       	ldi	r24, 0x58	; 88
    1b0c:	90 e0       	ldi	r25, 0x00	; 0
    1b0e:	b6 01       	movw	r22, r12
    1b10:	0c c0       	rjmp	.+24     	; 0x1b2a <vfprintf+0x36e>
    1b12:	8a 2d       	mov	r24, r10
    1b14:	86 78       	andi	r24, 0x86	; 134
    1b16:	59 f0       	breq	.+22     	; 0x1b2e <vfprintf+0x372>
    1b18:	a1 fe       	sbrs	r10, 1
    1b1a:	02 c0       	rjmp	.+4      	; 0x1b20 <vfprintf+0x364>
    1b1c:	8b e2       	ldi	r24, 0x2B	; 43
    1b1e:	01 c0       	rjmp	.+2      	; 0x1b22 <vfprintf+0x366>
    1b20:	80 e2       	ldi	r24, 0x20	; 32
    1b22:	a7 fc       	sbrc	r10, 7
    1b24:	8d e2       	ldi	r24, 0x2D	; 45
    1b26:	b6 01       	movw	r22, r12
    1b28:	90 e0       	ldi	r25, 0x00	; 0
    1b2a:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1b2e:	89 14       	cp	r8, r9
    1b30:	38 f4       	brcc	.+14     	; 0x1b40 <vfprintf+0x384>
    1b32:	b6 01       	movw	r22, r12
    1b34:	80 e3       	ldi	r24, 0x30	; 48
    1b36:	90 e0       	ldi	r25, 0x00	; 0
    1b38:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1b3c:	9a 94       	dec	r9
    1b3e:	f7 cf       	rjmp	.-18     	; 0x1b2e <vfprintf+0x372>
    1b40:	8a 94       	dec	r8
    1b42:	f3 01       	movw	r30, r6
    1b44:	e8 0d       	add	r30, r8
    1b46:	f1 1d       	adc	r31, r1
    1b48:	80 81       	ld	r24, Z
    1b4a:	b6 01       	movw	r22, r12
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1b52:	81 10       	cpse	r8, r1
    1b54:	f5 cf       	rjmp	.-22     	; 0x1b40 <vfprintf+0x384>
    1b56:	22 20       	and	r2, r2
    1b58:	09 f4       	brne	.+2      	; 0x1b5c <vfprintf+0x3a0>
    1b5a:	42 ce       	rjmp	.-892    	; 0x17e0 <vfprintf+0x24>
    1b5c:	b6 01       	movw	r22, r12
    1b5e:	80 e2       	ldi	r24, 0x20	; 32
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	0e 94 d8 0d 	call	0x1bb0	; 0x1bb0 <fputc>
    1b66:	2a 94       	dec	r2
    1b68:	f6 cf       	rjmp	.-20     	; 0x1b56 <vfprintf+0x39a>
    1b6a:	f6 01       	movw	r30, r12
    1b6c:	86 81       	ldd	r24, Z+6	; 0x06
    1b6e:	97 81       	ldd	r25, Z+7	; 0x07
    1b70:	02 c0       	rjmp	.+4      	; 0x1b76 <vfprintf+0x3ba>
    1b72:	8f ef       	ldi	r24, 0xFF	; 255
    1b74:	9f ef       	ldi	r25, 0xFF	; 255
    1b76:	2b 96       	adiw	r28, 0x0b	; 11
    1b78:	e2 e1       	ldi	r30, 0x12	; 18
    1b7a:	0c 94 ac 0e 	jmp	0x1d58	; 0x1d58 <__epilogue_restores__>

00001b7e <__ctype_isfalse>:
    1b7e:	99 27       	eor	r25, r25
    1b80:	88 27       	eor	r24, r24

00001b82 <__ctype_istrue>:
    1b82:	08 95       	ret

00001b84 <strnlen_P>:
    1b84:	fc 01       	movw	r30, r24
    1b86:	05 90       	lpm	r0, Z+
    1b88:	61 50       	subi	r22, 0x01	; 1
    1b8a:	70 40       	sbci	r23, 0x00	; 0
    1b8c:	01 10       	cpse	r0, r1
    1b8e:	d8 f7       	brcc	.-10     	; 0x1b86 <strnlen_P+0x2>
    1b90:	80 95       	com	r24
    1b92:	90 95       	com	r25
    1b94:	8e 0f       	add	r24, r30
    1b96:	9f 1f       	adc	r25, r31
    1b98:	08 95       	ret

00001b9a <strnlen>:
    1b9a:	fc 01       	movw	r30, r24
    1b9c:	61 50       	subi	r22, 0x01	; 1
    1b9e:	70 40       	sbci	r23, 0x00	; 0
    1ba0:	01 90       	ld	r0, Z+
    1ba2:	01 10       	cpse	r0, r1
    1ba4:	d8 f7       	brcc	.-10     	; 0x1b9c <strnlen+0x2>
    1ba6:	80 95       	com	r24
    1ba8:	90 95       	com	r25
    1baa:	8e 0f       	add	r24, r30
    1bac:	9f 1f       	adc	r25, r31
    1bae:	08 95       	ret

00001bb0 <fputc>:
    1bb0:	0f 93       	push	r16
    1bb2:	1f 93       	push	r17
    1bb4:	cf 93       	push	r28
    1bb6:	df 93       	push	r29
    1bb8:	fb 01       	movw	r30, r22
    1bba:	23 81       	ldd	r18, Z+3	; 0x03
    1bbc:	21 fd       	sbrc	r18, 1
    1bbe:	03 c0       	rjmp	.+6      	; 0x1bc6 <fputc+0x16>
    1bc0:	8f ef       	ldi	r24, 0xFF	; 255
    1bc2:	9f ef       	ldi	r25, 0xFF	; 255
    1bc4:	2c c0       	rjmp	.+88     	; 0x1c1e <fputc+0x6e>
    1bc6:	22 ff       	sbrs	r18, 2
    1bc8:	16 c0       	rjmp	.+44     	; 0x1bf6 <fputc+0x46>
    1bca:	46 81       	ldd	r20, Z+6	; 0x06
    1bcc:	57 81       	ldd	r21, Z+7	; 0x07
    1bce:	24 81       	ldd	r18, Z+4	; 0x04
    1bd0:	35 81       	ldd	r19, Z+5	; 0x05
    1bd2:	42 17       	cp	r20, r18
    1bd4:	53 07       	cpc	r21, r19
    1bd6:	44 f4       	brge	.+16     	; 0x1be8 <fputc+0x38>
    1bd8:	a0 81       	ld	r26, Z
    1bda:	b1 81       	ldd	r27, Z+1	; 0x01
    1bdc:	9d 01       	movw	r18, r26
    1bde:	2f 5f       	subi	r18, 0xFF	; 255
    1be0:	3f 4f       	sbci	r19, 0xFF	; 255
    1be2:	20 83       	st	Z, r18
    1be4:	31 83       	std	Z+1, r19	; 0x01
    1be6:	8c 93       	st	X, r24
    1be8:	26 81       	ldd	r18, Z+6	; 0x06
    1bea:	37 81       	ldd	r19, Z+7	; 0x07
    1bec:	2f 5f       	subi	r18, 0xFF	; 255
    1bee:	3f 4f       	sbci	r19, 0xFF	; 255
    1bf0:	26 83       	std	Z+6, r18	; 0x06
    1bf2:	37 83       	std	Z+7, r19	; 0x07
    1bf4:	14 c0       	rjmp	.+40     	; 0x1c1e <fputc+0x6e>
    1bf6:	8b 01       	movw	r16, r22
    1bf8:	ec 01       	movw	r28, r24
    1bfa:	fb 01       	movw	r30, r22
    1bfc:	00 84       	ldd	r0, Z+8	; 0x08
    1bfe:	f1 85       	ldd	r31, Z+9	; 0x09
    1c00:	e0 2d       	mov	r30, r0
    1c02:	09 95       	icall
    1c04:	89 2b       	or	r24, r25
    1c06:	e1 f6       	brne	.-72     	; 0x1bc0 <fputc+0x10>
    1c08:	d8 01       	movw	r26, r16
    1c0a:	16 96       	adiw	r26, 0x06	; 6
    1c0c:	8d 91       	ld	r24, X+
    1c0e:	9c 91       	ld	r25, X
    1c10:	17 97       	sbiw	r26, 0x07	; 7
    1c12:	01 96       	adiw	r24, 0x01	; 1
    1c14:	16 96       	adiw	r26, 0x06	; 6
    1c16:	8d 93       	st	X+, r24
    1c18:	9c 93       	st	X, r25
    1c1a:	17 97       	sbiw	r26, 0x07	; 7
    1c1c:	ce 01       	movw	r24, r28
    1c1e:	df 91       	pop	r29
    1c20:	cf 91       	pop	r28
    1c22:	1f 91       	pop	r17
    1c24:	0f 91       	pop	r16
    1c26:	08 95       	ret

00001c28 <__ultoa_invert>:
    1c28:	fa 01       	movw	r30, r20
    1c2a:	aa 27       	eor	r26, r26
    1c2c:	28 30       	cpi	r18, 0x08	; 8
    1c2e:	51 f1       	breq	.+84     	; 0x1c84 <__ultoa_invert+0x5c>
    1c30:	20 31       	cpi	r18, 0x10	; 16
    1c32:	81 f1       	breq	.+96     	; 0x1c94 <__ultoa_invert+0x6c>
    1c34:	e8 94       	clt
    1c36:	6f 93       	push	r22
    1c38:	6e 7f       	andi	r22, 0xFE	; 254
    1c3a:	6e 5f       	subi	r22, 0xFE	; 254
    1c3c:	7f 4f       	sbci	r23, 0xFF	; 255
    1c3e:	8f 4f       	sbci	r24, 0xFF	; 255
    1c40:	9f 4f       	sbci	r25, 0xFF	; 255
    1c42:	af 4f       	sbci	r26, 0xFF	; 255
    1c44:	b1 e0       	ldi	r27, 0x01	; 1
    1c46:	3e d0       	rcall	.+124    	; 0x1cc4 <__ultoa_invert+0x9c>
    1c48:	b4 e0       	ldi	r27, 0x04	; 4
    1c4a:	3c d0       	rcall	.+120    	; 0x1cc4 <__ultoa_invert+0x9c>
    1c4c:	67 0f       	add	r22, r23
    1c4e:	78 1f       	adc	r23, r24
    1c50:	89 1f       	adc	r24, r25
    1c52:	9a 1f       	adc	r25, r26
    1c54:	a1 1d       	adc	r26, r1
    1c56:	68 0f       	add	r22, r24
    1c58:	79 1f       	adc	r23, r25
    1c5a:	8a 1f       	adc	r24, r26
    1c5c:	91 1d       	adc	r25, r1
    1c5e:	a1 1d       	adc	r26, r1
    1c60:	6a 0f       	add	r22, r26
    1c62:	71 1d       	adc	r23, r1
    1c64:	81 1d       	adc	r24, r1
    1c66:	91 1d       	adc	r25, r1
    1c68:	a1 1d       	adc	r26, r1
    1c6a:	20 d0       	rcall	.+64     	; 0x1cac <__ultoa_invert+0x84>
    1c6c:	09 f4       	brne	.+2      	; 0x1c70 <__ultoa_invert+0x48>
    1c6e:	68 94       	set
    1c70:	3f 91       	pop	r19
    1c72:	2a e0       	ldi	r18, 0x0A	; 10
    1c74:	26 9f       	mul	r18, r22
    1c76:	11 24       	eor	r1, r1
    1c78:	30 19       	sub	r19, r0
    1c7a:	30 5d       	subi	r19, 0xD0	; 208
    1c7c:	31 93       	st	Z+, r19
    1c7e:	de f6       	brtc	.-74     	; 0x1c36 <__ultoa_invert+0xe>
    1c80:	cf 01       	movw	r24, r30
    1c82:	08 95       	ret
    1c84:	46 2f       	mov	r20, r22
    1c86:	47 70       	andi	r20, 0x07	; 7
    1c88:	40 5d       	subi	r20, 0xD0	; 208
    1c8a:	41 93       	st	Z+, r20
    1c8c:	b3 e0       	ldi	r27, 0x03	; 3
    1c8e:	0f d0       	rcall	.+30     	; 0x1cae <__ultoa_invert+0x86>
    1c90:	c9 f7       	brne	.-14     	; 0x1c84 <__ultoa_invert+0x5c>
    1c92:	f6 cf       	rjmp	.-20     	; 0x1c80 <__ultoa_invert+0x58>
    1c94:	46 2f       	mov	r20, r22
    1c96:	4f 70       	andi	r20, 0x0F	; 15
    1c98:	40 5d       	subi	r20, 0xD0	; 208
    1c9a:	4a 33       	cpi	r20, 0x3A	; 58
    1c9c:	18 f0       	brcs	.+6      	; 0x1ca4 <__ultoa_invert+0x7c>
    1c9e:	49 5d       	subi	r20, 0xD9	; 217
    1ca0:	31 fd       	sbrc	r19, 1
    1ca2:	40 52       	subi	r20, 0x20	; 32
    1ca4:	41 93       	st	Z+, r20
    1ca6:	02 d0       	rcall	.+4      	; 0x1cac <__ultoa_invert+0x84>
    1ca8:	a9 f7       	brne	.-22     	; 0x1c94 <__ultoa_invert+0x6c>
    1caa:	ea cf       	rjmp	.-44     	; 0x1c80 <__ultoa_invert+0x58>
    1cac:	b4 e0       	ldi	r27, 0x04	; 4
    1cae:	a6 95       	lsr	r26
    1cb0:	97 95       	ror	r25
    1cb2:	87 95       	ror	r24
    1cb4:	77 95       	ror	r23
    1cb6:	67 95       	ror	r22
    1cb8:	ba 95       	dec	r27
    1cba:	c9 f7       	brne	.-14     	; 0x1cae <__ultoa_invert+0x86>
    1cbc:	00 97       	sbiw	r24, 0x00	; 0
    1cbe:	61 05       	cpc	r22, r1
    1cc0:	71 05       	cpc	r23, r1
    1cc2:	08 95       	ret
    1cc4:	9b 01       	movw	r18, r22
    1cc6:	ac 01       	movw	r20, r24
    1cc8:	0a 2e       	mov	r0, r26
    1cca:	06 94       	lsr	r0
    1ccc:	57 95       	ror	r21
    1cce:	47 95       	ror	r20
    1cd0:	37 95       	ror	r19
    1cd2:	27 95       	ror	r18
    1cd4:	ba 95       	dec	r27
    1cd6:	c9 f7       	brne	.-14     	; 0x1cca <__ultoa_invert+0xa2>
    1cd8:	62 0f       	add	r22, r18
    1cda:	73 1f       	adc	r23, r19
    1cdc:	84 1f       	adc	r24, r20
    1cde:	95 1f       	adc	r25, r21
    1ce0:	a0 1d       	adc	r26, r0
    1ce2:	08 95       	ret

00001ce4 <ccp_write_io>:
    1ce4:	dc 01       	movw	r26, r24
    1ce6:	28 ed       	ldi	r18, 0xD8	; 216
    1ce8:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <__TEXT_REGION_LENGTH__+0x7f0034>
    1cec:	6c 93       	st	X, r22
    1cee:	08 95       	ret

00001cf0 <__mulsi3>:
    1cf0:	db 01       	movw	r26, r22
    1cf2:	8f 93       	push	r24
    1cf4:	9f 93       	push	r25
    1cf6:	0e 94 88 0e 	call	0x1d10	; 0x1d10 <__muluhisi3>
    1cfa:	bf 91       	pop	r27
    1cfc:	af 91       	pop	r26
    1cfe:	a2 9f       	mul	r26, r18
    1d00:	80 0d       	add	r24, r0
    1d02:	91 1d       	adc	r25, r1
    1d04:	a3 9f       	mul	r26, r19
    1d06:	90 0d       	add	r25, r0
    1d08:	b2 9f       	mul	r27, r18
    1d0a:	90 0d       	add	r25, r0
    1d0c:	11 24       	eor	r1, r1
    1d0e:	08 95       	ret

00001d10 <__muluhisi3>:
    1d10:	0e 94 15 0a 	call	0x142a	; 0x142a <__umulhisi3>
    1d14:	a5 9f       	mul	r26, r21
    1d16:	90 0d       	add	r25, r0
    1d18:	b4 9f       	mul	r27, r20
    1d1a:	90 0d       	add	r25, r0
    1d1c:	a4 9f       	mul	r26, r20
    1d1e:	80 0d       	add	r24, r0
    1d20:	91 1d       	adc	r25, r1
    1d22:	11 24       	eor	r1, r1
    1d24:	08 95       	ret

00001d26 <__prologue_saves__>:
    1d26:	2f 92       	push	r2
    1d28:	3f 92       	push	r3
    1d2a:	4f 92       	push	r4
    1d2c:	5f 92       	push	r5
    1d2e:	6f 92       	push	r6
    1d30:	7f 92       	push	r7
    1d32:	8f 92       	push	r8
    1d34:	9f 92       	push	r9
    1d36:	af 92       	push	r10
    1d38:	bf 92       	push	r11
    1d3a:	cf 92       	push	r12
    1d3c:	df 92       	push	r13
    1d3e:	ef 92       	push	r14
    1d40:	ff 92       	push	r15
    1d42:	0f 93       	push	r16
    1d44:	1f 93       	push	r17
    1d46:	cf 93       	push	r28
    1d48:	df 93       	push	r29
    1d4a:	cd b7       	in	r28, 0x3d	; 61
    1d4c:	de b7       	in	r29, 0x3e	; 62
    1d4e:	ca 1b       	sub	r28, r26
    1d50:	db 0b       	sbc	r29, r27
    1d52:	cd bf       	out	0x3d, r28	; 61
    1d54:	de bf       	out	0x3e, r29	; 62
    1d56:	09 94       	ijmp

00001d58 <__epilogue_restores__>:
    1d58:	2a 88       	ldd	r2, Y+18	; 0x12
    1d5a:	39 88       	ldd	r3, Y+17	; 0x11
    1d5c:	48 88       	ldd	r4, Y+16	; 0x10
    1d5e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d60:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d62:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d64:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d66:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d68:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d6a:	b9 84       	ldd	r11, Y+9	; 0x09
    1d6c:	c8 84       	ldd	r12, Y+8	; 0x08
    1d6e:	df 80       	ldd	r13, Y+7	; 0x07
    1d70:	ee 80       	ldd	r14, Y+6	; 0x06
    1d72:	fd 80       	ldd	r15, Y+5	; 0x05
    1d74:	0c 81       	ldd	r16, Y+4	; 0x04
    1d76:	1b 81       	ldd	r17, Y+3	; 0x03
    1d78:	aa 81       	ldd	r26, Y+2	; 0x02
    1d7a:	b9 81       	ldd	r27, Y+1	; 0x01
    1d7c:	ce 0f       	add	r28, r30
    1d7e:	d1 1d       	adc	r29, r1
    1d80:	cd bf       	out	0x3d, r28	; 61
    1d82:	de bf       	out	0x3e, r29	; 62
    1d84:	ed 01       	movw	r28, r26
    1d86:	08 95       	ret

00001d88 <_exit>:
    1d88:	f8 94       	cli

00001d8a <__stop_program>:
    1d8a:	ff cf       	rjmp	.-2      	; 0x1d8a <__stop_program>
