
synthesis -f "KanalogBuffer_kabuf1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 08 15:54:06 2018


Command Line:  synthesis -f KanalogBuffer_kabuf1_lattice.synproj -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = kbuf_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1 (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/kabuf1 (searchpath added)
-p C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1 (searchpath added)
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/kbuf_top.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/edge_det.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/sig_sync.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/SR_Latch.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/delay.v
Verilog design file = C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/Latch_SR_N.v
NGD file = KanalogBuffer_kabuf1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/edge_det.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sig_sync.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sr_latch.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/delay.v. VERI-1482
Analyzing Verilog file c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/latch_sr_n.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): kbuf_top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(1): " arg1="kbuf_top" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;66.50&quot;)" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/delay.v(1): " arg1="delay" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/delay.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/edge_det.v(1): " arg1="edge_det" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/edge_det.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sig_sync.v(1): " arg1="sig_sync" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sig_sync.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sr_latch.v(1): " arg1="SR_Latch_N" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/sr_latch.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/latch_sr_n.v(1): " arg1="Latch_SR_N" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/latch_sr_n.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(82): " arg1="BB" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="82"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(190): " arg1="32" arg2="3" arg3="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg4="190"  />
Last elaborated design is kbuf_top()
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = kbuf_top.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(160): " arg1="_88" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="160"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(161): " arg1="_89" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="161"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(162): " arg1="_90" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="162"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(163): " arg1="_91" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="163"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(164): " arg1="_92" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="164"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(165): " arg1="_93" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="165"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(166): " arg1="_94" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="166"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v(167): " arg1="" arg2="c:/dan/eng projects/bp308/kflop/fpga/kanalogbuffer1/kbuf_top.v" arg3="167"  />



    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[7]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[6]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[5]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[4]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[3]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[2]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[1]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="kdata_io[0]"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in kbuf_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    228 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file KanalogBuffer_kabuf1.ngd.

################### Begin Area Report (kbuf_top)######################
Number of register bits => 92 of 7209 (1 % )
BB => 8
FD1P3IX => 77
FD1S3AX => 2
FD1S3IX => 13
GSR => 1
IB => 22
LUT4 => 52
OB => 48
OSCH => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fpga_clk, loads : 92
Clock Enable Nets
Number of Clock Enables: 11
Top 10 highest fanout Clock Enables:
  Net : fpga_clk_enable_42, loads : 9
  Net : fpga_clk_enable_26, loads : 8
  Net : fpga_clk_enable_18, loads : 8
  Net : fpga_clk_enable_77, loads : 1
  Net : fpga_clk_enable_49, loads : 1
  Net : fpga_clk_enable_9, loads : 1
  Net : fpga_clk_enable_63, loads : 1
  Net : fpga_clk_enable_56, loads : 1
  Net : fpga_clk_enable_33, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n994, loads : 78
  Net : sr1/dac_out_c_2, loads : 19
  Net : ser_load_edge/resync, loads : 17
  Net : xstate_c_0, loads : 16
  Net : fpga_clk_enable_77, loads : 16
  Net : xstate_c_1, loads : 15
  Net : xstate_c_2, loads : 14
  Net : kreset_c, loads : 11
  Net : t_out_N_57, loads : 9
  Net : fpga_clk_enable_42, loads : 9
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clk]                |  200.000 MHz|  121.610 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 58.254  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.562  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "KanalogBuffer_kabuf1.ngd" -o "KanalogBuffer_kabuf1_map.ncd" -pr "KanalogBuffer_kabuf1.prf" -mp "KanalogBuffer_kabuf1.mrp" -lpf "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/kabuf1/KanalogBuffer_kabuf1.lpf" -lpf "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: KanalogBuffer_kabuf1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(65): Semantic error in &quot;IOBUF PORT &quot;k_in[0]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[0]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="65"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(66): Semantic error in &quot;IOBUF PORT &quot;k_in[1]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[1]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="66"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(67): Semantic error in &quot;IOBUF PORT &quot;k_in[2]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[2]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="67"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(68): Semantic error in &quot;IOBUF PORT &quot;k_in[3]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[3]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="68"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(69): Semantic error in &quot;IOBUF PORT &quot;k_in[4]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[4]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="69"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(70): Semantic error in &quot;IOBUF PORT &quot;k_in[5]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[5]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="70"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(71): Semantic error in &quot;IOBUF PORT &quot;k_in[6]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[6]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="71"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(72): Semantic error in &quot;IOBUF PORT &quot;k_in[7]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="k_in[7]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="72"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(108): Semantic error in &quot;IOBUF PORT &quot;ka_out[8]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[8]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="108"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(109): Semantic error in &quot;IOBUF PORT &quot;ka_out[9]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[9]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="109"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(110): Semantic error in &quot;IOBUF PORT &quot;ka_out[10]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[10]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="110"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(111): Semantic error in &quot;IOBUF PORT &quot;ka_out[11]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[11]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="111"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(112): Semantic error in &quot;IOBUF PORT &quot;ka_out[12]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[12]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="112"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(113): Semantic error in &quot;IOBUF PORT &quot;ka_out[13]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[13]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="113"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(114): Semantic error in &quot;IOBUF PORT &quot;ka_out[14]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[14]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="114"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(115): Semantic error in &quot;IOBUF PORT &quot;ka_out[15]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[15]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="115"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(116): Semantic error in &quot;IOBUF PORT &quot;ka_out[16]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[16]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="116"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(117): Semantic error in &quot;IOBUF PORT &quot;ka_out[17]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[17]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="117"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(118): Semantic error in &quot;IOBUF PORT &quot;ka_out[18]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[18]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="118"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(119): Semantic error in &quot;IOBUF PORT &quot;ka_out[19]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[19]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="119"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(120): Semantic error in &quot;IOBUF PORT &quot;ka_out[20]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[20]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="120"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(121): Semantic error in &quot;IOBUF PORT &quot;ka_out[21]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[21]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="121"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(122): Semantic error in &quot;IOBUF PORT &quot;ka_out[22]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[22]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="122"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(123): Semantic error in &quot;IOBUF PORT &quot;ka_out[23]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ka_out[23]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="123"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(124): Semantic error in &quot;IOBUF PORT &quot;leds[0]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[0]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="124"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(125): Semantic error in &quot;IOBUF PORT &quot;leds[1]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[1]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="125"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(126): Semantic error in &quot;IOBUF PORT &quot;leds[2]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[2]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="126"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(127): Semantic error in &quot;IOBUF PORT &quot;leds[3]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[3]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="127"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(128): Semantic error in &quot;IOBUF PORT &quot;leds[4]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[4]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="128"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(129): Semantic error in &quot;IOBUF PORT &quot;leds[5]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[5]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="129"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(130): Semantic error in &quot;IOBUF PORT &quot;leds[6]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[6]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="130"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf(131): Semantic error in &quot;IOBUF PORT &quot;leds[7]&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="leds[7]" arg2="C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/KanalogBuffer.lpf" arg3="131"  />
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     92 out of  7209 (1%)
      PFU registers:           92 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        50 out of  3432 (1%)
      SLICEs as Logic/ROM:     50 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         51 out of  6864 (1%)
      Number used as logic LUTs:         51
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 78 + 4(JTAG) out of 115 (71%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net fpga_clk: 49 loads, 49 rising, 0 falling (Driver: rc_oscillator )
   Number of Clock Enables:  11
     Net fpga_clk_enable_35: 2 loads, 2 LSLICEs
     Net fpga_clk_enable_18: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_42: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_9: 1 loads, 1 LSLICEs
     Net fpga_clk_enable_10: 1 loads, 1 LSLICEs
     Net fpga_clk_enable_26: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_77: 9 loads, 9 LSLICEs
     Net fpga_clk_enable_56: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_49: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_63: 4 loads, 4 LSLICEs
     Net fpga_clk_enable_33: 4 loads, 4 LSLICEs
   Number of LSRs:  4
     Net kreset_c: 41 loads, 41 LSLICEs
     Net n609: 2 loads, 2 LSLICEs
     Net n619: 4 loads, 4 LSLICEs
     Net n990: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net kreset_c: 51 loads
     Net dac_out_c_2: 20 loads
     Net resync_adj_140: 18 loads
     Net xstate_c_0: 16 loads
     Net xstate_c_1: 15 loads
     Net xstate_c_2: 14 loads
     Net fpga_clk_enable_77: 9 loads
     Net t_out_N_57: 9 loads
     Net ddstart_in: 6 loads
     Net ddDlatch: 5 loads
 

   Number of warnings:  32
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB

Dumping design to file KanalogBuffer_kabuf1_map.ncd.

ncd2vdb "KanalogBuffer_kabuf1_map.ncd" ".vdbs/KanalogBuffer_kabuf1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.

trce -f "KanalogBuffer_kabuf1.mt" -o "KanalogBuffer_kabuf1.tw1" "KanalogBuffer_kabuf1_map.ncd" "KanalogBuffer_kabuf1.prf"
trce:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file kanalogbuffer_kabuf1_map.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.2.115
Sat Dec 08 15:54:09 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o KanalogBuffer_kabuf1.tw1 -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/promote.xml KanalogBuffer_kabuf1_map.ncd KanalogBuffer_kabuf1.prf 
Design file:     kanalogbuffer_kabuf1_map.ncd
Preference file: kanalogbuffer_kabuf1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 430 paths, 1 nets, and 352 connections (75.54% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.2.115
Sat Dec 08 15:54:09 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o KanalogBuffer_kabuf1.tw1 -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/promote.xml KanalogBuffer_kabuf1_map.ncd KanalogBuffer_kabuf1.prf 
Design file:     kanalogbuffer_kabuf1_map.ncd
Preference file: kanalogbuffer_kabuf1.prf
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 430 paths, 1 nets, and 352 connections (75.54% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

mpartrce -p "KanalogBuffer_kabuf1.p2t" -f "KanalogBuffer_kabuf1.p3t" -tf "KanalogBuffer_kabuf1.pt" "KanalogBuffer_kabuf1_map.ncd" "KanalogBuffer_kabuf1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "KanalogBuffer_kabuf1_map.ncd"
Sat Dec 08 15:54:09 2018

PAR: Place And Route Diamond (64-bit) 3.10.2.115.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF KanalogBuffer_kabuf1_map.ncd KanalogBuffer_kabuf1.dir/5_1.ncd KanalogBuffer_kabuf1.prf
Preference file: KanalogBuffer_kabuf1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file KanalogBuffer_kabuf1_map.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   78+4(JTAG)/336     24% used
                  78+4(JTAG)/115     71% bonded

   SLICE             50/3432          1% used

   OSC                1/1           100% used


Number of Signals: 173
Number of Connections: 466

Pin Constraint Summary:
   78 out of 78 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    fpga_clk (driver: rc_oscillator, clk load #: 49)


The following 1 signal is selected to use the secondary clock routing resources:
    kreset_c (driver: kreset, clk load #: 0, sr load #: 41, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
....................
Placer score = 76254.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  76182
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "fpga_clk" from OSC on comp "rc_oscillator" on site "OSC", clk load = 49
  SECONDARY "kreset_c" from comp "kreset" on CLK_PIN site "128 (PT18A)", clk load = 0, ce load = 0, sr load = 41

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   78 + 4(JTAG) out of 336 (24.4%) PIO sites used.
   78 + 4(JTAG) out of 115 (71.3%) bonded PIO sites used.
   Number of PIO comps: 78; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 15 / 28 ( 53%) | 3.3V       | -         |
| 1        | 24 / 29 ( 82%) | 3.3V       | -         |
| 2        | 21 / 29 ( 72%) | 3.3V       | -         |
| 3        | 8 / 9 ( 88%)   | 3.3V       | -         |
| 4        | 7 / 10 ( 70%)  | 3.3V       | -         |
| 5        | 3 / 10 ( 30%)  | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file KanalogBuffer_kabuf1.dir/5_1.ncd.

0 connections routed; 466 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 9 secs 

Start NBR router at 15:54:18 12/08/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:54:18 12/08/18

Start NBR section for initial routing at 15:54:18 12/08/18
Level 1, iteration 1
0(0.00%) conflict; 332(71.24%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.038ns/0.000ns; real time: 9 secs 
Level 2, iteration 1
2(0.00%) conflicts; 322(69.10%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.444ns/0.000ns; real time: 9 secs 
Level 3, iteration 1
0(0.00%) conflict; 324(69.53%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.444ns/0.000ns; real time: 9 secs 
Level 4, iteration 1
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.993ns/0.000ns; real time: 9 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:54:18 12/08/18
Level 4, iteration 1
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.993ns/0.000ns; real time: 9 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.993ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.993ns/0.000ns; real time: 9 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 15:54:18 12/08/18

Start NBR section for re-routing at 15:54:18 12/08/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.993ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at 15:54:18 12/08/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 6.993ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 9 secs 
Total REAL time: 10 secs 
Completely routed.
End of route.  466 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file KanalogBuffer_kabuf1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 6.993
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 9 secs 
Total REAL time to completion: 10 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "KanalogBuffer_kabuf1.pt" -o "KanalogBuffer_kabuf1.twr" "KanalogBuffer_kabuf1.ncd" "KanalogBuffer_kabuf1.prf"
trce:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file kanalogbuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.2.115
Sat Dec 08 15:54:19 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_kabuf1.twr -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/promote.xml KanalogBuffer_kabuf1.ncd KanalogBuffer_kabuf1.prf 
Design file:     kanalogbuffer_kabuf1.ncd
Preference file: kanalogbuffer_kabuf1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 430 paths, 1 nets, and 352 connections (75.54% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.2.115
Sat Dec 08 15:54:19 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o KanalogBuffer_kabuf1.twr -gui -msgset C:/Dan/Eng Projects/BP308/KFLOP/FPGA/KanalogBuffer1/promote.xml KanalogBuffer_kabuf1.ncd KanalogBuffer_kabuf1.prf 
Design file:     kanalogbuffer_kabuf1.ncd
Preference file: kanalogbuffer_kabuf1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 430 paths, 1 nets, and 352 connections (75.54% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

iotiming  "KanalogBuffer_kabuf1.ncd" "KanalogBuffer_kabuf1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file kanalogbuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application iotiming from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file kanalogbuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file kanalogbuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 6
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file kanalogbuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -f "KanalogBuffer_kabuf1.t2b" -w "KanalogBuffer_kabuf1.ncd" "KanalogBuffer_kabuf1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.2.115
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file KanalogBuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from KanalogBuffer_kabuf1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "KanalogBuffer_kabuf1.bit".

bitgen -f "KanalogBuffer_kabuf1.t2b" -w "KanalogBuffer_kabuf1.ncd" -jedec "KanalogBuffer_kabuf1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.2.115
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file KanalogBuffer_kabuf1.ncd.
Design name: kbuf_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from KanalogBuffer_kabuf1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "KanalogBuffer_kabuf1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
