
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.37

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ rd_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: wr_data[0] (input port clocked by core_clock)
Endpoint: mem[7][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.05    0.00    0.00    0.20 v wr_data[0] (in)
                                         wr_data[0] (net)
                  0.00    0.00    0.20 v _558_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _558_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _107_ (net)
                  0.06    0.00    0.39 v mem[7][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[7][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ rd_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.12    0.44    0.44 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.12    0.00    0.44 ^ _417_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.39    0.31    0.76 ^ _417_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _162_ (net)
                  0.39    0.00    0.76 ^ _418_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     9    0.12    0.32    0.24    1.00 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _369_ (net)
                  0.32    0.00    1.00 v _775_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.41    0.60    1.60 ^ _775_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _371_ (net)
                  0.41    0.00    1.60 ^ _399_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    1.82 ^ _399_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _151_ (net)
                  0.09    0.00    1.82 ^ _400_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    1.92 v _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _152_ (net)
                  0.16    0.00    1.92 v _401_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.34    2.27 ^ _401_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _153_ (net)
                  0.07    0.00    2.27 ^ _402_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.09    0.37    0.29    2.56 ^ _402_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _154_ (net)
                  0.37    0.00    2.56 ^ _404_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.18    0.36    0.30    2.86 ^ _404_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _155_ (net)
                  0.36    0.00    2.86 ^ _493_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     9    0.12    0.36    0.24    3.10 v _493_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _187_ (net)
                  0.36    0.00    3.10 v _674_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.40    3.50 ^ _674_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _148_ (net)
                  0.06    0.00    3.50 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.50   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rd_data[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ rd_data[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rd_data[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wr_ptr[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.12    0.44    0.44 ^ rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[2] (net)
                  0.12    0.00    0.44 ^ _417_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.39    0.31    0.76 ^ _417_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _162_ (net)
                  0.39    0.00    0.76 ^ _418_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     9    0.12    0.32    0.24    1.00 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _369_ (net)
                  0.32    0.00    1.00 v _775_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.05    0.41    0.60    1.60 ^ _775_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _371_ (net)
                  0.41    0.00    1.60 ^ _399_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.09    0.22    1.82 ^ _399_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _151_ (net)
                  0.09    0.00    1.82 ^ _400_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.16    0.11    1.92 v _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _152_ (net)
                  0.16    0.00    1.92 v _401_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.34    2.27 ^ _401_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _153_ (net)
                  0.07    0.00    2.27 ^ _402_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.09    0.37    0.29    2.56 ^ _402_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _154_ (net)
                  0.37    0.00    2.56 ^ _404_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.18    0.36    0.30    2.86 ^ _404_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _155_ (net)
                  0.36    0.00    2.86 ^ _493_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     9    0.12    0.36    0.24    3.10 v _493_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _187_ (net)
                  0.36    0.00    3.10 v _674_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.40    3.50 ^ _674_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _148_ (net)
                  0.06    0.00    3.50 ^ wr_ptr[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.50   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ wr_ptr[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.50   data arrival time
-----------------------------------------------------------------------------
                                  6.37   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.61e-02   3.81e-03   8.60e-08   2.99e-02  27.6%
Combinational          5.81e-02   2.03e-02   1.32e-07   7.84e-02  72.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.41e-02   2.41e-02   2.18e-07   1.08e-01 100.0%
                          77.7%      22.3%       0.0%
