{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720602556335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720602556347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 11:09:16 2024 " "Processing started: Wed Jul 10 11:09:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720602556347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602556347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lib_Pack -c Lib_Pack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lib_Pack -c Lib_Pack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602556347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720602557721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720602557721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_pack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lib_Pack-Behavioral " "Found design unit 1: Lib_Pack-Behavioral" {  } { { "Lib_Pack.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/Lib_Pack.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572587 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lib_Pack " "Found entity 1: Lib_Pack" {  } { { "Lib_Pack.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/Lib_Pack.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "my_package.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/my_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572590 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_package-body " "Found design unit 2: my_package-body" {  } { { "my_package.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/my_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_exemple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_exemple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_exemple-Behavioral " "Found design unit 1: custom_exemple-Behavioral" {  } { { "custom_exemple.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/custom_exemple.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572594 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_exemple " "Found entity 1: custom_exemple" {  } { { "custom_exemple.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/custom_exemple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_custom_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_custom_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_custom_example-testbench " "Found design unit 1: tb_custom_example-testbench" {  } { { "tb_custom_example.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/tb_custom_example.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572599 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_custom_example " "Found entity 1: tb_custom_example" {  } { { "tb_custom_example.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/tb_custom_example.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarymultiplier .vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarymultiplier .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryMultiplier-Behavioral " "Found design unit 1: BinaryMultiplier-Behavioral" {  } { { "BinaryMultiplier .vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier .vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572603 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryMultiplier " "Found entity 1: BinaryMultiplier" {  } { { "BinaryMultiplier .vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier .vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarymultiplier_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarymultiplier_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryMultiplier_Testbench-Behavioral " "Found design unit 1: BinaryMultiplier_Testbench-Behavioral" {  } { { "BinaryMultiplier_Testbench.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier_Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572608 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryMultiplier_Testbench " "Found entity 1: BinaryMultiplier_Testbench" {  } { { "BinaryMultiplier_Testbench.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier_Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-Behavioral " "Found design unit 1: HalfAdder-Behavioral" {  } { { "HalfAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/HalfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572612 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "FullAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572616 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ripple_Adder-Behavioral " "Found design unit 1: Ripple_Adder-Behavioral" {  } { { "Ripple_Adder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/Ripple_Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572621 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ripple_Adder " "Found entity 1: Ripple_Adder" {  } { { "Ripple_Adder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/Ripple_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multy-rtl " "Found design unit 1: multy-rtl" {  } { { "multy.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/multy.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572625 ""} { "Info" "ISGN_ENTITY_NAME" "1 multy " "Found entity 1: multy" {  } { { "multy.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/multy.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720602572625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602572625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multy " "Elaborating entity \"multy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720602572715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ripple_Adder Ripple_Adder:cell_1 " "Elaborating entity \"Ripple_Adder\" for hierarchy \"Ripple_Adder:cell_1\"" {  } { { "multy.vhd" "cell_1" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/multy.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720602572718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder Ripple_Adder:cell_1\|FullAdder:FA1 " "Elaborating entity \"FullAdder\" for hierarchy \"Ripple_Adder:cell_1\|FullAdder:FA1\"" {  } { { "Ripple_Adder.vhd" "FA1" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/Ripple_Adder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720602572720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720602573350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720602573885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720602573885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720602573925 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720602573925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720602573925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720602573925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720602573945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 10 11:09:33 2024 " "Processing ended: Wed Jul 10 11:09:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720602573945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720602573945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720602573945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720602573945 ""}
