/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module fabric_sync_fifo_fwft_infer(sfifofull, sfifoempty, sfifooverflow, sfifounderflow, \$auto$rs_design_edit.cc:572:execute$8317 , \$auto$rs_design_edit.cc:572:execute$8309 , \$auto$rs_design_edit.cc:572:execute$8314 , \$auto$rs_design_edit.cc:572:execute$8306 , \$auto$rs_design_edit.cc:572:execute$8318 , \$auto$rs_design_edit.cc:572:execute$8310 , \$auto$rs_design_edit.cc:572:execute$8315 , \$auto$rs_design_edit.cc:572:execute$8307 , \$auto$rs_design_edit.cc:572:execute$8305 , \$iopadmap$oAlmostFull , \$iopadmap$oProgEmpty , \$iopadmap$oProgFull , \$auto$rs_design_edit.cc:572:execute$8304 , \$auto$rs_design_edit.cc:572:execute$8316 , \$auto$rs_design_edit.cc:572:execute$8308 , \$auto$rs_design_edit.cc:572:execute$8319 , \$auto$rs_design_edit.cc:572:execute$8311 
, \$auto$rs_design_edit.cc:572:execute$8320 , \$auto$rs_design_edit.cc:572:execute$8312 , \$auto$rs_design_edit.cc:572:execute$8313 , \$auto$rs_design_edit.cc:572:execute$8283 , \$auto$rs_design_edit.cc:572:execute$8287 , \$iopadmap$ivDataIn , \$iopadmap$iReset_sync , \$iopadmap$iRdEn , \$iopadmap$iWrEn , \$iopadmap$oAlmostEmpty , \$iopadmap$ivProgFullTh , \$auto$clkbufmap.cc:298:execute$8113 , \$auto$memory_libmap.cc:2027:emit_port$174 , \$auto$rs_design_edit.cc:572:execute$8325 , \$auto$rs_design_edit.cc:572:execute$8321 , \$auto$rs_design_edit.cc:572:execute$8324 , \$auto$rs_design_edit.cc:572:execute$8323 , \$auto$rs_design_edit.cc:572:execute$8322 , \$auto$rs_design_edit.cc:572:execute$8300 , \$auto$rs_design_edit.cc:572:execute$8299 , \$auto$rs_design_edit.cc:572:execute$8298 
, \$auto$rs_design_edit.cc:572:execute$8303 , \$auto$rs_design_edit.cc:572:execute$8297 , \$auto$rs_design_edit.cc:572:execute$8302 , \$auto$rs_design_edit.cc:572:execute$8296 , \$auto$rs_design_edit.cc:572:execute$8301 , \$auto$rs_design_edit.cc:572:execute$8282 , \$auto$rs_design_edit.cc:572:execute$8281 , \$auto$rs_design_edit.cc:572:execute$8279 , \$auto$rs_design_edit.cc:572:execute$8280 , \$auto$rs_design_edit.cc:572:execute$8278 , \$auto$rs_design_edit.cc:572:execute$8295 , \$auto$rs_design_edit.cc:572:execute$8290 , \$auto$rs_design_edit.cc:572:execute$8286 , \$auto$rs_design_edit.cc:572:execute$8277 , \$auto$rs_design_edit.cc:572:execute$8294 , \$auto$rs_design_edit.cc:572:execute$8289 , \$auto$rs_design_edit.cc:572:execute$8285 , \$auto$rs_design_edit.cc:572:execute$8274 , \$auto$rs_design_edit.cc:572:execute$8291 , \$auto$rs_design_edit.cc:572:execute$8276 , \$auto$rs_design_edit.cc:572:execute$8293 
, \$auto$rs_design_edit.cc:572:execute$8288 , \$auto$rs_design_edit.cc:572:execute$8284 , \$auto$rs_design_edit.cc:572:execute$8275 , \$auto$rs_design_edit.cc:572:execute$8292 , \$iopadmap$ivProgEmptyTh );
  output \$auto$rs_design_edit.cc:572:execute$8307 ;
  output \$auto$rs_design_edit.cc:572:execute$8306 ;
  output \$auto$rs_design_edit.cc:572:execute$8305 ;
  output \$auto$rs_design_edit.cc:572:execute$8304 ;
  output \$auto$rs_design_edit.cc:572:execute$8303 ;
  output \$auto$rs_design_edit.cc:572:execute$8302 ;
  output \$auto$rs_design_edit.cc:572:execute$8301 ;
  output \$auto$rs_design_edit.cc:572:execute$8300 ;
  output \$auto$rs_design_edit.cc:572:execute$8299 ;
  output \$auto$rs_design_edit.cc:572:execute$8298 ;
  output \$auto$rs_design_edit.cc:572:execute$8297 ;
  output \$auto$rs_design_edit.cc:572:execute$8296 ;
  output \$auto$rs_design_edit.cc:572:execute$8295 ;
  output \$auto$rs_design_edit.cc:572:execute$8294 ;
  output \$auto$rs_design_edit.cc:572:execute$8293 ;
  output \$auto$rs_design_edit.cc:572:execute$8292 ;
  output \$auto$rs_design_edit.cc:572:execute$8291 ;
  output \$auto$rs_design_edit.cc:572:execute$8290 ;
  output \$auto$rs_design_edit.cc:572:execute$8289 ;
  output \$auto$rs_design_edit.cc:572:execute$8288 ;
  output \$auto$rs_design_edit.cc:572:execute$8287 ;
  output \$auto$rs_design_edit.cc:572:execute$8286 ;
  output \$auto$rs_design_edit.cc:572:execute$8285 ;
  output \$auto$rs_design_edit.cc:572:execute$8284 ;
  output \$auto$rs_design_edit.cc:572:execute$8283 ;
  output \$auto$rs_design_edit.cc:572:execute$8282 ;
  output \$auto$rs_design_edit.cc:572:execute$8281 ;
  output \$auto$rs_design_edit.cc:572:execute$8280 ;
  output \$auto$rs_design_edit.cc:572:execute$8279 ;
  output \$auto$rs_design_edit.cc:572:execute$8278 ;
  output \$auto$rs_design_edit.cc:572:execute$8277 ;
  output \$auto$rs_design_edit.cc:572:execute$8276 ;
  output \$auto$rs_design_edit.cc:572:execute$8275 ;
  output \$auto$rs_design_edit.cc:572:execute$8274 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  input \$auto$clkbufmap.cc:298:execute$8113 ;
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* unused_bits = "32 33 34 35" *)
  output [35:0] \$auto$memory_libmap.cc:2027:emit_port$174 ;
  output \$auto$rs_design_edit.cc:572:execute$8325 ;
  input \$iopadmap$iRdEn ;
  input \$iopadmap$iReset_sync ;
  input \$iopadmap$iWrEn ;
  input [31:0] \$iopadmap$ivDataIn ;
  input [7:0] \$iopadmap$ivProgEmptyTh ;
  input [7:0] \$iopadmap$ivProgFullTh ;
  output \$iopadmap$oAlmostEmpty ;
  (* init = 1'h0 *)
  output \$iopadmap$oAlmostFull ;
  output \$iopadmap$oProgEmpty ;
  (* init = 1'h0 *)
  output \$iopadmap$oProgFull ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:539.14-539.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  output \$auto$rs_design_edit.cc:572:execute$8318 ;
  output \$auto$rs_design_edit.cc:572:execute$8319 ;
  output \$auto$rs_design_edit.cc:572:execute$8321 ;
  output \$auto$rs_design_edit.cc:572:execute$8322 ;
  output \$auto$rs_design_edit.cc:572:execute$8320 ;
  output \$auto$rs_design_edit.cc:572:execute$8323 ;
  output \$auto$rs_design_edit.cc:572:execute$8324 ;
  output \$auto$rs_design_edit.cc:572:execute$8308 ;
  output \$auto$rs_design_edit.cc:572:execute$8310 ;
  output \$auto$rs_design_edit.cc:572:execute$8311 ;
  output \$auto$rs_design_edit.cc:572:execute$8312 ;
  output \$auto$rs_design_edit.cc:572:execute$8313 ;
  output \$auto$rs_design_edit.cc:572:execute$8309 ;
  output \$auto$rs_design_edit.cc:572:execute$8314 ;
  output \$auto$rs_design_edit.cc:572:execute$8315 ;
  output \$auto$rs_design_edit.cc:572:execute$8316 ;
  output \$auto$rs_design_edit.cc:572:execute$8317 ;
  (* hdlname = "sdpram_inst ivrdaddr" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* hdlname = "sdpram_inst ivwraddr" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  output sfifoempty;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  output sfifofull;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  output sfifooverflow;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  output sfifounderflow;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  wire \$auto$rs_design_edit.cc:572:execute$8307 ;
  wire \$auto$rs_design_edit.cc:572:execute$8306 ;
  wire \$auto$rs_design_edit.cc:572:execute$8305 ;
  wire \$auto$rs_design_edit.cc:572:execute$8304 ;
  wire \$auto$rs_design_edit.cc:572:execute$8303 ;
  wire \$auto$rs_design_edit.cc:572:execute$8302 ;
  wire \$auto$rs_design_edit.cc:572:execute$8301 ;
  wire \$auto$rs_design_edit.cc:572:execute$8300 ;
  wire \$auto$rs_design_edit.cc:572:execute$8299 ;
  wire \$auto$rs_design_edit.cc:572:execute$8298 ;
  wire \$auto$rs_design_edit.cc:572:execute$8297 ;
  wire \$auto$rs_design_edit.cc:572:execute$8296 ;
  wire \$auto$rs_design_edit.cc:572:execute$8295 ;
  wire \$auto$rs_design_edit.cc:572:execute$8294 ;
  wire \$auto$rs_design_edit.cc:572:execute$8293 ;
  wire \$auto$rs_design_edit.cc:572:execute$8292 ;
  wire \$auto$rs_design_edit.cc:572:execute$8291 ;
  wire \$auto$rs_design_edit.cc:572:execute$8290 ;
  wire \$auto$rs_design_edit.cc:572:execute$8289 ;
  wire \$auto$rs_design_edit.cc:572:execute$8288 ;
  wire \$auto$rs_design_edit.cc:572:execute$8287 ;
  wire \$auto$rs_design_edit.cc:572:execute$8286 ;
  wire \$auto$rs_design_edit.cc:572:execute$8285 ;
  wire \$auto$rs_design_edit.cc:572:execute$8284 ;
  wire \$auto$rs_design_edit.cc:572:execute$8283 ;
  wire \$auto$rs_design_edit.cc:572:execute$8282 ;
  wire \$auto$rs_design_edit.cc:572:execute$8281 ;
  wire \$auto$rs_design_edit.cc:572:execute$8280 ;
  wire \$auto$rs_design_edit.cc:572:execute$8279 ;
  wire \$auto$rs_design_edit.cc:572:execute$8278 ;
  wire \$auto$rs_design_edit.cc:572:execute$8277 ;
  wire \$auto$rs_design_edit.cc:572:execute$8276 ;
  wire \$auto$rs_design_edit.cc:572:execute$8275 ;
  wire \$auto$rs_design_edit.cc:572:execute$8274 ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[0] ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[1] ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[2] ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[3] ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[4] ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[5] ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[6] ;
  wire \$abc$1468$auto$rtlil.cc:2613:Mux$173[7] ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$1468$lo00 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$1468$lo02 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$1468$lo12 ;
  wire \$abc$1468$new_n118_ ;
  wire \$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ;
  wire \$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ;
  wire \$abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227 ;
  wire \$abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230 ;
  wire \$abc$1864$li01_li01 ;
  wire \$abc$1864$li03_li03 ;
  wire \$abc$1864$li12_li12 ;
  wire \$abc$1864$li13_li13 ;
  wire \$abc$2068$li0_li0 ;
  wire \$abc$2068$li1_li1 ;
  wire \$abc$2068$li2_li2 ;
  wire \$abc$2068$li3_li3 ;
  wire \$abc$2068$li4_li4 ;
  wire \$abc$2068$li5_li5 ;
  wire \$abc$2068$li6_li6 ;
  wire \$abc$2068$li7_li7 ;
  wire \$abc$2181$li0_li0 ;
  wire \$abc$2181$li1_li1 ;
  wire \$abc$2181$li2_li2 ;
  wire \$abc$2181$li3_li3 ;
  wire \$abc$2181$li4_li4 ;
  wire \$abc$2181$li5_li5 ;
  wire \$abc$2181$li6_li6 ;
  wire \$abc$2181$li7_li7 ;
  wire \$abc$8044$auto$rtlil.cc:2715:NotGate$4745 ;
  wire \$abc$8044$auto$rtlil.cc:2715:NotGate$4749 ;
  wire \$abc$8044$new_new_n100__ ;
  wire \$abc$8044$new_new_n101__ ;
  wire \$abc$8044$new_new_n104__ ;
  wire \$abc$8044$new_new_n109__ ;
  wire \$abc$8044$new_new_n113__ ;
  wire \$abc$8044$new_new_n117__ ;
  wire \$abc$8044$new_new_n134__ ;
  wire \$abc$8044$new_new_n137__ ;
  wire \$abc$8044$new_new_n138__ ;
  wire \$abc$8044$new_new_n139__ ;
  wire \$abc$8044$new_new_n140__ ;
  wire \$abc$8044$new_new_n141__ ;
  wire \$abc$8044$new_new_n142__ ;
  wire \$abc$8044$new_new_n143__ ;
  wire \$abc$8044$new_new_n144__ ;
  wire \$abc$8044$new_new_n145__ ;
  wire \$abc$8044$new_new_n87__ ;
  wire \$abc$8044$new_new_n89__ ;
  wire \$abc$8044$new_new_n90__ ;
  wire \$abc$8044$new_new_n91__ ;
  wire \$abc$8044$new_new_n92__ ;
  wire \$abc$8044$new_new_n93__ ;
  wire \$abc$8044$new_new_n94__ ;
  wire \$abc$8044$new_new_n95__ ;
  wire \$abc$8044$new_new_n96__ ;
  wire \$abc$8044$new_new_n97__ ;
  wire \$abc$8044$new_new_n98__ ;
  wire \$abc$8044$new_new_n99__ ;
  wire \$auto$clkbufmap.cc:298:execute$8113 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$4743 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$4747 ;
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$174 ;
  wire \$auto$rs_design_edit.cc:572:execute$8325 ;
  wire \$iopadmap$iRdEn ;
  wire \$iopadmap$iReset_sync ;
  wire \$iopadmap$iWrEn ;
  wire [31:0] \$iopadmap$ivDataIn ;
  wire [7:0] \$iopadmap$ivProgEmptyTh ;
  wire [7:0] \$iopadmap$ivProgFullTh ;
  wire \$iopadmap$oAlmostEmpty ;
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  wire \$iopadmap$oAlmostFull ;
  wire \$iopadmap$oProgEmpty ;
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  wire \$iopadmap$oProgFull ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:539.14-539.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap185\sdpram_inst.svram.0.0.DOBDO ;
  wire \$auto$rs_design_edit.cc:572:execute$8318 ;
  wire \$auto$rs_design_edit.cc:572:execute$8319 ;
  wire \$auto$rs_design_edit.cc:572:execute$8321 ;
  wire \$auto$rs_design_edit.cc:572:execute$8322 ;
  wire \$auto$rs_design_edit.cc:572:execute$8320 ;
  wire \$auto$rs_design_edit.cc:572:execute$8323 ;
  wire \$auto$rs_design_edit.cc:572:execute$8324 ;
  wire \$auto$rs_design_edit.cc:572:execute$8308 ;
  wire \$auto$rs_design_edit.cc:572:execute$8310 ;
  wire \$auto$rs_design_edit.cc:572:execute$8311 ;
  wire \$auto$rs_design_edit.cc:572:execute$8312 ;
  wire \$auto$rs_design_edit.cc:572:execute$8313 ;
  wire \$auto$rs_design_edit.cc:572:execute$8309 ;
  wire \$auto$rs_design_edit.cc:572:execute$8314 ;
  wire \$auto$rs_design_edit.cc:572:execute$8315 ;
  wire \$auto$rs_design_edit.cc:572:execute$8316 ;
  wire \$auto$rs_design_edit.cc:572:execute$8317 ;
  (* hdlname = "sdpram_inst ivrdaddr" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  wire [7:0] \sdpram_inst.ivrdaddr ;
  (* hdlname = "sdpram_inst ivwraddr" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  wire [7:0] \sdpram_inst.ivwraddr ;
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  wire sfifoempty;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire sfifofull;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire sfifooverflow;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire sfifounderflow;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  wire [7:0] svfifocount;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8107  (
    .A(\$auto$ff.cc:740:flip_bits$4743 ),
    .Y(\$iopadmap$oAlmostEmpty )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8108  (
    .A(\$auto$ff.cc:740:flip_bits$4747 ),
    .Y(\$iopadmap$oProgEmpty )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8109  (
    .A(\$iopadmap$iReset_sync ),
    .Y(\$abc$1468$new_n118_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8110  (
    .A(\$abc$1468$lo12 ),
    .Y(sfifoempty)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1865  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$8044$auto$rtlil.cc:2715:NotGate$4745 ),
    .E(1'h1),
    .Q(\$auto$ff.cc:740:flip_bits$4743 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1866  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1864$li01_li01 ),
    .E(1'h1),
    .Q(\$iopadmap$oAlmostFull ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1867  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$8044$auto$rtlil.cc:2715:NotGate$4749 ),
    .E(1'h1),
    .Q(\$auto$ff.cc:740:flip_bits$4747 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1868  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1864$li03_li03 ),
    .E(1'h1),
    .Q(\$iopadmap$oProgFull ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1869  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[0] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1870  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[1] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1871  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[2] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1872  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[3] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1873  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[4] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1874  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[5] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1875  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[6] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1876  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$auto$rtlil.cc:2613:Mux$173[7] ),
    .E(1'h1),
    .Q(\sdpram_inst.ivrdaddr [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1877  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1864$li12_li12 ),
    .E(1'h1),
    .Q(\$abc$1468$lo12 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$1864$auto$blifparse.cc:377:parse_blif$1878  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1864$li13_li13 ),
    .E(1'h1),
    .Q(sfifofull),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2069  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li0_li0 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2070  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li1_li1 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2071  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li2_li2 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2072  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li3_li3 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2073  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li4_li4 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2074  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li5_li5 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2075  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li6_li6 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2068$auto$blifparse.cc:377:parse_blif$2076  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2068$li7_li7 ),
    .E(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 ),
    .Q(svfifocount[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2182  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li0_li0 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2183  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li1_li1 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2184  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li2_li2 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2185  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li3_li3 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2186  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li4_li4 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2187  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li5_li5 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2188  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li6_li6 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2181$auto$blifparse.cc:377:parse_blif$2189  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$2181$li7_li7 ),
    .E(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 ),
    .Q(\sdpram_inst.ivwraddr [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2221$auto$blifparse.cc:377:parse_blif$2222  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$new_n118_ ),
    .E(\$abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230 ),
    .Q(sfifooverflow),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$2227$auto$blifparse.cc:377:parse_blif$2228  (
    .C(\$auto$clkbufmap.cc:298:execute$8113 ),
    .D(\$abc$1468$new_n118_ ),
    .E(\$abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227 ),
    .Q(sfifounderflow),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8045  (
    .A({ svfifocount[2], svfifocount[6], svfifocount[7], svfifocount[4], svfifocount[5], svfifocount[3] }),
    .Y(\$abc$8044$new_new_n87__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fff77555)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8046  (
    .A({ \$iopadmap$iReset_sync , svfifocount[1], \$iopadmap$iWrEn , svfifocount[0], \$iopadmap$iRdEn , \$abc$8044$new_new_n87__  }),
    .Y(\$abc$8044$auto$rtlil.cc:2715:NotGate$4745 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h80ecc8fe88eeccff)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8047  (
    .A({ \$iopadmap$ivProgEmptyTh [4], \$iopadmap$ivProgEmptyTh [5], \$iopadmap$ivProgEmptyTh [6], svfifocount[4], svfifocount[6:5] }),
    .Y(\$abc$8044$new_new_n89__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0d)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8048  (
    .A({ \$abc$8044$new_new_n89__ , \$iopadmap$ivProgEmptyTh [7], svfifocount[7] }),
    .Y(\$abc$8044$new_new_n90__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b00)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8049  (
    .A({ \$iopadmap$iWrEn , \$iopadmap$iRdEn , \$iopadmap$ivProgEmptyTh [2], svfifocount[2] }),
    .Y(\$abc$8044$new_new_n91__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8050  (
    .A({ \$iopadmap$ivProgEmptyTh [0], svfifocount[0], \$iopadmap$ivProgEmptyTh [1], svfifocount[1], \$iopadmap$ivProgEmptyTh [3], svfifocount[3] }),
    .Y(\$abc$8044$new_new_n92__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf7517510f751f751)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8051  (
    .A({ svfifocount[1], \$iopadmap$ivProgEmptyTh [1], \$iopadmap$ivProgEmptyTh [3:2], svfifocount[2], svfifocount[3] }),
    .Y(\$abc$8044$new_new_n93__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8052  (
    .A({ \$iopadmap$ivProgEmptyTh [6], svfifocount[6], \$iopadmap$ivProgEmptyTh [4], svfifocount[4], \$iopadmap$ivProgEmptyTh [5], svfifocount[5] }),
    .Y(\$abc$8044$new_new_n94__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h80f8f0fff0fff0ff)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8053  (
    .A({ \$abc$8044$new_new_n94__ , \$abc$8044$new_new_n93__ , \$iopadmap$ivProgEmptyTh [7], svfifocount[7], \$abc$8044$new_new_n92__ , \$abc$8044$new_new_n91__  }),
    .Y(\$abc$8044$new_new_n95__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb00b40040440b00b)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8054  (
    .A({ svfifocount[2], \$iopadmap$ivProgEmptyTh [2], \$iopadmap$ivProgEmptyTh [3], svfifocount[3], \$iopadmap$ivProgEmptyTh [0], svfifocount[1] }),
    .Y(\$abc$8044$new_new_n96__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb44b)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8055  (
    .A({ \$iopadmap$ivProgEmptyTh [7], svfifocount[7], \$iopadmap$ivProgEmptyTh [6], svfifocount[6] }),
    .Y(\$abc$8044$new_new_n97__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4ffbfb4fb4ffffb4)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8056  (
    .A({ \$iopadmap$ivProgEmptyTh [5], \$iopadmap$ivProgEmptyTh [6], svfifocount[6:5], \$iopadmap$ivProgEmptyTh [4], svfifocount[4] }),
    .Y(\$abc$8044$new_new_n98__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800080007fff)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8057  (
    .A({ \$iopadmap$ivProgEmptyTh [4], svfifocount[4], \$iopadmap$ivProgEmptyTh [3:0] }),
    .Y(\$abc$8044$new_new_n99__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hed7b)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8058  (
    .A({ \$iopadmap$ivProgEmptyTh [0], \$iopadmap$ivProgEmptyTh [1], svfifocount[0], svfifocount[1] }),
    .Y(\$abc$8044$new_new_n100__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8059  (
    .A({ \$abc$8044$new_new_n97__ , \$abc$8044$new_new_n99__ , \$abc$8044$new_new_n96__ , \$abc$8044$new_new_n100__ , \$abc$8044$new_new_n98__  }),
    .Y(\$abc$8044$new_new_n101__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0ff00004444)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8060  (
    .A({ \$abc$8044$new_new_n101__ , \$iopadmap$iReset_sync , \$iopadmap$iRdEn , \$iopadmap$iWrEn , \$abc$8044$new_new_n95__ , \$abc$8044$new_new_n90__  }),
    .Y(\$abc$8044$auto$rtlil.cc:2715:NotGate$4749 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8061  (
    .A({ \$iopadmap$iReset_sync , svfifocount[0] }),
    .Y(\$abc$2068$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0700)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8062  (
    .A({ \$iopadmap$iWrEn , sfifofull, \$abc$1468$lo12 , \$iopadmap$iRdEn  }),
    .Y(\$abc$8044$new_new_n104__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1441)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8063  (
    .A({ \$abc$8044$new_new_n104__ , svfifocount[0], svfifocount[1], \$iopadmap$iReset_sync  }),
    .Y(\$abc$2068$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h07080e01)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8064  (
    .A({ \$abc$8044$new_new_n104__ , svfifocount[2], \$iopadmap$iReset_sync , svfifocount[0], svfifocount[1] }),
    .Y(\$abc$2068$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000fe0001)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8065  (
    .A({ \$abc$8044$new_new_n104__ , svfifocount[3], \$iopadmap$iReset_sync , svfifocount[0], svfifocount[2:1] }),
    .Y(\$abc$2068$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00fe0001007f0080)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8066  (
    .A({ \$abc$2068$li2_li2 , svfifocount[4], \$iopadmap$iReset_sync , \$abc$8044$new_new_n104__ , svfifocount[2], svfifocount[3] }),
    .Y(\$abc$2068$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7ffffffffffffffe)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8067  (
    .A({ \$abc$8044$new_new_n104__ , svfifocount[0], svfifocount[2:1], svfifocount[4:3] }),
    .Y(\$abc$8044$new_new_n109__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h41)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8068  (
    .A({ \$abc$8044$new_new_n109__ , svfifocount[5], \$iopadmap$iReset_sync  }),
    .Y(\$abc$2068$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00be0041)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8069  (
    .A({ svfifocount[6], \$iopadmap$iReset_sync , \$abc$8044$new_new_n104__ , svfifocount[5], \$abc$8044$new_new_n109__  }),
    .Y(\$abc$2068$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfbaeaeae)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8070  (
    .A({ \$abc$1468$lo12 , \$iopadmap$iRdEn , sfifofull, \$iopadmap$iWrEn , \$iopadmap$iReset_sync  }),
    .Y(\$abc$1669$auto$opt_dff.cc:195:make_patterns_logic$233 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8071  (
    .A({ \sdpram_inst.ivrdaddr [3:0], \$abc$1468$lo12 , \$iopadmap$iRdEn  }),
    .Y(\$abc$8044$new_new_n113__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8072  (
    .A({ \sdpram_inst.ivrdaddr [6], \$iopadmap$iReset_sync , \$abc$8044$new_new_n113__ , \sdpram_inst.ivrdaddr [5:4] }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[6] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8073  (
    .A({ \sdpram_inst.ivrdaddr [5], \$iopadmap$iReset_sync , \$abc$8044$new_new_n113__ , \sdpram_inst.ivrdaddr [4] }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[5] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8074  (
    .A({ \$abc$8044$new_new_n113__ , \sdpram_inst.ivrdaddr [4], \$iopadmap$iReset_sync  }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[4] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8075  (
    .A({ \sdpram_inst.ivwraddr [1], \sdpram_inst.ivwraddr [3], \sdpram_inst.ivwraddr [0], \sdpram_inst.ivwraddr [2] }),
    .Y(\$abc$8044$new_new_n117__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8076  (
    .A({ \sdpram_inst.ivwraddr [5], \$iopadmap$iReset_sync , \$abc$8044$new_new_n117__ , \sdpram_inst.ivwraddr [4] }),
    .Y(\$abc$2181$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8077  (
    .A({ \sdpram_inst.ivwraddr [3], \$iopadmap$iReset_sync , \sdpram_inst.ivwraddr [1:0], \sdpram_inst.ivwraddr [2] }),
    .Y(\$abc$2181$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8078  (
    .A({ \$iopadmap$iReset_sync , \$iopadmap$iRdEn , \$abc$1468$lo12  }),
    .Y(\$abc$1835$auto$opt_dff.cc:195:make_patterns_logic$227 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8079  (
    .A({ \sdpram_inst.ivwraddr [6], \$iopadmap$iReset_sync , \$abc$8044$new_new_n117__ , \sdpram_inst.ivwraddr [5:4] }),
    .Y(\$abc$2181$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8080  (
    .A({ \sdpram_inst.ivwraddr [4], \$iopadmap$iReset_sync , \sdpram_inst.ivwraddr [1], \sdpram_inst.ivwraddr [3], \sdpram_inst.ivwraddr [0], \sdpram_inst.ivwraddr [2] }),
    .Y(\$abc$2181$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf8)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8081  (
    .A({ \$iopadmap$iReset_sync , \$iopadmap$iWrEn , sfifofull }),
    .Y(\$abc$1841$auto$opt_dff.cc:195:make_patterns_logic$230 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8082  (
    .A({ \sdpram_inst.ivwraddr [7], \$iopadmap$iReset_sync , \$abc$8044$new_new_n117__ , \sdpram_inst.ivwraddr [6:4] }),
    .Y(\$abc$2181$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000bffe00004001)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8083  (
    .A({ svfifocount[7], \$iopadmap$iReset_sync , \$abc$8044$new_new_n104__ , svfifocount[6:5], \$abc$8044$new_new_n109__  }),
    .Y(\$abc$2068$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8084  (
    .A({ \$iopadmap$iReset_sync , \$iopadmap$iWrEn , sfifofull }),
    .Y(\$abc$1793$auto$opt_dff.cc:195:make_patterns_logic$236 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8085  (
    .A({ \sdpram_inst.ivwraddr [0], \$iopadmap$iReset_sync  }),
    .Y(\$abc$2181$li0_li0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8086  (
    .A({ \sdpram_inst.ivwraddr [1:0], \$iopadmap$iReset_sync  }),
    .Y(\$abc$2181$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8087  (
    .A({ \sdpram_inst.ivwraddr [2], \$iopadmap$iReset_sync , \sdpram_inst.ivwraddr [1:0] }),
    .Y(\$abc$2181$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8088  (
    .A({ \sdpram_inst.ivrdaddr [0], \$iopadmap$iReset_sync , \$abc$1468$lo12 , \$iopadmap$iRdEn  }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[0] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8089  (
    .A({ \sdpram_inst.ivrdaddr [1], \$iopadmap$iReset_sync , \sdpram_inst.ivrdaddr [0], \$abc$1468$lo12 , \$iopadmap$iRdEn  }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8090  (
    .A({ \sdpram_inst.ivrdaddr [2], \$iopadmap$iReset_sync , \sdpram_inst.ivrdaddr [1:0], \$abc$1468$lo12 , \$iopadmap$iRdEn  }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000bfff00004000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8091  (
    .A({ \sdpram_inst.ivrdaddr [3], \$iopadmap$iReset_sync , \sdpram_inst.ivrdaddr [2:0], \$abc$1468$auto$rtlil.cc:2613:Mux$173[0]  }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[3] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8092  (
    .A({ svfifocount[2], svfifocount[6], svfifocount[7], svfifocount[4], svfifocount[5], svfifocount[3] }),
    .Y(\$abc$8044$new_new_n134__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8093  (
    .A({ \$abc$8044$new_new_n134__ , svfifocount[1], \$iopadmap$iReset_sync , \$iopadmap$iRdEn , \$iopadmap$iWrEn , svfifocount[0] }),
    .Y(\$abc$1864$li13_li13 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f020f0f0f0f)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8094  (
    .A({ \$abc$8044$new_new_n87__ , svfifocount[1], \$iopadmap$iWrEn , \$iopadmap$iReset_sync , \$iopadmap$iRdEn , svfifocount[0] }),
    .Y(\$abc$1864$li12_li12 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb00b00000000b00b)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8095  (
    .A({ svfifocount[1], \$iopadmap$ivProgFullTh [1], svfifocount[2], \$iopadmap$ivProgFullTh [2], \$iopadmap$iRdEn , \$iopadmap$iWrEn  }),
    .Y(\$abc$8044$new_new_n137__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h80a8eafe88aaeeff)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8096  (
    .A({ svfifocount[0], svfifocount[2:1], \$iopadmap$ivProgFullTh [0], \$iopadmap$ivProgFullTh [1], \$iopadmap$ivProgFullTh [2] }),
    .Y(\$abc$8044$new_new_n138__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4ff4fbbfbffb4ff4)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8097  (
    .A({ svfifocount[6], \$iopadmap$ivProgFullTh [6], svfifocount[7], \$iopadmap$ivProgFullTh [7], svfifocount[5], \$iopadmap$ivProgFullTh [5] }),
    .Y(\$abc$8044$new_new_n139__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4ff4fbbfbffb4ff4)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8098  (
    .A({ svfifocount[4], \$iopadmap$ivProgFullTh [4], svfifocount[5], \$iopadmap$ivProgFullTh [5], svfifocount[3], \$iopadmap$ivProgFullTh [3] }),
    .Y(\$abc$8044$new_new_n140__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000002b22)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8099  (
    .A({ \$abc$8044$new_new_n140__ , \$abc$8044$new_new_n139__ , \$abc$8044$new_new_n138__ , \$abc$8044$new_new_n137__ , svfifocount[3], \$iopadmap$ivProgFullTh [3] }),
    .Y(\$abc$8044$new_new_n141__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf3717130f371f371)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8100  (
    .A({ \$iopadmap$ivProgFullTh [4], svfifocount[4], svfifocount[5], svfifocount[6], \$iopadmap$ivProgFullTh [6:5] }),
    .Y(\$abc$8044$new_new_n142__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hd4)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8101  (
    .A({ \$abc$8044$new_new_n142__ , svfifocount[7], \$iopadmap$ivProgFullTh [7] }),
    .Y(\$abc$8044$new_new_n143__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfefdf7fb7fbfdfef)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8102  (
    .A({ svfifocount[0], svfifocount[1], svfifocount[2], \$iopadmap$ivProgFullTh [0], \$iopadmap$ivProgFullTh [1], \$iopadmap$ivProgFullTh [2] }),
    .Y(\$abc$8044$new_new_n144__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000100010100)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8103  (
    .A({ \$abc$8044$new_new_n138__ , svfifocount[3], \$iopadmap$ivProgFullTh [3], \$abc$8044$new_new_n140__ , \$abc$8044$new_new_n139__ , \$abc$8044$new_new_n144__  }),
    .Y(\$abc$8044$new_new_n145__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000444400000f00)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8104  (
    .A({ \$abc$8044$new_new_n145__ , \$iopadmap$iReset_sync , \$abc$8044$new_new_n143__ , \$abc$8044$new_new_n141__ , \$iopadmap$iWrEn , \$iopadmap$iRdEn  }),
    .Y(\$abc$1864$li03_li03 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fd4000000000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8105  (
    .A({ \$abc$8044$new_new_n134__ , \$iopadmap$iReset_sync , svfifocount[1], \$iopadmap$iWrEn , svfifocount[0], \$iopadmap$iRdEn  }),
    .Y(\$abc$1864$li01_li01 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$8044$auto$blifparse.cc:535:parse_blif$8106  (
    .A({ \sdpram_inst.ivrdaddr [7], \$iopadmap$iReset_sync , \$abc$8044$new_new_n113__ , \sdpram_inst.ivrdaddr [6:4] }),
    .Y(\$abc$1468$auto$rtlil.cc:2613:Mux$173[7] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:666.6-685.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \sdpram_inst.svram.0.0  (
    .ADDR_A({ 2'h0, \$abc$1468$auto$rtlil.cc:2613:Mux$173[7] , \$abc$1468$auto$rtlil.cc:2613:Mux$173[6] , \$abc$1468$auto$rtlil.cc:2613:Mux$173[5] , \$abc$1468$auto$rtlil.cc:2613:Mux$173[4] , \$abc$1468$auto$rtlil.cc:2613:Mux$173[3] , \$abc$1468$auto$rtlil.cc:2613:Mux$173[2] , \$abc$1468$auto$rtlil.cc:2613:Mux$173[1] , \$abc$1468$auto$rtlil.cc:2613:Mux$173[0] , 5'h00 }),
    .ADDR_B({ 2'h0, \sdpram_inst.ivwraddr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \$iopadmap$iWrEn , \$iopadmap$iWrEn , \$iopadmap$iWrEn , \$iopadmap$iWrEn  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$8113 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$8113 ),
    .RDATA_A(\$auto$memory_libmap.cc:2027:emit_port$174 [31:0]),
    .RDATA_B(\$techmap185\sdpram_inst.svram.0.0.DOBDO [31:0]),
    .REN_A(1'h1),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$174 [35:32]),
    .RPARITY_B(\$techmap185\sdpram_inst.svram.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B(\$iopadmap$ivDataIn ),
    .WEN_A(1'h0),
    .WEN_B(\$iopadmap$iWrEn ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  assign \$auto$rs_design_edit.cc:572:execute$8274  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8275  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8276  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8277  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8278  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8279  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8280  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8281  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8282  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8283  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8284  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8285  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8286  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8287  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8288  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8289  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8290  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8291  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8292  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8293  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8294  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8295  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8296  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8297  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8298  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8299  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8300  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8301  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8302  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8303  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8304  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8305  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8306  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8307  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8308  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8309  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8310  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8311  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8312  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8313  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8314  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8315  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8316  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8317  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8318  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8319  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8320  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8321  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8322  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8323  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8324  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$8325  = 1'h1;
endmodule
