$date
	Mon Jan 24 19:21:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module anddelay_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#4
0!
#10
1#
#20
0#
1"
#30
1#
#34
1!
#40
