# Reading D:/questasim64_10.6c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# pwd
# G:/git_bfm/uart/vsim
do run.do case
# case
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:15:34 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../UART/BFM_UART.sv 
# ** Error: (vlog-7) Failed to open design unit file "../UART/BFM_UART.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:15:34 on Aug 13,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/questasim64_10.6c/win64/vlog failed.
# Executing ONERROR command at macro ./run.do line 18
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:15:34 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../UART/*.sv 
# ** Error: (vlog-7) Failed to open design unit file "../UART/*.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:15:34 on Aug 13,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/questasim64_10.6c/win64/vlog failed.
# Executing ONERROR command at macro ./run.do line 19
# vsim -voptargs="+acc" work.case 
# Start time: 23:15:34 on Aug 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit case.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 21
do run.do case
# case
# End time: 23:17:05 on Aug 13,2025, Elapsed time: 0:01:31
# Errors: 1, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:17:05 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../code/BFM_UART.sv 
# -- Compiling package BFM_UART
# 
# Top level modules:
# 	--none--
# End time: 23:17:05 on Aug 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:17:05 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../code/BFM_UART.sv ../code/case.sv ../code/tb_uart.sv ../code/uart.sv ../code/uart_if.sv 
# -- Compiling package BFM_UART
# -- Compiling module case1
# -- Compiling module tb_uart
# -- Importing package BFM_UART
# -- Compiling module uart
# -- Compiling interface uart_if
# 
# Top level modules:
# 	case1
# End time: 23:17:05 on Aug 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.case 
# Start time: 23:17:05 on Aug 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit case.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 21
do run.do case
# case
# End time: 23:17:50 on Aug 13,2025, Elapsed time: 0:00:45
# Errors: 1, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:17:50 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../code/BFM_UART.sv 
# -- Compiling package BFM_UART
# 
# Top level modules:
# 	--none--
# End time: 23:17:51 on Aug 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:17:51 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../code/BFM_UART.sv ../code/simcase.sv ../code/tb_uart.sv ../code/uart.sv ../code/uart_if.sv 
# -- Compiling package BFM_UART
# -- Compiling module simcase
# -- Compiling module tb_uart
# -- Importing package BFM_UART
# -- Compiling module uart
# -- Compiling interface uart_if
# 
# Top level modules:
# 	simcase
# End time: 23:17:51 on Aug 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.case 
# Start time: 23:17:51 on Aug 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit case.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 21
do run.do simcase
# simcase
# End time: 23:17:55 on Aug 13,2025, Elapsed time: 0:00:04
# Errors: 1, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:17:56 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../code/BFM_UART.sv 
# -- Compiling package BFM_UART
# 
# Top level modules:
# 	--none--
# End time: 23:17:56 on Aug 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 23:17:56 on Aug 13,2025
# vlog -reportprogress 300 -work work -sv -timescale 1ns/1ps ../code/BFM_UART.sv ../code/simcase.sv ../code/tb_uart.sv ../code/uart.sv ../code/uart_if.sv 
# -- Compiling package BFM_UART
# -- Compiling module simcase
# -- Compiling module tb_uart
# -- Importing package BFM_UART
# -- Compiling module uart
# -- Compiling interface uart_if
# 
# Top level modules:
# 	simcase
# End time: 23:17:56 on Aug 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.simcase 
# Start time: 23:17:56 on Aug 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.simcase(fast)
# Loading work.uart_if(fast)
# Loading work.BFM_UART(fast)
# Loading work.tb_uart(fast)
# Loading work.uart(fast)
# Loading work.uart_if(fast)
# rx_data is 37
# End time: 23:23:03 on Aug 13,2025, Elapsed time: 0:05:07
# Errors: 0, Warnings: 0
