{
  "design": {
    "design_info": {
      "boundary_crc": "0xF146D3C55850D38F",
      "device": "xcu250-figd2104-2L-e",
      "gen_directory": "../../../../microblaze_getting_started.gen/sources_1/bd/controller",
      "name": "controller",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_riscv": "",
      "microblaze_riscv_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_debug_module": "",
      "rst_clk": "",
      "axi_gpio": "",
      "axi_uartlite": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "xlslice_12_12": "",
      "xlslice_11_8": "",
      "xlslice_3_0": "",
      "xlslice_7_4": "",
      "xlconcat": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0",
        "port_maps": {
          "RxD": {
            "physical_name": "UART_rxd",
            "direction": "I"
          },
          "TxD": {
            "physical_name": "UART_txd",
            "direction": "O"
          }
        }
      },
      "CDMA_VECTOR_M_AXI_CTRL": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "controller_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "CDMA_VECTOR_M_AXI_CTRL",
        "port_maps": {
          "AWADDR": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "CDMA_VECTOR_M_AXI_CTRL_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "CDMA_MATRIX_M_AXI_CTRL": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "controller_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "CDMA_MATRIX_M_AXI_CTRL",
        "port_maps": {
          "AWADDR": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "CDMA_MATRIX_M_AXI_CTRL_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "C0_DDR4_M_AXI_CTRL": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "controller_clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "C0_DDR4_M_AXI_CTRL",
        "port_maps": {
          "AWADDR": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "C0_DDR4_M_AXI_CTRL_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "C0_DDR4_M_AXI_CTRL:CDMA_VECTOR_M_AXI_CTRL:CDMA_MATRIX_M_AXI_CTRL"
          },
          "ASSOCIATED_RESET": {
            "value": "rst_n:peripheral_aresetn:interconnect_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "controller_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "peripheral_aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interconnect_aresetn": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "start_matrix_mult_request": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "src_vector_reg_addr": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "src_matrix_reg_addr": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "dst_vector_reg_addr": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "ddr4_sdram_c0_init_calib_complete": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ddr4_sdram_c0_interrupt": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "cdma_vector_introut": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "cdma_matrix_introut": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "microblaze_riscv": {
        "vlnv": "xilinx.com:ip:microblaze_riscv:1.0",
        "ip_revision": "2",
        "xci_name": "controller_microblaze_riscv_0_1",
        "xci_path": "ip/controller_microblaze_riscv_0_1/controller_microblaze_riscv_0_1.xci",
        "inst_hier_path": "microblaze_riscv",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_D_BUS_EXCEPTION": {
            "value": "1"
          },
          "C_NUMBER_OF_PC_BRK": {
            "value": "8"
          },
          "C_NUMBER_OF_RD_ADDR_BRK": {
            "value": "4"
          },
          "C_NUMBER_OF_WR_ADDR_BRK": {
            "value": "4"
          },
          "C_USE_COMPRESSION": {
            "value": "1"
          },
          "G_TEMPLATE_LIST": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "riscv > controller microblaze_riscv_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_riscv_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "controller_dlmb_v10_2",
            "xci_path": "ip/controller_dlmb_v10_2/controller_dlmb_v10_2.xci",
            "inst_hier_path": "microblaze_riscv_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "14",
            "xci_name": "controller_ilmb_v10_2",
            "xci_path": "ip/controller_ilmb_v10_2/controller_ilmb_v10_2.xci",
            "inst_hier_path": "microblaze_riscv_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "controller_dlmb_bram_if_cntlr_2",
            "xci_path": "ip/controller_dlmb_bram_if_cntlr_2/controller_dlmb_bram_if_cntlr_2.xci",
            "inst_hier_path": "microblaze_riscv_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > controller microblaze_riscv_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "24",
            "xci_name": "controller_ilmb_bram_if_cntlr_2",
            "xci_path": "ip/controller_ilmb_bram_if_cntlr_2/controller_ilmb_bram_if_cntlr_2.xci",
            "inst_hier_path": "microblaze_riscv_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "8",
            "xci_name": "controller_lmb_bram_2",
            "xci_path": "ip/controller_lmb_bram_2/controller_lmb_bram_2.xci",
            "inst_hier_path": "microblaze_riscv_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_riscv_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_riscv_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_riscv_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_riscv_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_riscv_0_Clk": {
            "ports": [
              "Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "microblaze_debug_module": {
        "vlnv": "xilinx.com:ip:mdm_riscv:1.0",
        "ip_revision": "2",
        "xci_name": "controller_mdm_1_2",
        "xci_path": "ip/controller_mdm_1_2/controller_mdm_1_2.xci",
        "inst_hier_path": "microblaze_debug_module"
      },
      "rst_clk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "controller_rst_Clk_100M_1",
        "xci_path": "ip/controller_rst_Clk_100M_1/controller_rst_Clk_100M_1.xci",
        "inst_hier_path": "rst_clk",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "resetn"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "controller_axi_gpio_0_0",
        "xci_path": "ip/controller_axi_gpio_0_0/controller_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "0"
          },
          "C_GPIO_WIDTH": {
            "value": "13"
          },
          "C_INTERRUPT_PRESENT": {
            "value": "0"
          },
          "C_IS_DUAL": {
            "value": "0"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uartlite": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "35",
        "xci_name": "controller_axi_uartlite_0_0",
        "xci_path": "ip/controller_axi_uartlite_0_0/controller_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "C_S_AXI_ACLK_FREQ_HZ_d": {
            "value": "300"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "rs232_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/controller_axi_mem_intercon_0/controller_axi_mem_intercon_0.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "controller_axi_mem_intercon_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "controller_clk_wiz_0_0_clk_out1",
                "value_src": "undefined"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "controller_clk_wiz_0_0_clk_out1",
                "value_src": "undefined"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "controller_xbar_0",
            "xci_path": "ip/controller_xbar_0/controller_xbar_0.xci",
            "inst_hier_path": "axi_mem_intercon/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlslice_12_12": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "controller_xlslice_0_0",
        "xci_path": "ip/controller_xlslice_0_0/controller_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_12_12",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlslice_11_8": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "controller_xlslice_0_1",
        "xci_path": "ip/controller_xlslice_0_1/controller_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_11_8",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlslice_3_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "controller_xlslice_0_2",
        "xci_path": "ip/controller_xlslice_0_2/controller_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_3_0",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlslice_7_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "controller_xlslice_0_3",
        "xci_path": "ip/controller_xlslice_0_3/controller_xlslice_0_3.xci",
        "inst_hier_path": "xlslice_7_4",
        "parameters": {
          "DIN_FROM": {
            "value": "7"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "controller_xlconcat_0_0",
        "xci_path": "ip/controller_xlconcat_0_0/controller_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat",
        "parameters": {
          "IN4_WIDTH": {
            "value": "9"
          },
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "controller_xlconstant_0_0",
        "xci_path": "ip/controller_xlconstant_0_0/controller_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "9"
          }
        }
      }
    },
    "interface_nets": {
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "axi_uartlite/S_AXI"
        ]
      },
      "axi_mem_intercon_M01_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M01_AXI",
          "axi_gpio/S_AXI"
        ]
      },
      "axi_mem_intercon_M02_AXI": {
        "interface_ports": [
          "CDMA_MATRIX_M_AXI_CTRL",
          "axi_mem_intercon/M02_AXI"
        ]
      },
      "axi_mem_intercon_M03_AXI": {
        "interface_ports": [
          "CDMA_VECTOR_M_AXI_CTRL",
          "axi_mem_intercon/M03_AXI"
        ]
      },
      "axi_mem_intercon_M04_AXI": {
        "interface_ports": [
          "C0_DDR4_M_AXI_CTRL",
          "axi_mem_intercon/M04_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "UART",
          "axi_uartlite/UART"
        ]
      },
      "microblaze_riscv_0_debug": {
        "interface_ports": [
          "microblaze_debug_module/MBDEBUG_0",
          "microblaze_riscv/DEBUG"
        ]
      },
      "microblaze_riscv_0_dlmb_1": {
        "interface_ports": [
          "microblaze_riscv/DLMB",
          "microblaze_riscv_local_memory/DLMB"
        ]
      },
      "microblaze_riscv_0_ilmb_1": {
        "interface_ports": [
          "microblaze_riscv/ILMB",
          "microblaze_riscv_local_memory/ILMB"
        ]
      },
      "microblaze_riscv_M_AXI_DP": {
        "interface_ports": [
          "microblaze_riscv/M_AXI_DP",
          "axi_mem_intercon/S00_AXI"
        ]
      }
    },
    "nets": {
      "In0_0_1": {
        "ports": [
          "ddr4_sdram_c0_init_calib_complete",
          "xlconcat/In0"
        ]
      },
      "In1_0_1": {
        "ports": [
          "ddr4_sdram_c0_interrupt",
          "xlconcat/In1"
        ]
      },
      "In2_0_1": {
        "ports": [
          "cdma_vector_introut",
          "xlconcat/In2"
        ]
      },
      "In3_0_1": {
        "ports": [
          "cdma_matrix_introut",
          "xlconcat/In3"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio/gpio_io_o",
          "xlslice_3_0/Din",
          "xlslice_11_8/Din",
          "xlslice_12_12/Din",
          "xlslice_7_4/Din"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "microblaze_debug_module/Debug_SYS_Rst",
          "rst_clk/mb_debug_sys_rst"
        ]
      },
      "microblaze_riscv_0_Clk": {
        "ports": [
          "clk",
          "microblaze_riscv/Clk",
          "microblaze_riscv_local_memory/Clk",
          "rst_clk/slowest_sync_clk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_gpio/s_axi_aclk",
          "axi_mem_intercon/M01_ACLK",
          "axi_uartlite/s_axi_aclk",
          "axi_mem_intercon/M04_ACLK",
          "axi_mem_intercon/M03_ACLK",
          "axi_mem_intercon/M02_ACLK"
        ]
      },
      "rst_Clk_100M_bus_struct_reset": {
        "ports": [
          "rst_clk/bus_struct_reset",
          "microblaze_riscv_local_memory/SYS_Rst"
        ]
      },
      "rst_Clk_100M_mb_reset": {
        "ports": [
          "rst_clk/mb_reset",
          "microblaze_riscv/Reset"
        ]
      },
      "rst_clk_interconnect_aresetn": {
        "ports": [
          "rst_clk/interconnect_aresetn",
          "interconnect_aresetn"
        ]
      },
      "rst_clk_peripheral_aresetn": {
        "ports": [
          "rst_clk/peripheral_aresetn",
          "peripheral_aresetn",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/ARESETN",
          "axi_gpio/s_axi_aresetn",
          "axi_mem_intercon/M01_ARESETN",
          "axi_uartlite/s_axi_aresetn",
          "axi_mem_intercon/M02_ARESETN",
          "axi_mem_intercon/M04_ARESETN",
          "axi_mem_intercon/M03_ARESETN"
        ]
      },
      "rst_n_1": {
        "ports": [
          "rst_n",
          "rst_clk/ext_reset_in"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat/dout",
          "axi_gpio/gpio_io_i"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xlconcat/In4"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_12_12/Dout",
          "start_matrix_mult_request"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_11_8/Dout",
          "src_vector_reg_addr"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_3_0/Dout",
          "dst_vector_reg_addr"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_7_4/Dout",
          "src_matrix_reg_addr"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "C0_DDR4_M_AXI_CTRL": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "CDMA_MATRIX_M_AXI_CTRL": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "CDMA_VECTOR_M_AXI_CTRL": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/microblaze_riscv": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_C0_DDR4_S_AXI_CTRL_Reg": {
                "address_block": "/C0_DDR4_M_AXI_CTRL/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_CDMA_MATRIX_S_AXI_CTRL_Reg": {
                "address_block": "/CDMA_MATRIX_M_AXI_CTRL/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_CDMA_VECTOR_S_AXI_CTRL_Reg": {
                "address_block": "/CDMA_VECTOR_M_AXI_CTRL/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_riscv_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}