

================================================================
== Vivado HLS Report for 'poly_Sq_tobytes'
================================================================
* Date:           Sun Aug 23 22:38:15 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.327|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2194|  2194|  2194|  2194|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2175|  2175|        25|          -|          -|    87|    no    |
        | + Loop 1.1  |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2     |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3     |     4|     4|         1|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	12  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
	13  / (!exitcond1)
	14  / (exitcond1)
13 --> 
	12  / true
14 --> 
	15  / (exitcond)
	14  / (!exitcond)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t = alloca [8 x i16], align 16" [packq.c:6]   --->   Operation 19 'alloca' 't' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i16]* %t, i64 0, i64 0" [packq.c:13]   --->   Operation 20 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 1" [packq.c:14]   --->   Operation 21 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 2" [packq.c:16]   --->   Operation 22 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 3" [packq.c:17]   --->   Operation 23 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 4" [packq.c:19]   --->   Operation 24 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 5" [packq.c:21]   --->   Operation 25 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 6" [packq.c:22]   --->   Operation 26 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 7" [packq.c:24]   --->   Operation 27 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "br label %1" [packq.c:8]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_96, %3 ]" [packq.c:8]   --->   Operation 29 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %next_mul, %3 ]"   --->   Operation 30 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "%next_mul = add i11 %phi_mul, 13"   --->   Operation 31 'add' 'next_mul' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%exitcond3 = icmp eq i7 %i, -41" [packq.c:8]   --->   Operation 32 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 87, i64 87, i64 87)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "%tmp_96 = add i7 %i, 1" [packq.c:8]   --->   Operation 34 'add' 'tmp_96' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %.preheader5.preheader" [packq.c:8]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i, i3 0)" [packq.c:11]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 37 'br' <Predicate = (!exitcond3)> <Delay = 1.35>
ST_2 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader4" [packq.c:28]   --->   Operation 38 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_3, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 39 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j_cast6 = zext i4 %j to i10" [packq.c:10]   --->   Operation 40 'zext' 'j_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [packq.c:10]   --->   Operation 41 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 42 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.49ns)   --->   "%j_3 = add i4 %j, 1" [packq.c:10]   --->   Operation 43 'add' 'j_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [packq.c:10]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.74ns)   --->   "%tmp_130 = add i10 %tmp, %j_cast6" [packq.c:11]   --->   Operation 45 'add' 'tmp_130' <Predicate = (!exitcond2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_131 = zext i10 %tmp_130 to i64" [packq.c:11]   --->   Operation 46 'zext' 'tmp_131' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_131" [packq.c:11]   --->   Operation 47 'getelementptr' 'a_coeffs_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [packq.c:11]   --->   Operation 48 'load' 'a_coeffs_load_2' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_3 : Operation 49 [2/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 49 'load' 't_load' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_3 : Operation 50 [2/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 50 'load' 't_load_1' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [packq.c:11]   --->   Operation 51 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_132 = zext i4 %j to i64" [packq.c:11]   --->   Operation 52 'zext' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_132" [packq.c:11]   --->   Operation 53 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load_2, i16* %t_addr_9, align 2" [packq.c:11]   --->   Operation 54 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 56 [1/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 56 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i16 %t_load to i8" [packq.c:13]   --->   Operation 57 'trunc' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_58 = zext i11 %phi_mul to i64" [packq.c:13]   --->   Operation 58 'zext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r_addr_26 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_58" [packq.c:13]   --->   Operation 59 'getelementptr' 'r_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.77ns)   --->   "store i8 %tmp_101, i8* %r_addr_26, align 1" [packq.c:13]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_5 : Operation 61 [1/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 61 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load, i32 8, i32 15)" [packq.c:13]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i16 %t_load_1 to i3" [packq.c:14]   --->   Operation 63 'trunc' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_108, i5 0)" [packq.c:14]   --->   Operation 64 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.80ns)   --->   "%tmp_64 = or i8 %tmp_85, %tmp_s" [packq.c:14]   --->   Operation 65 'or' 'tmp_64' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "%tmp_65 = add i11 1, %phi_mul" [packq.c:14]   --->   Operation 66 'add' 'tmp_65' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_66 = zext i11 %tmp_65 to i64" [packq.c:14]   --->   Operation 67 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_addr_27 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_66" [packq.c:14]   --->   Operation 68 'getelementptr' 'r_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.77ns)   --->   "store i8 %tmp_64, i8* %r_addr_27, align 1" [packq.c:14]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_1, i32 3, i32 10)" [packq.c:15]   --->   Operation 70 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:16]   --->   Operation 71 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_100 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %t_load_1, i32 11, i32 15)" [packq.c:14]   --->   Operation 72 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "%tmp_69 = add i11 2, %phi_mul" [packq.c:15]   --->   Operation 73 'add' 'tmp_69' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_70 = zext i11 %tmp_69 to i64" [packq.c:15]   --->   Operation 74 'zext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%r_addr_28 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_70" [packq.c:15]   --->   Operation 75 'getelementptr' 'r_addr_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.77ns)   --->   "store i8 %tmp_68, i8* %r_addr_28, align 1" [packq.c:15]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_6 : Operation 77 [1/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:16]   --->   Operation 77 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i16 %t_load_2 to i3" [packq.c:16]   --->   Operation 78 'trunc' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_102 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_110, i2 0)" [packq.c:16]   --->   Operation 79 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.79ns)   --->   "%tmp_103 = or i5 %tmp_102, %tmp_100" [packq.c:16]   --->   Operation 80 'or' 'tmp_103' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_107 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %t_load_2, i32 3, i32 5)" [packq.c:16]   --->   Operation 81 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_107, i5 %tmp_103)" [packq.c:16]   --->   Operation 82 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.76ns)   --->   "%tmp_76 = add i11 3, %phi_mul" [packq.c:16]   --->   Operation 83 'add' 'tmp_76' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_77 = zext i11 %tmp_76 to i64" [packq.c:16]   --->   Operation 84 'zext' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%r_addr_29 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_77" [packq.c:16]   --->   Operation 85 'getelementptr' 'r_addr_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.77ns)   --->   "store i8 %tmp_75, i8* %r_addr_29, align 1" [packq.c:16]   --->   Operation 86 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_6 : Operation 87 [2/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 87 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_2, i32 6, i32 13)" [packq.c:16]   --->   Operation 88 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.32>
ST_7 : Operation 89 [1/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 89 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_119 = trunc i16 %t_load_3 to i1" [packq.c:17]   --->   Operation 90 'trunc' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_119, i7 0)" [packq.c:17]   --->   Operation 91 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.80ns)   --->   "%tmp_82 = or i8 %tmp_90, %tmp_89" [packq.c:17]   --->   Operation 92 'or' 'tmp_82' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.76ns)   --->   "%tmp_83 = add i11 4, %phi_mul" [packq.c:17]   --->   Operation 93 'add' 'tmp_83' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_84 = zext i11 %tmp_83 to i64" [packq.c:17]   --->   Operation 94 'zext' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%r_addr_30 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_84" [packq.c:17]   --->   Operation 95 'getelementptr' 'r_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.77ns)   --->   "store i8 %tmp_82, i8* %r_addr_30, align 1" [packq.c:17]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_3, i32 1, i32 8)" [packq.c:18]   --->   Operation 97 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.76ns)   --->   "%tmp_87 = add i11 5, %phi_mul" [packq.c:18]   --->   Operation 98 'add' 'tmp_87' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_88 = zext i11 %tmp_87 to i64" [packq.c:18]   --->   Operation 99 'zext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%r_addr_31 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_88" [packq.c:18]   --->   Operation 100 'getelementptr' 'r_addr_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.77ns)   --->   "store i8 %tmp_86, i8* %r_addr_31, align 1" [packq.c:18]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_7 : Operation 102 [2/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:19]   --->   Operation 102 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_109 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %t_load_3, i32 9, i32 15)" [packq.c:17]   --->   Operation 103 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.32>
ST_8 : Operation 104 [1/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:19]   --->   Operation 104 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i16 %t_load_4 to i3" [packq.c:19]   --->   Operation 105 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_114 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_121, i4 0)" [packq.c:19]   --->   Operation 106 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.80ns)   --->   "%tmp_118 = or i7 %tmp_114, %tmp_109" [packq.c:19]   --->   Operation 107 'or' 'tmp_118' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_load_4, i32 3)" [packq.c:19]   --->   Operation 108 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_129, i7 %tmp_118)" [packq.c:19]   --->   Operation 109 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (1.76ns)   --->   "%tmp_92 = add i11 6, %phi_mul" [packq.c:19]   --->   Operation 110 'add' 'tmp_92' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_93 = zext i11 %tmp_92 to i64" [packq.c:19]   --->   Operation 111 'zext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%r_addr_32 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_93" [packq.c:19]   --->   Operation 112 'getelementptr' 'r_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.77ns)   --->   "store i8 %tmp_91, i8* %r_addr_32, align 1" [packq.c:19]   --->   Operation 113 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_4, i32 4, i32 11)" [packq.c:20]   --->   Operation 114 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.76ns)   --->   "%tmp_95 = add i11 7, %phi_mul" [packq.c:20]   --->   Operation 115 'add' 'tmp_95' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_97 = zext i11 %tmp_95 to i64" [packq.c:20]   --->   Operation 116 'zext' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%r_addr_33 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_97" [packq.c:20]   --->   Operation 117 'getelementptr' 'r_addr_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (2.77ns)   --->   "store i8 %tmp_94, i8* %r_addr_33, align 1" [packq.c:20]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_8 : Operation 119 [2/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:21]   --->   Operation 119 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_120 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %t_load_4, i32 12, i32 15)" [packq.c:19]   --->   Operation 120 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.32>
ST_9 : Operation 121 [1/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:21]   --->   Operation 121 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i16 %t_load_5 to i3" [packq.c:21]   --->   Operation 122 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_125 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_135, i1 false)" [packq.c:21]   --->   Operation 123 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.79ns)   --->   "%tmp_133 = or i4 %tmp_125, %tmp_120" [packq.c:21]   --->   Operation 124 'or' 'tmp_133' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_134 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %t_load_5, i32 3, i32 6)" [packq.c:21]   --->   Operation 125 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_134, i4 %tmp_133)" [packq.c:21]   --->   Operation 126 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.76ns)   --->   "%tmp_99 = add i11 8, %phi_mul" [packq.c:21]   --->   Operation 127 'add' 'tmp_99' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_104 = zext i11 %tmp_99 to i64" [packq.c:21]   --->   Operation 128 'zext' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%r_addr_34 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_104" [packq.c:21]   --->   Operation 129 'getelementptr' 'r_addr_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (2.77ns)   --->   "store i8 %tmp_98, i8* %r_addr_34, align 1" [packq.c:21]   --->   Operation 130 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_9 : Operation 131 [2/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:22]   --->   Operation 131 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_5, i32 7, i32 14)" [packq.c:21]   --->   Operation 132 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 5.32>
ST_10 : Operation 133 [1/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:22]   --->   Operation 133 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i16 %t_load_6 to i2" [packq.c:22]   --->   Operation 134 'trunc' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_136, i6 0)" [packq.c:22]   --->   Operation 135 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.80ns)   --->   "%tmp_111 = or i8 %tmp_106, %tmp_105" [packq.c:22]   --->   Operation 136 'or' 'tmp_111' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (1.76ns)   --->   "%tmp_112 = add i11 9, %phi_mul" [packq.c:22]   --->   Operation 137 'add' 'tmp_112' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_113 = zext i11 %tmp_112 to i64" [packq.c:22]   --->   Operation 138 'zext' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%r_addr_35 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_113" [packq.c:22]   --->   Operation 139 'getelementptr' 'r_addr_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (2.77ns)   --->   "store i8 %tmp_111, i8* %r_addr_35, align 1" [packq.c:22]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_6, i32 2, i32 9)" [packq.c:23]   --->   Operation 141 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.76ns)   --->   "%tmp_116 = add i11 10, %phi_mul" [packq.c:23]   --->   Operation 142 'add' 'tmp_116' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_117 = zext i11 %tmp_116 to i64" [packq.c:23]   --->   Operation 143 'zext' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%r_addr_36 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_117" [packq.c:23]   --->   Operation 144 'getelementptr' 'r_addr_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (2.77ns)   --->   "store i8 %tmp_115, i8* %r_addr_36, align 1" [packq.c:23]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_10 : Operation 146 [2/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:24]   --->   Operation 146 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_138 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_6, i32 10, i32 15)" [packq.c:22]   --->   Operation 147 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 5.31>
ST_11 : Operation 148 [1/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:24]   --->   Operation 148 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i16 %t_load_7 to i3" [packq.c:24]   --->   Operation 149 'trunc' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_140 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_146, i3 0)" [packq.c:24]   --->   Operation 150 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.78ns)   --->   "%tmp_142 = or i6 %tmp_140, %tmp_138" [packq.c:24]   --->   Operation 151 'or' 'tmp_142' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_145 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_7, i32 3, i32 4)" [packq.c:24]   --->   Operation 152 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_145, i6 %tmp_142)" [packq.c:24]   --->   Operation 153 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.76ns)   --->   "%tmp_123 = add i11 11, %phi_mul" [packq.c:24]   --->   Operation 154 'add' 'tmp_123' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_124 = zext i11 %tmp_123 to i64" [packq.c:24]   --->   Operation 155 'zext' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%r_addr_37 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_124" [packq.c:24]   --->   Operation 156 'getelementptr' 'r_addr_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (2.77ns)   --->   "store i8 %tmp_122, i8* %r_addr_37, align 1" [packq.c:24]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_7, i32 5, i32 12)" [packq.c:25]   --->   Operation 158 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.76ns)   --->   "%tmp_127 = add i11 12, %phi_mul" [packq.c:25]   --->   Operation 159 'add' 'tmp_127' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_128 = zext i11 %tmp_127 to i64" [packq.c:25]   --->   Operation 160 'zext' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%r_addr_38 = getelementptr [1138 x i8]* %r, i64 0, i64 %tmp_128" [packq.c:25]   --->   Operation 161 'getelementptr' 'r_addr_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (2.77ns)   --->   "store i8 %tmp_126, i8* %r_addr_38, align 1" [packq.c:25]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "br label %1" [packq.c:8]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.77>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %tmp_55, %4 ], [ 0, %.preheader4.preheader ]" [packq.c:28]   --->   Operation 164 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.00ns)   --->   "%exitcond1 = icmp eq i3 %j_1, -4" [packq.c:28]   --->   Operation 165 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 166 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (1.34ns)   --->   "%tmp_55 = add i3 %j_1, 1" [packq.c:28]   --->   Operation 167 'add' 'tmp_55' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %4" [packq.c:28]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 -41, i3 %j_1)" [packq.c:29]   --->   Operation 169 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_53 = zext i10 %tmp_10 to i64" [packq.c:29]   --->   Operation 170 'zext' 'tmp_53' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [701 x i16]* %a_coeffs, i64 0, i64 %tmp_53" [packq.c:29]   --->   Operation 171 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 172 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:29]   --->   Operation 172 'load' 'a_coeffs_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_12 : Operation 173 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:30]   --->   Operation 173 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 13 <SV = 3> <Delay = 4.52>
ST_13 : Operation 174 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:29]   --->   Operation 174 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_54 = zext i3 %j_1 to i64" [packq.c:29]   --->   Operation 175 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_54" [packq.c:29]   --->   Operation 176 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load, i16* %t_addr_8, align 2" [packq.c:29]   --->   Operation 177 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader4" [packq.c:28]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 1.75>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%j_2 = phi i4 [ %j_4, %5 ], [ 4, %.preheader.preheader ]"   --->   Operation 179 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i4 %j_2, -8" [packq.c:30]   --->   Operation 180 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 181 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [packq.c:30]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_157 = zext i4 %j_2 to i64" [packq.c:31]   --->   Operation 183 'zext' 'tmp_157' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_157" [packq.c:31]   --->   Operation 184 'getelementptr' 't_addr_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (1.75ns)   --->   "store i16 0, i16* %t_addr_10, align 2" [packq.c:31]   --->   Operation 185 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_14 : Operation 186 [1/1] (1.49ns)   --->   "%j_4 = add i4 %j_2, 1" [packq.c:30]   --->   Operation 186 'add' 'j_4' <Predicate = (!exitcond)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:30]   --->   Operation 187 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 188 [2/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:41]   --->   Operation 188 'load' 't_load_8' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_14 : Operation 189 [2/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:41]   --->   Operation 189 'load' 't_load_9' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>

State 15 <SV = 4> <Delay = 5.32>
ST_15 : Operation 190 [1/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:41]   --->   Operation 190 'load' 't_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_15 : Operation 191 [1/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:41]   --->   Operation 191 'load' 't_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i16 %t_load_9 to i3" [packq.c:41]   --->   Operation 192 'trunc' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_147 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %t_load_8, i32 9, i32 15)" [packq.c:41]   --->   Operation 193 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_148 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_153, i4 0)" [packq.c:41]   --->   Operation 194 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.80ns)   --->   "%tmp_150 = or i7 %tmp_148, %tmp_147" [packq.c:41]   --->   Operation 195 'or' 'tmp_150' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_load_9, i32 3)" [packq.c:41]   --->   Operation 196 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_156, i7 %tmp_150)" [packq.c:41]   --->   Operation 197 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [1138 x i8]* %r, i64 0, i64 1137" [packq.c:41]   --->   Operation 198 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (2.77ns)   --->   "store i8 %tmp_137, i8* %r_addr, align 1" [packq.c:41]   --->   Operation 199 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_8, i32 1, i32 8)" [packq.c:42]   --->   Operation 200 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%r_addr_20 = getelementptr [1138 x i8]* %r, i64 0, i64 1136" [packq.c:42]   --->   Operation 201 'getelementptr' 'r_addr_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (2.77ns)   --->   "store i8 %tmp_139, i8* %r_addr_20, align 1" [packq.c:42]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_15 : Operation 203 [2/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:43]   --->   Operation 203 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i16 %t_load_8 to i1" [packq.c:41]   --->   Operation 204 'trunc' 'tmp_158' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 5.32>
ST_16 : Operation 205 [1/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:43]   --->   Operation 205 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_158, i7 0)" [packq.c:41]   --->   Operation 206 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_143 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_10, i32 6, i32 13)" [packq.c:43]   --->   Operation 207 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.80ns)   --->   "%tmp_144 = or i8 %tmp_143, %tmp_141" [packq.c:43]   --->   Operation 208 'or' 'tmp_144' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%r_addr_21 = getelementptr [1138 x i8]* %r, i64 0, i64 1135" [packq.c:43]   --->   Operation 209 'getelementptr' 'r_addr_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (2.77ns)   --->   "store i8 %tmp_144, i8* %r_addr_21, align 1" [packq.c:43]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_16 : Operation 211 [2/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:46]   --->   Operation 211 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i16 %t_load_10 to i3" [packq.c:43]   --->   Operation 212 'trunc' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_163 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %t_load_10, i32 3, i32 5)" [packq.c:43]   --->   Operation 213 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 5.32>
ST_17 : Operation 214 [1/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:46]   --->   Operation 214 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_160 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %t_load_11, i32 11, i32 15)" [packq.c:46]   --->   Operation 215 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_161 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_159, i2 0)" [packq.c:43]   --->   Operation 216 'bitconcatenate' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.79ns)   --->   "%tmp_162 = or i5 %tmp_161, %tmp_160" [packq.c:43]   --->   Operation 217 'or' 'tmp_162' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_149 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_163, i5 %tmp_162)" [packq.c:46]   --->   Operation 218 'bitconcatenate' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%r_addr_22 = getelementptr [1138 x i8]* %r, i64 0, i64 1134" [packq.c:46]   --->   Operation 219 'getelementptr' 'r_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (2.77ns)   --->   "store i8 %tmp_149, i8* %r_addr_22, align 1" [packq.c:46]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_151 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_11, i32 3, i32 10)" [packq.c:47]   --->   Operation 221 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%r_addr_23 = getelementptr [1138 x i8]* %r, i64 0, i64 1133" [packq.c:47]   --->   Operation 222 'getelementptr' 'r_addr_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (2.77ns)   --->   "store i8 %tmp_151, i8* %r_addr_23, align 1" [packq.c:47]   --->   Operation 223 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_17 : Operation 224 [2/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:48]   --->   Operation 224 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i16 %t_load_11 to i3" [packq.c:46]   --->   Operation 225 'trunc' 'tmp_164' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 5.32>
ST_18 : Operation 226 [1/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:48]   --->   Operation 226 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_164, i5 0)" [packq.c:46]   --->   Operation 227 'bitconcatenate' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_154 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_12, i32 8, i32 15)" [packq.c:48]   --->   Operation 228 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.80ns)   --->   "%tmp_155 = or i8 %tmp_154, %tmp_152" [packq.c:48]   --->   Operation 229 'or' 'tmp_155' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%r_addr_24 = getelementptr [1138 x i8]* %r, i64 0, i64 1132" [packq.c:48]   --->   Operation 230 'getelementptr' 'r_addr_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (2.77ns)   --->   "store i8 %tmp_155, i8* %r_addr_24, align 1" [packq.c:48]   --->   Operation 231 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i16 %t_load_12 to i8" [packq.c:49]   --->   Operation 232 'trunc' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%r_addr_25 = getelementptr [1138 x i8]* %r, i64 0, i64 1131" [packq.c:49]   --->   Operation 233 'getelementptr' 'r_addr_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (2.77ns)   --->   "store i8 %tmp_165, i8* %r_addr_25, align 1" [packq.c:49]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1138> <RAM>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "ret void" [packq.c:51]   --->   Operation 235 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', packq.c:8) with incoming values : ('tmp_96', packq.c:8) [14]  (1.35 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [15]  (0 ns)
	'add' operation ('next_mul') [16]  (1.76 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packq.c:10) [25]  (0 ns)
	'add' operation ('tmp_130', packq.c:11) [32]  (1.75 ns)
	'getelementptr' operation ('a_coeffs_addr_2', packq.c:11) [34]  (0 ns)
	'load' operation ('a_coeffs_load_2', packq.c:11) on array 'a_coeffs' [35]  (2.77 ns)

 <State 4>: 4.53ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load_2', packq.c:11) on array 'a_coeffs' [35]  (2.77 ns)
	'store' operation (packq.c:11) of variable 'a_coeffs_load_2', packq.c:11 on array 't', packq.c:6 [38]  (1.75 ns)

 <State 5>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load', packq.c:13) on array 't', packq.c:6 [41]  (1.75 ns)
	'or' operation ('tmp_64', packq.c:14) [50]  (0.8 ns)
	'store' operation (packq.c:14) of variable 'tmp_64', packq.c:14 on array 'r' [54]  (2.77 ns)

 <State 6>: 5.32ns
The critical path consists of the following:
	'load' operation ('t_load_2', packq.c:16) on array 't', packq.c:6 [60]  (1.75 ns)
	'or' operation ('tmp_103', packq.c:16) [64]  (0.795 ns)
	'store' operation (packq.c:16) of variable 'tmp_75', packq.c:16 on array 'r' [70]  (2.77 ns)

 <State 7>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_3', packq.c:17) on array 't', packq.c:6 [71]  (1.75 ns)
	'or' operation ('tmp_82', packq.c:17) [75]  (0.8 ns)
	'store' operation (packq.c:17) of variable 'tmp_82', packq.c:17 on array 'r' [79]  (2.77 ns)

 <State 8>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_4', packq.c:19) on array 't', packq.c:6 [85]  (1.75 ns)
	'or' operation ('tmp_118', packq.c:19) [89]  (0.8 ns)
	'store' operation (packq.c:19) of variable 'tmp_91', packq.c:19 on array 'r' [95]  (2.77 ns)

 <State 9>: 5.32ns
The critical path consists of the following:
	'load' operation ('t_load_5', packq.c:21) on array 't', packq.c:6 [101]  (1.75 ns)
	'or' operation ('tmp_133', packq.c:21) [105]  (0.795 ns)
	'store' operation (packq.c:21) of variable 'tmp_98', packq.c:21 on array 'r' [111]  (2.77 ns)

 <State 10>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_6', packq.c:22) on array 't', packq.c:6 [112]  (1.75 ns)
	'or' operation ('tmp_111', packq.c:22) [116]  (0.8 ns)
	'store' operation (packq.c:22) of variable 'tmp_111', packq.c:22 on array 'r' [120]  (2.77 ns)

 <State 11>: 5.31ns
The critical path consists of the following:
	'load' operation ('t_load_7', packq.c:24) on array 't', packq.c:6 [126]  (1.75 ns)
	'or' operation ('tmp_142', packq.c:24) [130]  (0.788 ns)
	'store' operation (packq.c:24) of variable 'tmp_122', packq.c:24 on array 'r' [136]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'phi' operation ('j_1', packq.c:28) with incoming values : ('tmp_55', packq.c:28) [146]  (0 ns)
	'getelementptr' operation ('a_coeffs_addr', packq.c:29) [154]  (0 ns)
	'load' operation ('a_coeffs_load', packq.c:29) on array 'a_coeffs' [155]  (2.77 ns)

 <State 13>: 4.53ns
The critical path consists of the following:
	'load' operation ('a_coeffs_load', packq.c:29) on array 'a_coeffs' [155]  (2.77 ns)
	'store' operation (packq.c:29) of variable 'a_coeffs_load', packq.c:29 on array 't', packq.c:6 [158]  (1.75 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', packq.c:30) [163]  (0 ns)
	'getelementptr' operation ('t_addr_10', packq.c:31) [169]  (0 ns)
	'store' operation (packq.c:31) of constant 0 on array 't', packq.c:6 [170]  (1.75 ns)

 <State 15>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_8', packq.c:41) on array 't', packq.c:6 [174]  (1.75 ns)
	'or' operation ('tmp_150', packq.c:41) [179]  (0.8 ns)
	'store' operation (packq.c:41) of variable 'tmp_137', packq.c:41 on array 'r' [183]  (2.77 ns)

 <State 16>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_10', packq.c:43) on array 't', packq.c:6 [187]  (1.75 ns)
	'or' operation ('tmp_144', packq.c:43) [191]  (0.8 ns)
	'store' operation (packq.c:43) of variable 'tmp_144', packq.c:43 on array 'r' [193]  (2.77 ns)

 <State 17>: 5.32ns
The critical path consists of the following:
	'load' operation ('t_load_11', packq.c:46) on array 't', packq.c:6 [194]  (1.75 ns)
	'or' operation ('tmp_162', packq.c:43) [198]  (0.795 ns)
	'store' operation (packq.c:46) of variable 'tmp_149', packq.c:46 on array 'r' [202]  (2.77 ns)

 <State 18>: 5.33ns
The critical path consists of the following:
	'load' operation ('t_load_12', packq.c:48) on array 't', packq.c:6 [206]  (1.75 ns)
	'or' operation ('tmp_155', packq.c:48) [210]  (0.8 ns)
	'store' operation (packq.c:48) of variable 'tmp_155', packq.c:48 on array 'r' [212]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
