Analysis & Synthesis report for VGA
Mon Aug 31 14:25:16 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next
 11. State Machine - |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated
 17. Source assignments for DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated
 18. Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1
 19. Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2
 21. Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 31 14:25:15 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; VGA                                             ;
; Top-level Entity Name              ; DemoMux_LCD                                     ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 253                                             ;
;     Total combinational functions  ; 245                                             ;
;     Dedicated logic registers      ; 68                                              ;
; Total registers                    ; 68                                              ;
; Total pins                         ; 26                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 8,192                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DemoMux_LCD        ; VGA                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; MyDisplayLogic.vhd               ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/MyDisplayLogic.vhd         ;         ;
; nalepka64.vhd                    ; yes             ; User Wizard-Generated File             ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/nalepka64.vhd              ;         ;
; DemoMux_LCD.bdf                  ; yes             ; User Block Diagram/Schematic File      ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/DemoMux_LCD.bdf            ;         ;
; DisplayLogic2Mux_LCD.vhd         ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/DisplayLogic2Mux_LCD.vhd   ;         ;
; VideoMuxCalculate.vhd            ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/VideoMuxCalculate.vhd      ;         ;
; VideoMuxSwitch.vhd               ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/VideoMuxSwitch.vhd         ;         ;
; LCDRegPipeline.vhd               ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/LCDRegPipeline.vhd         ;         ;
; LCDRegDE2_115.vhd                ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/LCDRegDE2_115.vhd          ;         ;
; LCDgenerator.vhd                 ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/LCDgenerator.vhd           ;         ;
; LCD_altpll.vhd                   ; yes             ; User Wizard-Generated File             ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/LCD_altpll.vhd             ;         ;
; VGApackage.vhd                   ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/VGApackage.vhd             ;         ;
; LCDpackage.vhd                   ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/LCDpackage.vhd             ;         ;
; MUXpackage.vhd                   ; yes             ; User VHDL File                         ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/MUXpackage.vhd             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_osb1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/db/altsyncram_osb1.tdf     ;         ;
; nalepka64.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/nalepka64.mif              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/lcd_altpll_altpll.v           ; yes             ; Auto-Generated Megafunction            ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/db/lcd_altpll_altpll.v     ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 253                                                                                                         ;
;                                             ;                                                                                                             ;
; Total combinational functions               ; 245                                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                                             ;
;     -- 4 input functions                    ; 72                                                                                                          ;
;     -- 3 input functions                    ; 73                                                                                                          ;
;     -- <=2 input functions                  ; 100                                                                                                         ;
;                                             ;                                                                                                             ;
; Logic elements by mode                      ;                                                                                                             ;
;     -- normal mode                          ; 151                                                                                                         ;
;     -- arithmetic mode                      ; 94                                                                                                          ;
;                                             ;                                                                                                             ;
; Total registers                             ; 68                                                                                                          ;
;     -- Dedicated logic registers            ; 68                                                                                                          ;
;     -- I/O registers                        ; 0                                                                                                           ;
;                                             ;                                                                                                             ;
; I/O pins                                    ; 26                                                                                                          ;
; Total memory bits                           ; 8192                                                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                           ;
; Total PLLs                                  ; 1                                                                                                           ;
;     -- PLLs                                 ; 1                                                                                                           ;
;                                             ;                                                                                                             ;
; Maximum fan-out node                        ; LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component|LCD_altpll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 73                                                                                                          ;
; Total fan-out                               ; 931                                                                                                         ;
; Average fan-out                             ; 2.53                                                                                                        ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DemoMux_LCD                                    ; 245 (1)           ; 68 (0)       ; 8192        ; 0            ; 0       ; 0         ; 26   ; 0            ; |DemoMux_LCD                                                                                                                                     ; work         ;
;    |DisplayLogic2Mux_LCD:instDL2M|              ; 163 (0)           ; 15 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M                                                                                                       ; work         ;
;       |LCDRegPipeline:iPipeLine|                ; 1 (1)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine                                                                              ; work         ;
;       |MyDisplayLogic:iDL1|                     ; 162 (162)         ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1                                                                                   ; work         ;
;          |nalepka64:rom_inst|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_osb1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated ; work         ;
;    |LCDRegDE2_115:instLRD|                      ; 14 (14)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|LCDRegDE2_115:instLRD                                                                                                               ; work         ;
;    |LCDgenerator:inst|                          ; 67 (66)           ; 33 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|LCDgenerator:inst                                                                                                                   ; work         ;
;       |LCD_altpll:ipll|                         ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|LCDgenerator:inst|LCD_altpll:ipll                                                                                                   ; work         ;
;          |altpll:altpll_component|              ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component                                                                           ; work         ;
;             |LCD_altpll_altpll:auto_generated|  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DemoMux_LCD|LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component|LCD_altpll_altpll:auto_generated                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 2            ; --           ; --           ; 8192 ; nalepka64.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |DemoMux_LCD|LCDgenerator:inst|LCD_altpll:ipll                                    ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/LCD_altpll.vhd ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/nalepka64.vhd  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst ; C:/LSP/LSPVGA_LCD_Mux_V20/LSPVGA_LCD_Mux_V20/nalepka64.vhd  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next                                                                         ;
+-----------------------------+-----------------------------+----------------------------+-----------------------------+--------------------------+----------------------------+
; Name                        ; \fsm:state_next.STATE_WAIT2 ; \fsm:state_next.STATE_DOWN ; \fsm:state_next.STATE_WAIT1 ; \fsm:state_next.STATE_UP ; \fsm:state_next.STATE_INIT ;
+-----------------------------+-----------------------------+----------------------------+-----------------------------+--------------------------+----------------------------+
; \fsm:state_next.STATE_INIT  ; 0                           ; 0                          ; 0                           ; 0                        ; 0                          ;
; \fsm:state_next.STATE_UP    ; 0                           ; 0                          ; 0                           ; 1                        ; 1                          ;
; \fsm:state_next.STATE_WAIT1 ; 0                           ; 0                          ; 1                           ; 0                        ; 1                          ;
; \fsm:state_next.STATE_DOWN  ; 0                           ; 1                          ; 0                           ; 0                        ; 1                          ;
; \fsm:state_next.STATE_WAIT2 ; 1                           ; 0                          ; 0                           ; 0                        ; 1                          ;
+-----------------------------+-----------------------------+----------------------------+-----------------------------+--------------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state                                                ;
+------------------------+------------------------+-----------------------+------------------------+---------------------+-----------------------+
; Name                   ; \fsm:state.STATE_WAIT2 ; \fsm:state.STATE_DOWN ; \fsm:state.STATE_WAIT1 ; \fsm:state.STATE_UP ; \fsm:state.STATE_INIT ;
+------------------------+------------------------+-----------------------+------------------------+---------------------+-----------------------+
; \fsm:state.STATE_INIT  ; 0                      ; 0                     ; 0                      ; 0                   ; 0                     ;
; \fsm:state.STATE_UP    ; 0                      ; 0                     ; 0                      ; 1                   ; 1                     ;
; \fsm:state.STATE_WAIT1 ; 0                      ; 0                     ; 1                      ; 0                   ; 1                     ;
; \fsm:state.STATE_DOWN  ; 0                      ; 1                     ; 0                      ; 0                   ; 1                     ;
; \fsm:state.STATE_WAIT2 ; 1                      ; 0                     ; 0                      ; 0                   ; 1                     ;
+------------------------+------------------------+-----------------------+------------------------+---------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal                                                           ;
+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; LCDgenerator:inst|vertical[0]                                                       ; Merged with LCDgenerator:inst|yrow[0]                                        ;
; LCDgenerator:inst|vertical[1]                                                       ; Merged with LCDgenerator:inst|yrow[1]                                        ;
; LCDgenerator:inst|vertical[2]                                                       ; Merged with LCDgenerator:inst|yrow[2]                                        ;
; LCDgenerator:inst|vertical[3]                                                       ; Merged with LCDgenerator:inst|yrow[3]                                        ;
; LCDgenerator:inst|vertical[4]                                                       ; Merged with LCDgenerator:inst|yrow[4]                                        ;
; LCDgenerator:inst|vertical[5]                                                       ; Merged with LCDgenerator:inst|yrow[5]                                        ;
; LCDgenerator:inst|vertical[6]                                                       ; Merged with LCDgenerator:inst|yrow[6]                                        ;
; LCDgenerator:inst|vertical[7]                                                       ; Merged with LCDgenerator:inst|yrow[7]                                        ;
; LCDgenerator:inst|vertical[8]                                                       ; Merged with LCDgenerator:inst|yrow[8]                                        ;
; LCDgenerator:inst|vertical[9]                                                       ; Merged with LCDgenerator:inst|yrow[9]                                        ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[6]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[6]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[2] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[2]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[2] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[3]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[3] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[4]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[4] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[5] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[6]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[6] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[7]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[7] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[2] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[3] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[5]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[4,5]                  ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[6]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[6]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[4]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[2] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[2,4]                  ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[2] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[3]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[3] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[5]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[5] ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[7]                    ; Merged with DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[7] ;
; LCDgenerator:inst|HS_N                                                              ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\divXorStep:cntr[0..5]      ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|even_odd                    ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|Effect                      ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|switch_counter[0..15]       ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_INIT       ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_UP         ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_WAIT1      ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_DOWN       ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_WAIT2      ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:wait_counter[3..7]     ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[2..15]        ; Lost fanout                                                                  ;
; LCDgenerator:inst|VS_N                                                              ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:wait_counter[0..2]     ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[0,1]          ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_INIT  ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_UP    ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_WAIT1 ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_DOWN  ; Lost fanout                                                                  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_WAIT2 ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 93                                              ;                                                                              ;
+-------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                               ;
+--------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal ; Registers Removed due to This Register                                              ;
+--------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------+
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[15]      ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[4],           ;
;                                                                                ;                    ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[3],           ;
;                                                                                ;                    ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[2],           ;
;                                                                                ;                    ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[0],           ;
;                                                                                ;                    ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[1]            ;
; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]           ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|Effect                      ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\divXorStep:cntr[5]    ; Lost Fanouts       ; LCDgenerator:inst|VS_N                                                              ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_INIT  ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_INIT  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_UP    ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_UP    ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_WAIT1 ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_WAIT1 ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_DOWN  ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_DOWN  ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state.STATE_WAIT2 ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_WAIT2 ;
; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[14]      ; Lost Fanouts       ; DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[5]            ;
+--------------------------------------------------------------------------------+--------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[3]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4]                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[3]                    ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:vcounter[13]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:wait_counter[2]        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|Mux6                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DemoMux_LCD|LCDgenerator:inst|vertical                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_WAIT2 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DemoMux_LCD|DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc|\fsm:state_next.STATE_DOWN  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; xreverse       ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                               ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; nalepka64.mif        ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_osb1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; xreverse       ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                               ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; nalepka64.mif        ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_osb1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------------------------+
; Parameter Name                ; Value                        ; Type                                    ;
+-------------------------------+------------------------------+-----------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                 ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=LCD_altpll ; Untyped                                 ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                 ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                 ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                 ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                 ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                 ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                 ;
; LOCK_HIGH                     ; 1                            ; Untyped                                 ;
; LOCK_LOW                      ; 1                            ; Untyped                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                 ;
; SKIP_VCO                      ; OFF                          ; Untyped                                 ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                 ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                 ;
; BANDWIDTH                     ; 0                            ; Untyped                                 ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                 ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                 ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                 ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                 ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                 ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                 ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                 ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                 ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                 ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                 ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                 ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                 ;
; CLK0_MULTIPLY_BY              ; 3979                         ; Signed Integer                          ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                 ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                 ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                 ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                 ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                 ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                 ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                 ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                 ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                 ;
; CLK0_DIVIDE_BY                ; 5000                         ; Signed Integer                          ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                 ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                 ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                 ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                 ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                 ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                 ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                 ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                 ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                 ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                 ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                 ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                 ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                 ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                 ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                 ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                 ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                 ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                 ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                 ;
; VCO_MIN                       ; 0                            ; Untyped                                 ;
; VCO_MAX                       ; 0                            ; Untyped                                 ;
; VCO_CENTER                    ; 0                            ; Untyped                                 ;
; PFD_MIN                       ; 0                            ; Untyped                                 ;
; PFD_MAX                       ; 0                            ; Untyped                                 ;
; M_INITIAL                     ; 0                            ; Untyped                                 ;
; M                             ; 0                            ; Untyped                                 ;
; N                             ; 1                            ; Untyped                                 ;
; M2                            ; 1                            ; Untyped                                 ;
; N2                            ; 1                            ; Untyped                                 ;
; SS                            ; 1                            ; Untyped                                 ;
; C0_HIGH                       ; 0                            ; Untyped                                 ;
; C1_HIGH                       ; 0                            ; Untyped                                 ;
; C2_HIGH                       ; 0                            ; Untyped                                 ;
; C3_HIGH                       ; 0                            ; Untyped                                 ;
; C4_HIGH                       ; 0                            ; Untyped                                 ;
; C5_HIGH                       ; 0                            ; Untyped                                 ;
; C6_HIGH                       ; 0                            ; Untyped                                 ;
; C7_HIGH                       ; 0                            ; Untyped                                 ;
; C8_HIGH                       ; 0                            ; Untyped                                 ;
; C9_HIGH                       ; 0                            ; Untyped                                 ;
; C0_LOW                        ; 0                            ; Untyped                                 ;
; C1_LOW                        ; 0                            ; Untyped                                 ;
; C2_LOW                        ; 0                            ; Untyped                                 ;
; C3_LOW                        ; 0                            ; Untyped                                 ;
; C4_LOW                        ; 0                            ; Untyped                                 ;
; C5_LOW                        ; 0                            ; Untyped                                 ;
; C6_LOW                        ; 0                            ; Untyped                                 ;
; C7_LOW                        ; 0                            ; Untyped                                 ;
; C8_LOW                        ; 0                            ; Untyped                                 ;
; C9_LOW                        ; 0                            ; Untyped                                 ;
; C0_INITIAL                    ; 0                            ; Untyped                                 ;
; C1_INITIAL                    ; 0                            ; Untyped                                 ;
; C2_INITIAL                    ; 0                            ; Untyped                                 ;
; C3_INITIAL                    ; 0                            ; Untyped                                 ;
; C4_INITIAL                    ; 0                            ; Untyped                                 ;
; C5_INITIAL                    ; 0                            ; Untyped                                 ;
; C6_INITIAL                    ; 0                            ; Untyped                                 ;
; C7_INITIAL                    ; 0                            ; Untyped                                 ;
; C8_INITIAL                    ; 0                            ; Untyped                                 ;
; C9_INITIAL                    ; 0                            ; Untyped                                 ;
; C0_MODE                       ; BYPASS                       ; Untyped                                 ;
; C1_MODE                       ; BYPASS                       ; Untyped                                 ;
; C2_MODE                       ; BYPASS                       ; Untyped                                 ;
; C3_MODE                       ; BYPASS                       ; Untyped                                 ;
; C4_MODE                       ; BYPASS                       ; Untyped                                 ;
; C5_MODE                       ; BYPASS                       ; Untyped                                 ;
; C6_MODE                       ; BYPASS                       ; Untyped                                 ;
; C7_MODE                       ; BYPASS                       ; Untyped                                 ;
; C8_MODE                       ; BYPASS                       ; Untyped                                 ;
; C9_MODE                       ; BYPASS                       ; Untyped                                 ;
; C0_PH                         ; 0                            ; Untyped                                 ;
; C1_PH                         ; 0                            ; Untyped                                 ;
; C2_PH                         ; 0                            ; Untyped                                 ;
; C3_PH                         ; 0                            ; Untyped                                 ;
; C4_PH                         ; 0                            ; Untyped                                 ;
; C5_PH                         ; 0                            ; Untyped                                 ;
; C6_PH                         ; 0                            ; Untyped                                 ;
; C7_PH                         ; 0                            ; Untyped                                 ;
; C8_PH                         ; 0                            ; Untyped                                 ;
; C9_PH                         ; 0                            ; Untyped                                 ;
; L0_HIGH                       ; 1                            ; Untyped                                 ;
; L1_HIGH                       ; 1                            ; Untyped                                 ;
; G0_HIGH                       ; 1                            ; Untyped                                 ;
; G1_HIGH                       ; 1                            ; Untyped                                 ;
; G2_HIGH                       ; 1                            ; Untyped                                 ;
; G3_HIGH                       ; 1                            ; Untyped                                 ;
; E0_HIGH                       ; 1                            ; Untyped                                 ;
; E1_HIGH                       ; 1                            ; Untyped                                 ;
; E2_HIGH                       ; 1                            ; Untyped                                 ;
; E3_HIGH                       ; 1                            ; Untyped                                 ;
; L0_LOW                        ; 1                            ; Untyped                                 ;
; L1_LOW                        ; 1                            ; Untyped                                 ;
; G0_LOW                        ; 1                            ; Untyped                                 ;
; G1_LOW                        ; 1                            ; Untyped                                 ;
; G2_LOW                        ; 1                            ; Untyped                                 ;
; G3_LOW                        ; 1                            ; Untyped                                 ;
; E0_LOW                        ; 1                            ; Untyped                                 ;
; E1_LOW                        ; 1                            ; Untyped                                 ;
; E2_LOW                        ; 1                            ; Untyped                                 ;
; E3_LOW                        ; 1                            ; Untyped                                 ;
; L0_INITIAL                    ; 1                            ; Untyped                                 ;
; L1_INITIAL                    ; 1                            ; Untyped                                 ;
; G0_INITIAL                    ; 1                            ; Untyped                                 ;
; G1_INITIAL                    ; 1                            ; Untyped                                 ;
; G2_INITIAL                    ; 1                            ; Untyped                                 ;
; G3_INITIAL                    ; 1                            ; Untyped                                 ;
; E0_INITIAL                    ; 1                            ; Untyped                                 ;
; E1_INITIAL                    ; 1                            ; Untyped                                 ;
; E2_INITIAL                    ; 1                            ; Untyped                                 ;
; E3_INITIAL                    ; 1                            ; Untyped                                 ;
; L0_MODE                       ; BYPASS                       ; Untyped                                 ;
; L1_MODE                       ; BYPASS                       ; Untyped                                 ;
; G0_MODE                       ; BYPASS                       ; Untyped                                 ;
; G1_MODE                       ; BYPASS                       ; Untyped                                 ;
; G2_MODE                       ; BYPASS                       ; Untyped                                 ;
; G3_MODE                       ; BYPASS                       ; Untyped                                 ;
; E0_MODE                       ; BYPASS                       ; Untyped                                 ;
; E1_MODE                       ; BYPASS                       ; Untyped                                 ;
; E2_MODE                       ; BYPASS                       ; Untyped                                 ;
; E3_MODE                       ; BYPASS                       ; Untyped                                 ;
; L0_PH                         ; 0                            ; Untyped                                 ;
; L1_PH                         ; 0                            ; Untyped                                 ;
; G0_PH                         ; 0                            ; Untyped                                 ;
; G1_PH                         ; 0                            ; Untyped                                 ;
; G2_PH                         ; 0                            ; Untyped                                 ;
; G3_PH                         ; 0                            ; Untyped                                 ;
; E0_PH                         ; 0                            ; Untyped                                 ;
; E1_PH                         ; 0                            ; Untyped                                 ;
; E2_PH                         ; 0                            ; Untyped                                 ;
; E3_PH                         ; 0                            ; Untyped                                 ;
; M_PH                          ; 0                            ; Untyped                                 ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                 ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                 ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                 ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                 ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                 ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                 ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                 ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                 ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                 ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                 ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                 ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                 ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                 ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                 ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                 ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                 ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                 ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                 ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                 ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                 ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                 ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                 ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                 ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                 ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                 ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                 ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                 ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                                 ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                 ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                 ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                 ;
; CBXI_PARAMETER                ; LCD_altpll_altpll            ; Untyped                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                 ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                 ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                          ;
+-------------------------------+------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                    ;
; Entity Instance                           ; DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 2                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 2                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                              ;
+-------------------------------+-----------------------------------------------------------+
; Name                          ; Value                                                     ;
+-------------------------------+-----------------------------------------------------------+
; Number of entity instances    ; 1                                                         ;
; Entity Instance               ; LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                    ;
;     -- PLL_TYPE               ; AUTO                                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                                         ;
+-------------------------------+-----------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 31 14:25:11 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGAMUX -c VGA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file mydisplaylogic.vhd
    Info (12022): Found design unit 1: MyDisplayLogic-behavioral
    Info (12023): Found entity 1: MyDisplayLogic
Info (12021): Found 2 design units, including 1 entities, in source file nalepka64.vhd
    Info (12022): Found design unit 1: nalepka64-SYN
    Info (12023): Found entity 1: nalepka64
Info (12021): Found 1 design units, including 1 entities, in source file demomux.bdf
    Info (12023): Found entity 1: DemoMux
Info (12021): Found 2 design units, including 1 entities, in source file displaylogic2mux.vhd
    Info (12022): Found design unit 1: DisplayLogic2Mux-structural
    Info (12023): Found entity 1: DisplayLogic2Mux
Info (12021): Found 1 design units, including 1 entities, in source file demomux_overviewinbdf.bdf
    Info (12023): Found entity 1: DemoMux_OverviewInBDF
Info (12021): Found 1 design units, including 1 entities, in source file demomux_lcd.bdf
    Info (12023): Found entity 1: DemoMux_LCD
Info (12021): Found 2 design units, including 1 entities, in source file displaylogic2mux_lcd.vhd
    Info (12022): Found design unit 1: DisplayLogic2Mux_LCD-structural
    Info (12023): Found entity 1: DisplayLogic2Mux_LCD
Info (12021): Found 1 design units, including 1 entities, in source file demomux_lcd_overviewinbdf.bdf
    Info (12023): Found entity 1: DemoMux_LCD_OverviewInBDF
Info (12021): Found 2 design units, including 1 entities, in source file videomuxcalculate.vhd
    Info (12022): Found design unit 1: VideoMuxCalculate-rtl
    Info (12023): Found entity 1: VideoMuxCalculate
Info (12021): Found 2 design units, including 1 entities, in source file displaylogic2.vhd
    Info (12022): Found design unit 1: DisplayLogic2-behavioral
    Info (12023): Found entity 1: DisplayLogic2
Info (12021): Found 2 design units, including 1 entities, in source file rompicture2.vhd
    Info (12022): Found design unit 1: rompicture2-SYN
    Info (12023): Found entity 1: romPicture2
Info (12021): Found 2 design units, including 1 entities, in source file videomuxswitch.vhd
    Info (12022): Found design unit 1: VideoMuxSwitch-dataflow
    Info (12023): Found entity 1: VideoMuxSwitch
Info (12021): Found 2 design units, including 1 entities, in source file vgaregpipeline.vhd
    Info (12022): Found design unit 1: VGARegPipeline-rtl
    Info (12023): Found entity 1: VGARegPipeline
Info (12021): Found 2 design units, including 1 entities, in source file lcdregpipeline.vhd
    Info (12022): Found design unit 1: LCDRegPipeline-rtl
    Info (12023): Found entity 1: LCDRegPipeline
Info (12021): Found 2 design units, including 1 entities, in source file vgaregde2.vhd
    Info (12022): Found design unit 1: VGARegDE2-rtl
    Info (12023): Found entity 1: VGARegDE2
Info (12021): Found 2 design units, including 1 entities, in source file vgaregde2_115.vhd
    Info (12022): Found design unit 1: VGARegDE2_115-rtl
    Info (12023): Found entity 1: VGARegDE2_115
Info (12021): Found 2 design units, including 1 entities, in source file lcdregde2_115.vhd
    Info (12022): Found design unit 1: LCDRegDE2_115-driver
    Info (12023): Found entity 1: LCDRegDE2_115
Info (12021): Found 2 design units, including 1 entities, in source file vgagenerator.vhd
    Info (12022): Found design unit 1: VGAgenerator-rtl
    Info (12023): Found entity 1: VGAgenerator
Info (12021): Found 2 design units, including 1 entities, in source file lcdgenerator.vhd
    Info (12022): Found design unit 1: LCDgenerator-driver
    Info (12023): Found entity 1: LCDgenerator
Info (12021): Found 2 design units, including 1 entities, in source file lcd_altpll.vhd
    Info (12022): Found design unit 1: lcd_altpll-SYN
    Info (12023): Found entity 1: LCD_altpll
Info (12021): Found 2 design units, including 0 entities, in source file vgapackage.vhd
    Info (12022): Found design unit 1: VGApackage
    Info (12022): Found design unit 2: VGApackage-body
Info (12021): Found 2 design units, including 0 entities, in source file lcdpackage.vhd
    Info (12022): Found design unit 1: LCDpackage
    Info (12022): Found design unit 2: LCDpackage-body
Info (12021): Found 2 design units, including 0 entities, in source file muxpackage.vhd
    Info (12022): Found design unit 1: MUXpackage
    Info (12022): Found design unit 2: MUXpackage-body
Info (12127): Elaborating entity "DemoMux_LCD" for the top level hierarchy
Info (12128): Elaborating entity "LCDRegDE2_115" for hierarchy "LCDRegDE2_115:instLRD"
Info (12128): Elaborating entity "DisplayLogic2Mux_LCD" for hierarchy "DisplayLogic2Mux_LCD:instDL2M"
Info (12128): Elaborating entity "MyDisplayLogic" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1"
Warning (10492): VHDL Process Statement warning at MyDisplayLogic.vhd(77): signal "picture_q_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MyDisplayLogic.vhd(79): signal "picture_q_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MyDisplayLogic.vhd(83): signal "picture_q_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "nalepka64" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "nalepka64.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osb1.tdf
    Info (12023): Found entity 1: altsyncram_osb1
Info (12128): Elaborating entity "altsyncram_osb1" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL1|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated"
Info (12128): Elaborating entity "MyDisplayLogic" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2"
Warning (10492): VHDL Process Statement warning at MyDisplayLogic.vhd(77): signal "picture_q_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MyDisplayLogic.vhd(79): signal "picture_q_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MyDisplayLogic.vhd(83): signal "picture_q_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "VideoMuxCalculate" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|VideoMuxCalculate:iVMCalc"
Warning (10036): Verilog HDL or VHDL warning at VideoMuxCalculate.vhd(48): object "y" assigned a value but never read
Warning (10492): VHDL Process Statement warning at VideoMuxCalculate.vhd(57): signal "Effect" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VideoMuxCalculate.vhd(59): signal "switch_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VideoMuxCalculate.vhd(67): signal "even_odd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VideoMuxCalculate.vhd(67): signal "switch_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VideoMuxCalculate.vhd(67): signal "prop_step" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VideoMuxCalculate.vhd(68): signal "switch_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VideoMuxCalculate.vhd(68): signal "prop_step" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "LCDRegPipeline" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine"
Info (12128): Elaborating entity "VideoMuxSwitch" for hierarchy "DisplayLogic2Mux_LCD:instDL2M|VideoMuxSwitch:iVMux"
Info (12128): Elaborating entity "LCDgenerator" for hierarchy "LCDgenerator:inst"
Info (12128): Elaborating entity "LCD_altpll" for hierarchy "LCDgenerator:inst|LCD_altpll:ipll"
Info (12128): Elaborating entity "altpll" for hierarchy "LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component"
Info (12133): Instantiated megafunction "LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3979"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=LCD_altpll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lcd_altpll_altpll.v
    Info (12023): Found entity 1: LCD_altpll_altpll
Info (12128): Elaborating entity "LCD_altpll_altpll" for hierarchy "LCDgenerator:inst|LCD_altpll:ipll|altpll:altpll_component|LCD_altpll_altpll:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "DisplayLogic2Mux_LCD:instDL2M|MyDisplayLogic:iDL2|nalepka64:rom_inst|altsyncram:altsyncram_component|altsyncram_osb1:auto_generated|q_a[1]"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 293 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 264 logic cells
    Info (21064): Implemented 2 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4685 megabytes
    Info: Processing ended: Mon Aug 31 14:25:16 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


