
cevizlibag_flight_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013030  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f0  08013200  08013200  00014200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080137f0  080137f0  000151f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080137f0  080137f0  000147f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080137f8  080137f8  000151f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080137f8  080137f8  000147f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080137fc  080137fc  000147fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  08013800  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a40  200001f0  080139f0  000151f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c30  080139f0  00015c30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e8f1  00000000  00000000  00015220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c85  00000000  00000000  00033b11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  00038798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001332  00000000  00000000  0003a050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a967  00000000  00000000  0003b382  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025a4d  00000000  00000000  00065ce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed2c0  00000000  00000000  0008b736  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001789f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000081e0  00000000  00000000  00178a3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00180c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080131e8 	.word	0x080131e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	080131e8 	.word	0x080131e8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_frsub>:
 8000cc8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ccc:	e002      	b.n	8000cd4 <__addsf3>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_fsub>:
 8000cd0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cd4 <__addsf3>:
 8000cd4:	0042      	lsls	r2, r0, #1
 8000cd6:	bf1f      	itttt	ne
 8000cd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cdc:	ea92 0f03 	teqne	r2, r3
 8000ce0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ce4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce8:	d06a      	beq.n	8000dc0 <__addsf3+0xec>
 8000cea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cf2:	bfc1      	itttt	gt
 8000cf4:	18d2      	addgt	r2, r2, r3
 8000cf6:	4041      	eorgt	r1, r0
 8000cf8:	4048      	eorgt	r0, r1
 8000cfa:	4041      	eorgt	r1, r0
 8000cfc:	bfb8      	it	lt
 8000cfe:	425b      	neglt	r3, r3
 8000d00:	2b19      	cmp	r3, #25
 8000d02:	bf88      	it	hi
 8000d04:	4770      	bxhi	lr
 8000d06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4240      	negne	r0, r0
 8000d16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4249      	negne	r1, r1
 8000d26:	ea92 0f03 	teq	r2, r3
 8000d2a:	d03f      	beq.n	8000dac <__addsf3+0xd8>
 8000d2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d30:	fa41 fc03 	asr.w	ip, r1, r3
 8000d34:	eb10 000c 	adds.w	r0, r0, ip
 8000d38:	f1c3 0320 	rsb	r3, r3, #32
 8000d3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__addsf3+0x78>
 8000d46:	4249      	negs	r1, r1
 8000d48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d50:	d313      	bcc.n	8000d7a <__addsf3+0xa6>
 8000d52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d56:	d306      	bcc.n	8000d66 <__addsf3+0x92>
 8000d58:	0840      	lsrs	r0, r0, #1
 8000d5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d5e:	f102 0201 	add.w	r2, r2, #1
 8000d62:	2afe      	cmp	r2, #254	@ 0xfe
 8000d64:	d251      	bcs.n	8000e0a <__addsf3+0x136>
 8000d66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d6e:	bf08      	it	eq
 8000d70:	f020 0001 	biceq.w	r0, r0, #1
 8000d74:	ea40 0003 	orr.w	r0, r0, r3
 8000d78:	4770      	bx	lr
 8000d7a:	0049      	lsls	r1, r1, #1
 8000d7c:	eb40 0000 	adc.w	r0, r0, r0
 8000d80:	3a01      	subs	r2, #1
 8000d82:	bf28      	it	cs
 8000d84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d88:	d2ed      	bcs.n	8000d66 <__addsf3+0x92>
 8000d8a:	fab0 fc80 	clz	ip, r0
 8000d8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d92:	ebb2 020c 	subs.w	r2, r2, ip
 8000d96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d9a:	bfaa      	itet	ge
 8000d9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da0:	4252      	neglt	r2, r2
 8000da2:	4318      	orrge	r0, r3
 8000da4:	bfbc      	itt	lt
 8000da6:	40d0      	lsrlt	r0, r2
 8000da8:	4318      	orrlt	r0, r3
 8000daa:	4770      	bx	lr
 8000dac:	f092 0f00 	teq	r2, #0
 8000db0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000db4:	bf06      	itte	eq
 8000db6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dba:	3201      	addeq	r2, #1
 8000dbc:	3b01      	subne	r3, #1
 8000dbe:	e7b5      	b.n	8000d2c <__addsf3+0x58>
 8000dc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc8:	bf18      	it	ne
 8000dca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dce:	d021      	beq.n	8000e14 <__addsf3+0x140>
 8000dd0:	ea92 0f03 	teq	r2, r3
 8000dd4:	d004      	beq.n	8000de0 <__addsf3+0x10c>
 8000dd6:	f092 0f00 	teq	r2, #0
 8000dda:	bf08      	it	eq
 8000ddc:	4608      	moveq	r0, r1
 8000dde:	4770      	bx	lr
 8000de0:	ea90 0f01 	teq	r0, r1
 8000de4:	bf1c      	itt	ne
 8000de6:	2000      	movne	r0, #0
 8000de8:	4770      	bxne	lr
 8000dea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dee:	d104      	bne.n	8000dfa <__addsf3+0x126>
 8000df0:	0040      	lsls	r0, r0, #1
 8000df2:	bf28      	it	cs
 8000df4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	4770      	bx	lr
 8000dfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dfe:	bf3c      	itt	cc
 8000e00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e04:	4770      	bxcc	lr
 8000e06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e12:	4770      	bx	lr
 8000e14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e18:	bf16      	itet	ne
 8000e1a:	4608      	movne	r0, r1
 8000e1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e20:	4601      	movne	r1, r0
 8000e22:	0242      	lsls	r2, r0, #9
 8000e24:	bf06      	itte	eq
 8000e26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e2a:	ea90 0f01 	teqeq	r0, r1
 8000e2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e32:	4770      	bx	lr

08000e34 <__aeabi_ui2f>:
 8000e34:	f04f 0300 	mov.w	r3, #0
 8000e38:	e004      	b.n	8000e44 <__aeabi_i2f+0x8>
 8000e3a:	bf00      	nop

08000e3c <__aeabi_i2f>:
 8000e3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e40:	bf48      	it	mi
 8000e42:	4240      	negmi	r0, r0
 8000e44:	ea5f 0c00 	movs.w	ip, r0
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e50:	4601      	mov	r1, r0
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	e01c      	b.n	8000e92 <__aeabi_l2f+0x2a>

08000e58 <__aeabi_ul2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	e00a      	b.n	8000e7c <__aeabi_l2f+0x14>
 8000e66:	bf00      	nop

08000e68 <__aeabi_l2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e74:	d502      	bpl.n	8000e7c <__aeabi_l2f+0x14>
 8000e76:	4240      	negs	r0, r0
 8000e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e7c:	ea5f 0c01 	movs.w	ip, r1
 8000e80:	bf02      	ittt	eq
 8000e82:	4684      	moveq	ip, r0
 8000e84:	4601      	moveq	r1, r0
 8000e86:	2000      	moveq	r0, #0
 8000e88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e8c:	bf08      	it	eq
 8000e8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e96:	fabc f28c 	clz	r2, ip
 8000e9a:	3a08      	subs	r2, #8
 8000e9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea0:	db10      	blt.n	8000ec4 <__aeabi_l2f+0x5c>
 8000ea2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000eb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f102 0220 	add.w	r2, r2, #32
 8000ec8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ed4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_ldivmod>:
 8000ee4:	b97b      	cbnz	r3, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee6:	b972      	cbnz	r2, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	bfbe      	ittt	lt
 8000eec:	2000      	movlt	r0, #0
 8000eee:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ef2:	e006      	blt.n	8000f02 <__aeabi_ldivmod+0x1e>
 8000ef4:	bf08      	it	eq
 8000ef6:	2800      	cmpeq	r0, #0
 8000ef8:	bf1c      	itt	ne
 8000efa:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000efe:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000f02:	f000 ba09 	b.w	8001318 <__aeabi_idiv0>
 8000f06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f0e:	2900      	cmp	r1, #0
 8000f10:	db09      	blt.n	8000f26 <__aeabi_ldivmod+0x42>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db1a      	blt.n	8000f4c <__aeabi_ldivmod+0x68>
 8000f16:	f000 f883 	bl	8001020 <__udivmoddi4>
 8000f1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f22:	b004      	add	sp, #16
 8000f24:	4770      	bx	lr
 8000f26:	4240      	negs	r0, r0
 8000f28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db1b      	blt.n	8000f68 <__aeabi_ldivmod+0x84>
 8000f30:	f000 f876 	bl	8001020 <__udivmoddi4>
 8000f34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3c:	b004      	add	sp, #16
 8000f3e:	4240      	negs	r0, r0
 8000f40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f44:	4252      	negs	r2, r2
 8000f46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f4a:	4770      	bx	lr
 8000f4c:	4252      	negs	r2, r2
 8000f4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f52:	f000 f865 	bl	8001020 <__udivmoddi4>
 8000f56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5e:	b004      	add	sp, #16
 8000f60:	4240      	negs	r0, r0
 8000f62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f66:	4770      	bx	lr
 8000f68:	4252      	negs	r2, r2
 8000f6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6e:	f000 f857 	bl	8001020 <__udivmoddi4>
 8000f72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7a:	b004      	add	sp, #16
 8000f7c:	4252      	negs	r2, r2
 8000f7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_uldivmod>:
 8000f84:	b953      	cbnz	r3, 8000f9c <__aeabi_uldivmod+0x18>
 8000f86:	b94a      	cbnz	r2, 8000f9c <__aeabi_uldivmod+0x18>
 8000f88:	2900      	cmp	r1, #0
 8000f8a:	bf08      	it	eq
 8000f8c:	2800      	cmpeq	r0, #0
 8000f8e:	bf1c      	itt	ne
 8000f90:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000f94:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000f98:	f000 b9be 	b.w	8001318 <__aeabi_idiv0>
 8000f9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fa4:	f000 f83c 	bl	8001020 <__udivmoddi4>
 8000fa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fb0:	b004      	add	sp, #16
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2lz>:
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2300      	movs	r3, #0
 8000fba:	4604      	mov	r4, r0
 8000fbc:	460d      	mov	r5, r1
 8000fbe:	f7ff fdad 	bl	8000b1c <__aeabi_dcmplt>
 8000fc2:	b928      	cbnz	r0, 8000fd0 <__aeabi_d2lz+0x1c>
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	4629      	mov	r1, r5
 8000fc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fcc:	f000 b80a 	b.w	8000fe4 <__aeabi_d2ulz>
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000fd6:	f000 f805 	bl	8000fe4 <__aeabi_d2ulz>
 8000fda:	4240      	negs	r0, r0
 8000fdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fe0:	bd38      	pop	{r3, r4, r5, pc}
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_d2ulz>:
 8000fe4:	b5d0      	push	{r4, r6, r7, lr}
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <__aeabi_d2ulz+0x34>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	4606      	mov	r6, r0
 8000fec:	460f      	mov	r7, r1
 8000fee:	f7ff fb23 	bl	8000638 <__aeabi_dmul>
 8000ff2:	f7ff fdf9 	bl	8000be8 <__aeabi_d2uiz>
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	f7ff faa4 	bl	8000544 <__aeabi_ui2d>
 8000ffc:	4b07      	ldr	r3, [pc, #28]	@ (800101c <__aeabi_d2ulz+0x38>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	f7ff fb1a 	bl	8000638 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4630      	mov	r0, r6
 800100a:	4639      	mov	r1, r7
 800100c:	f7ff f95c 	bl	80002c8 <__aeabi_dsub>
 8001010:	f7ff fdea 	bl	8000be8 <__aeabi_d2uiz>
 8001014:	4621      	mov	r1, r4
 8001016:	bdd0      	pop	{r4, r6, r7, pc}
 8001018:	3df00000 	.word	0x3df00000
 800101c:	41f00000 	.word	0x41f00000

08001020 <__udivmoddi4>:
 8001020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001024:	9d08      	ldr	r5, [sp, #32]
 8001026:	468e      	mov	lr, r1
 8001028:	4604      	mov	r4, r0
 800102a:	4688      	mov	r8, r1
 800102c:	2b00      	cmp	r3, #0
 800102e:	d14a      	bne.n	80010c6 <__udivmoddi4+0xa6>
 8001030:	428a      	cmp	r2, r1
 8001032:	4617      	mov	r7, r2
 8001034:	d962      	bls.n	80010fc <__udivmoddi4+0xdc>
 8001036:	fab2 f682 	clz	r6, r2
 800103a:	b14e      	cbz	r6, 8001050 <__udivmoddi4+0x30>
 800103c:	f1c6 0320 	rsb	r3, r6, #32
 8001040:	fa01 f806 	lsl.w	r8, r1, r6
 8001044:	fa20 f303 	lsr.w	r3, r0, r3
 8001048:	40b7      	lsls	r7, r6
 800104a:	ea43 0808 	orr.w	r8, r3, r8
 800104e:	40b4      	lsls	r4, r6
 8001050:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001054:	fa1f fc87 	uxth.w	ip, r7
 8001058:	fbb8 f1fe 	udiv	r1, r8, lr
 800105c:	0c23      	lsrs	r3, r4, #16
 800105e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001062:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001066:	fb01 f20c 	mul.w	r2, r1, ip
 800106a:	429a      	cmp	r2, r3
 800106c:	d909      	bls.n	8001082 <__udivmoddi4+0x62>
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8001074:	f080 80ea 	bcs.w	800124c <__udivmoddi4+0x22c>
 8001078:	429a      	cmp	r2, r3
 800107a:	f240 80e7 	bls.w	800124c <__udivmoddi4+0x22c>
 800107e:	3902      	subs	r1, #2
 8001080:	443b      	add	r3, r7
 8001082:	1a9a      	subs	r2, r3, r2
 8001084:	b2a3      	uxth	r3, r4
 8001086:	fbb2 f0fe 	udiv	r0, r2, lr
 800108a:	fb0e 2210 	mls	r2, lr, r0, r2
 800108e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001092:	fb00 fc0c 	mul.w	ip, r0, ip
 8001096:	459c      	cmp	ip, r3
 8001098:	d909      	bls.n	80010ae <__udivmoddi4+0x8e>
 800109a:	18fb      	adds	r3, r7, r3
 800109c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80010a0:	f080 80d6 	bcs.w	8001250 <__udivmoddi4+0x230>
 80010a4:	459c      	cmp	ip, r3
 80010a6:	f240 80d3 	bls.w	8001250 <__udivmoddi4+0x230>
 80010aa:	443b      	add	r3, r7
 80010ac:	3802      	subs	r0, #2
 80010ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010b2:	eba3 030c 	sub.w	r3, r3, ip
 80010b6:	2100      	movs	r1, #0
 80010b8:	b11d      	cbz	r5, 80010c2 <__udivmoddi4+0xa2>
 80010ba:	40f3      	lsrs	r3, r6
 80010bc:	2200      	movs	r2, #0
 80010be:	e9c5 3200 	strd	r3, r2, [r5]
 80010c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010c6:	428b      	cmp	r3, r1
 80010c8:	d905      	bls.n	80010d6 <__udivmoddi4+0xb6>
 80010ca:	b10d      	cbz	r5, 80010d0 <__udivmoddi4+0xb0>
 80010cc:	e9c5 0100 	strd	r0, r1, [r5]
 80010d0:	2100      	movs	r1, #0
 80010d2:	4608      	mov	r0, r1
 80010d4:	e7f5      	b.n	80010c2 <__udivmoddi4+0xa2>
 80010d6:	fab3 f183 	clz	r1, r3
 80010da:	2900      	cmp	r1, #0
 80010dc:	d146      	bne.n	800116c <__udivmoddi4+0x14c>
 80010de:	4573      	cmp	r3, lr
 80010e0:	d302      	bcc.n	80010e8 <__udivmoddi4+0xc8>
 80010e2:	4282      	cmp	r2, r0
 80010e4:	f200 8105 	bhi.w	80012f2 <__udivmoddi4+0x2d2>
 80010e8:	1a84      	subs	r4, r0, r2
 80010ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80010ee:	2001      	movs	r0, #1
 80010f0:	4690      	mov	r8, r2
 80010f2:	2d00      	cmp	r5, #0
 80010f4:	d0e5      	beq.n	80010c2 <__udivmoddi4+0xa2>
 80010f6:	e9c5 4800 	strd	r4, r8, [r5]
 80010fa:	e7e2      	b.n	80010c2 <__udivmoddi4+0xa2>
 80010fc:	2a00      	cmp	r2, #0
 80010fe:	f000 8090 	beq.w	8001222 <__udivmoddi4+0x202>
 8001102:	fab2 f682 	clz	r6, r2
 8001106:	2e00      	cmp	r6, #0
 8001108:	f040 80a4 	bne.w	8001254 <__udivmoddi4+0x234>
 800110c:	1a8a      	subs	r2, r1, r2
 800110e:	0c03      	lsrs	r3, r0, #16
 8001110:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001114:	b280      	uxth	r0, r0
 8001116:	b2bc      	uxth	r4, r7
 8001118:	2101      	movs	r1, #1
 800111a:	fbb2 fcfe 	udiv	ip, r2, lr
 800111e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001122:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001126:	fb04 f20c 	mul.w	r2, r4, ip
 800112a:	429a      	cmp	r2, r3
 800112c:	d907      	bls.n	800113e <__udivmoddi4+0x11e>
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8001134:	d202      	bcs.n	800113c <__udivmoddi4+0x11c>
 8001136:	429a      	cmp	r2, r3
 8001138:	f200 80e0 	bhi.w	80012fc <__udivmoddi4+0x2dc>
 800113c:	46c4      	mov	ip, r8
 800113e:	1a9b      	subs	r3, r3, r2
 8001140:	fbb3 f2fe 	udiv	r2, r3, lr
 8001144:	fb0e 3312 	mls	r3, lr, r2, r3
 8001148:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800114c:	fb02 f404 	mul.w	r4, r2, r4
 8001150:	429c      	cmp	r4, r3
 8001152:	d907      	bls.n	8001164 <__udivmoddi4+0x144>
 8001154:	18fb      	adds	r3, r7, r3
 8001156:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800115a:	d202      	bcs.n	8001162 <__udivmoddi4+0x142>
 800115c:	429c      	cmp	r4, r3
 800115e:	f200 80ca 	bhi.w	80012f6 <__udivmoddi4+0x2d6>
 8001162:	4602      	mov	r2, r0
 8001164:	1b1b      	subs	r3, r3, r4
 8001166:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800116a:	e7a5      	b.n	80010b8 <__udivmoddi4+0x98>
 800116c:	f1c1 0620 	rsb	r6, r1, #32
 8001170:	408b      	lsls	r3, r1
 8001172:	fa22 f706 	lsr.w	r7, r2, r6
 8001176:	431f      	orrs	r7, r3
 8001178:	fa0e f401 	lsl.w	r4, lr, r1
 800117c:	fa20 f306 	lsr.w	r3, r0, r6
 8001180:	fa2e fe06 	lsr.w	lr, lr, r6
 8001184:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001188:	4323      	orrs	r3, r4
 800118a:	fa00 f801 	lsl.w	r8, r0, r1
 800118e:	fa1f fc87 	uxth.w	ip, r7
 8001192:	fbbe f0f9 	udiv	r0, lr, r9
 8001196:	0c1c      	lsrs	r4, r3, #16
 8001198:	fb09 ee10 	mls	lr, r9, r0, lr
 800119c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80011a4:	45a6      	cmp	lr, r4
 80011a6:	fa02 f201 	lsl.w	r2, r2, r1
 80011aa:	d909      	bls.n	80011c0 <__udivmoddi4+0x1a0>
 80011ac:	193c      	adds	r4, r7, r4
 80011ae:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80011b2:	f080 809c 	bcs.w	80012ee <__udivmoddi4+0x2ce>
 80011b6:	45a6      	cmp	lr, r4
 80011b8:	f240 8099 	bls.w	80012ee <__udivmoddi4+0x2ce>
 80011bc:	3802      	subs	r0, #2
 80011be:	443c      	add	r4, r7
 80011c0:	eba4 040e 	sub.w	r4, r4, lr
 80011c4:	fa1f fe83 	uxth.w	lr, r3
 80011c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80011cc:	fb09 4413 	mls	r4, r9, r3, r4
 80011d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80011d8:	45a4      	cmp	ip, r4
 80011da:	d908      	bls.n	80011ee <__udivmoddi4+0x1ce>
 80011dc:	193c      	adds	r4, r7, r4
 80011de:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80011e2:	f080 8082 	bcs.w	80012ea <__udivmoddi4+0x2ca>
 80011e6:	45a4      	cmp	ip, r4
 80011e8:	d97f      	bls.n	80012ea <__udivmoddi4+0x2ca>
 80011ea:	3b02      	subs	r3, #2
 80011ec:	443c      	add	r4, r7
 80011ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80011f2:	eba4 040c 	sub.w	r4, r4, ip
 80011f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80011fa:	4564      	cmp	r4, ip
 80011fc:	4673      	mov	r3, lr
 80011fe:	46e1      	mov	r9, ip
 8001200:	d362      	bcc.n	80012c8 <__udivmoddi4+0x2a8>
 8001202:	d05f      	beq.n	80012c4 <__udivmoddi4+0x2a4>
 8001204:	b15d      	cbz	r5, 800121e <__udivmoddi4+0x1fe>
 8001206:	ebb8 0203 	subs.w	r2, r8, r3
 800120a:	eb64 0409 	sbc.w	r4, r4, r9
 800120e:	fa04 f606 	lsl.w	r6, r4, r6
 8001212:	fa22 f301 	lsr.w	r3, r2, r1
 8001216:	431e      	orrs	r6, r3
 8001218:	40cc      	lsrs	r4, r1
 800121a:	e9c5 6400 	strd	r6, r4, [r5]
 800121e:	2100      	movs	r1, #0
 8001220:	e74f      	b.n	80010c2 <__udivmoddi4+0xa2>
 8001222:	fbb1 fcf2 	udiv	ip, r1, r2
 8001226:	0c01      	lsrs	r1, r0, #16
 8001228:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800122c:	b280      	uxth	r0, r0
 800122e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001232:	463b      	mov	r3, r7
 8001234:	4638      	mov	r0, r7
 8001236:	463c      	mov	r4, r7
 8001238:	46b8      	mov	r8, r7
 800123a:	46be      	mov	lr, r7
 800123c:	2620      	movs	r6, #32
 800123e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001242:	eba2 0208 	sub.w	r2, r2, r8
 8001246:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800124a:	e766      	b.n	800111a <__udivmoddi4+0xfa>
 800124c:	4601      	mov	r1, r0
 800124e:	e718      	b.n	8001082 <__udivmoddi4+0x62>
 8001250:	4610      	mov	r0, r2
 8001252:	e72c      	b.n	80010ae <__udivmoddi4+0x8e>
 8001254:	f1c6 0220 	rsb	r2, r6, #32
 8001258:	fa2e f302 	lsr.w	r3, lr, r2
 800125c:	40b7      	lsls	r7, r6
 800125e:	40b1      	lsls	r1, r6
 8001260:	fa20 f202 	lsr.w	r2, r0, r2
 8001264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001268:	430a      	orrs	r2, r1
 800126a:	fbb3 f8fe 	udiv	r8, r3, lr
 800126e:	b2bc      	uxth	r4, r7
 8001270:	fb0e 3318 	mls	r3, lr, r8, r3
 8001274:	0c11      	lsrs	r1, r2, #16
 8001276:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800127a:	fb08 f904 	mul.w	r9, r8, r4
 800127e:	40b0      	lsls	r0, r6
 8001280:	4589      	cmp	r9, r1
 8001282:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001286:	b280      	uxth	r0, r0
 8001288:	d93e      	bls.n	8001308 <__udivmoddi4+0x2e8>
 800128a:	1879      	adds	r1, r7, r1
 800128c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001290:	d201      	bcs.n	8001296 <__udivmoddi4+0x276>
 8001292:	4589      	cmp	r9, r1
 8001294:	d81f      	bhi.n	80012d6 <__udivmoddi4+0x2b6>
 8001296:	eba1 0109 	sub.w	r1, r1, r9
 800129a:	fbb1 f9fe 	udiv	r9, r1, lr
 800129e:	fb09 f804 	mul.w	r8, r9, r4
 80012a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80012a6:	b292      	uxth	r2, r2
 80012a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012ac:	4542      	cmp	r2, r8
 80012ae:	d229      	bcs.n	8001304 <__udivmoddi4+0x2e4>
 80012b0:	18ba      	adds	r2, r7, r2
 80012b2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80012b6:	d2c4      	bcs.n	8001242 <__udivmoddi4+0x222>
 80012b8:	4542      	cmp	r2, r8
 80012ba:	d2c2      	bcs.n	8001242 <__udivmoddi4+0x222>
 80012bc:	f1a9 0102 	sub.w	r1, r9, #2
 80012c0:	443a      	add	r2, r7
 80012c2:	e7be      	b.n	8001242 <__udivmoddi4+0x222>
 80012c4:	45f0      	cmp	r8, lr
 80012c6:	d29d      	bcs.n	8001204 <__udivmoddi4+0x1e4>
 80012c8:	ebbe 0302 	subs.w	r3, lr, r2
 80012cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012d0:	3801      	subs	r0, #1
 80012d2:	46e1      	mov	r9, ip
 80012d4:	e796      	b.n	8001204 <__udivmoddi4+0x1e4>
 80012d6:	eba7 0909 	sub.w	r9, r7, r9
 80012da:	4449      	add	r1, r9
 80012dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80012e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80012e4:	fb09 f804 	mul.w	r8, r9, r4
 80012e8:	e7db      	b.n	80012a2 <__udivmoddi4+0x282>
 80012ea:	4673      	mov	r3, lr
 80012ec:	e77f      	b.n	80011ee <__udivmoddi4+0x1ce>
 80012ee:	4650      	mov	r0, sl
 80012f0:	e766      	b.n	80011c0 <__udivmoddi4+0x1a0>
 80012f2:	4608      	mov	r0, r1
 80012f4:	e6fd      	b.n	80010f2 <__udivmoddi4+0xd2>
 80012f6:	443b      	add	r3, r7
 80012f8:	3a02      	subs	r2, #2
 80012fa:	e733      	b.n	8001164 <__udivmoddi4+0x144>
 80012fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8001300:	443b      	add	r3, r7
 8001302:	e71c      	b.n	800113e <__udivmoddi4+0x11e>
 8001304:	4649      	mov	r1, r9
 8001306:	e79c      	b.n	8001242 <__udivmoddi4+0x222>
 8001308:	eba1 0109 	sub.w	r1, r1, r9
 800130c:	46c4      	mov	ip, r8
 800130e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001312:	fb09 f804 	mul.w	r8, r9, r4
 8001316:	e7c4      	b.n	80012a2 <__udivmoddi4+0x282>

08001318 <__aeabi_idiv0>:
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop

0800131c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001322:	463b      	mov	r3, r7
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800132e:	4b21      	ldr	r3, [pc, #132]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001330:	4a21      	ldr	r2, [pc, #132]	@ (80013b8 <MX_ADC1_Init+0x9c>)
 8001332:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001334:	4b1f      	ldr	r3, [pc, #124]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001336:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800133a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800133c:	4b1d      	ldr	r3, [pc, #116]	@ (80013b4 <MX_ADC1_Init+0x98>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001342:	4b1c      	ldr	r3, [pc, #112]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001344:	2200      	movs	r2, #0
 8001346:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001348:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <MX_ADC1_Init+0x98>)
 800134a:	2200      	movs	r2, #0
 800134c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800134e:	4b19      	ldr	r3, [pc, #100]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001350:	2200      	movs	r2, #0
 8001352:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001356:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001358:	2200      	movs	r2, #0
 800135a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800135c:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <MX_ADC1_Init+0x98>)
 800135e:	4a17      	ldr	r2, [pc, #92]	@ (80013bc <MX_ADC1_Init+0xa0>)
 8001360:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001362:	4b14      	ldr	r3, [pc, #80]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001364:	2200      	movs	r2, #0
 8001366:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001368:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <MX_ADC1_Init+0x98>)
 800136a:	2201      	movs	r2, #1
 800136c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800136e:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001370:	2200      	movs	r2, #0
 8001372:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001376:	4b0f      	ldr	r3, [pc, #60]	@ (80013b4 <MX_ADC1_Init+0x98>)
 8001378:	2201      	movs	r2, #1
 800137a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800137c:	480d      	ldr	r0, [pc, #52]	@ (80013b4 <MX_ADC1_Init+0x98>)
 800137e:	f003 fc61 	bl	8004c44 <HAL_ADC_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001388:	f001 fb5c 	bl	8002a44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800138c:	230b      	movs	r3, #11
 800138e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001390:	2301      	movs	r3, #1
 8001392:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001394:	2300      	movs	r3, #0
 8001396:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001398:	463b      	mov	r3, r7
 800139a:	4619      	mov	r1, r3
 800139c:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_ADC1_Init+0x98>)
 800139e:	f003 fdff 	bl	8004fa0 <HAL_ADC_ConfigChannel>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80013a8:	f001 fb4c 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	2000020c 	.word	0x2000020c
 80013b8:	40012000 	.word	0x40012000
 80013bc:	0f000001 	.word	0x0f000001

080013c0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013c6:	463b      	mov	r3, r7
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80013d2:	4b21      	ldr	r3, [pc, #132]	@ (8001458 <MX_ADC2_Init+0x98>)
 80013d4:	4a21      	ldr	r2, [pc, #132]	@ (800145c <MX_ADC2_Init+0x9c>)
 80013d6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001458 <MX_ADC2_Init+0x98>)
 80013da:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80013de:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80013e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001458 <MX_ADC2_Init+0x98>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80013e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001458 <MX_ADC2_Init+0x98>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80013ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <MX_ADC2_Init+0x98>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80013f2:	4b19      	ldr	r3, [pc, #100]	@ (8001458 <MX_ADC2_Init+0x98>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013fa:	4b17      	ldr	r3, [pc, #92]	@ (8001458 <MX_ADC2_Init+0x98>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001400:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <MX_ADC2_Init+0x98>)
 8001402:	4a17      	ldr	r2, [pc, #92]	@ (8001460 <MX_ADC2_Init+0xa0>)
 8001404:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001406:	4b14      	ldr	r3, [pc, #80]	@ (8001458 <MX_ADC2_Init+0x98>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800140c:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <MX_ADC2_Init+0x98>)
 800140e:	2201      	movs	r2, #1
 8001410:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001412:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <MX_ADC2_Init+0x98>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800141a:	4b0f      	ldr	r3, [pc, #60]	@ (8001458 <MX_ADC2_Init+0x98>)
 800141c:	2201      	movs	r2, #1
 800141e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001420:	480d      	ldr	r0, [pc, #52]	@ (8001458 <MX_ADC2_Init+0x98>)
 8001422:	f003 fc0f 	bl	8004c44 <HAL_ADC_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800142c:	f001 fb0a 	bl	8002a44 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001430:	230c      	movs	r3, #12
 8001432:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001434:	2301      	movs	r3, #1
 8001436:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800143c:	463b      	mov	r3, r7
 800143e:	4619      	mov	r1, r3
 8001440:	4805      	ldr	r0, [pc, #20]	@ (8001458 <MX_ADC2_Init+0x98>)
 8001442:	f003 fdad 	bl	8004fa0 <HAL_ADC_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800144c:	f001 fafa 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001450:	bf00      	nop
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000254 	.word	0x20000254
 800145c:	40012100 	.word	0x40012100
 8001460:	0f000001 	.word	0x0f000001

08001464 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08c      	sub	sp, #48	@ 0x30
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146c:	f107 031c 	add.w	r3, r7, #28
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	605a      	str	r2, [r3, #4]
 8001476:	609a      	str	r2, [r3, #8]
 8001478:	60da      	str	r2, [r3, #12]
 800147a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a2e      	ldr	r2, [pc, #184]	@ (800153c <HAL_ADC_MspInit+0xd8>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d128      	bne.n	80014d8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	61bb      	str	r3, [r7, #24]
 800148a:	4b2d      	ldr	r3, [pc, #180]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	4a2c      	ldr	r2, [pc, #176]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 8001490:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001494:	6453      	str	r3, [r2, #68]	@ 0x44
 8001496:	4b2a      	ldr	r3, [pc, #168]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800149e:	61bb      	str	r3, [r7, #24]
 80014a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
 80014a6:	4b26      	ldr	r3, [pc, #152]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	4a25      	ldr	r2, [pc, #148]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 80014ac:	f043 0304 	orr.w	r3, r3, #4
 80014b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b2:	4b23      	ldr	r3, [pc, #140]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	f003 0304 	and.w	r3, r3, #4
 80014ba:	617b      	str	r3, [r7, #20]
 80014bc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = ADC_V_Pin;
 80014be:	2302      	movs	r3, #2
 80014c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014c2:	2303      	movs	r3, #3
 80014c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ADC_V_GPIO_Port, &GPIO_InitStruct);
 80014ca:	f107 031c 	add.w	r3, r7, #28
 80014ce:	4619      	mov	r1, r3
 80014d0:	481c      	ldr	r0, [pc, #112]	@ (8001544 <HAL_ADC_MspInit+0xe0>)
 80014d2:	f004 fd37 	bl	8005f44 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80014d6:	e02c      	b.n	8001532 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a1a      	ldr	r2, [pc, #104]	@ (8001548 <HAL_ADC_MspInit+0xe4>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d127      	bne.n	8001532 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ea:	4a15      	ldr	r2, [pc, #84]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 80014ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80014f2:	4b13      	ldr	r3, [pc, #76]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 80014f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	4b0f      	ldr	r3, [pc, #60]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a0e      	ldr	r2, [pc, #56]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b0c      	ldr	r3, [pc, #48]	@ (8001540 <HAL_ADC_MspInit+0xdc>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC_C_Pin;
 800151a:	2304      	movs	r3, #4
 800151c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800151e:	2303      	movs	r3, #3
 8001520:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ADC_C_GPIO_Port, &GPIO_InitStruct);
 8001526:	f107 031c 	add.w	r3, r7, #28
 800152a:	4619      	mov	r1, r3
 800152c:	4805      	ldr	r0, [pc, #20]	@ (8001544 <HAL_ADC_MspInit+0xe0>)
 800152e:	f004 fd09 	bl	8005f44 <HAL_GPIO_Init>
}
 8001532:	bf00      	nop
 8001534:	3730      	adds	r7, #48	@ 0x30
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40012000 	.word	0x40012000
 8001540:	40023800 	.word	0x40023800
 8001544:	40020800 	.word	0x40020800
 8001548:	40012100 	.word	0x40012100

0800154c <reset_algorithm_status>:
	return pow(nmbr, 2);
}
*/

void reset_algorithm_status()
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
	rocket_status = STAT_ROCKET_READY;
 8001550:	4b03      	ldr	r3, [pc, #12]	@ (8001560 <reset_algorithm_status+0x14>)
 8001552:	2200      	movs	r2, #0
 8001554:	701a      	strb	r2, [r3, #0]

}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	200002a8 	.word	0x200002a8

08001564 <algorithm_1_update>:
 * it works only with BME280 pressure sensor. Measures the vertical velocity.
 * it detects the first deploy
 * it detecets the second deploy via altitude
 */
void algorithm_1_update(flight_data_t *rocket)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

	float velocity = 0.0;
 800156c:	f04f 0300 	mov.w	r3, #0
 8001570:	617b      	str	r3, [r7, #20]

	//velocity measuiring
	currentTime_1 = HAL_GetTick();
 8001572:	f003 fb37 	bl	8004be4 <HAL_GetTick>
 8001576:	4603      	mov	r3, r0
 8001578:	4a90      	ldr	r2, [pc, #576]	@ (80017bc <algorithm_1_update+0x258>)
 800157a:	6013      	str	r3, [r2, #0]
	uint32_t delta_time = currentTime_1 - lastTime_1;
 800157c:	4b8f      	ldr	r3, [pc, #572]	@ (80017bc <algorithm_1_update+0x258>)
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	4b8f      	ldr	r3, [pc, #572]	@ (80017c0 <algorithm_1_update+0x25c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	613b      	str	r3, [r7, #16]

  if(delta_time >= 90)
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	2b59      	cmp	r3, #89	@ 0x59
 800158c:	d920      	bls.n	80015d0 <algorithm_1_update+0x6c>
  {
	  float currentAltitude = rocket->altitude;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	60fb      	str	r3, [r7, #12]
	  velocity = (currentAltitude - lastAltitude_1) / ((float)(delta_time) / 1000);
 8001594:	4b8b      	ldr	r3, [pc, #556]	@ (80017c4 <algorithm_1_update+0x260>)
 8001596:	edd3 7a00 	vldr	s15, [r3]
 800159a:	ed97 7a03 	vldr	s14, [r7, #12]
 800159e:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	ee07 3a90 	vmov	s15, r3
 80015a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015ac:	ed9f 6a86 	vldr	s12, [pc, #536]	@ 80017c8 <algorithm_1_update+0x264>
 80015b0:	ee87 7a86 	vdiv.f32	s14, s15, s12
 80015b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015b8:	edc7 7a05 	vstr	s15, [r7, #20]
	  lastAltitude_1 = currentAltitude;
 80015bc:	4a81      	ldr	r2, [pc, #516]	@ (80017c4 <algorithm_1_update+0x260>)
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	6013      	str	r3, [r2, #0]

	  lastTime_1 = currentTime_1;
 80015c2:	4b7e      	ldr	r3, [pc, #504]	@ (80017bc <algorithm_1_update+0x258>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a7e      	ldr	r2, [pc, #504]	@ (80017c0 <algorithm_1_update+0x25c>)
 80015c8:	6013      	str	r3, [r2, #0]
	  is_updated = 1;
 80015ca:	4b80      	ldr	r3, [pc, #512]	@ (80017cc <algorithm_1_update+0x268>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	701a      	strb	r2, [r3, #0]
  }

  if(is_updated)
 80015d0:	4b7e      	ldr	r3, [pc, #504]	@ (80017cc <algorithm_1_update+0x268>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	f000 80ec 	beq.w	80017b2 <algorithm_1_update+0x24e>
  {
	  is_updated = 0;
 80015da:	4b7c      	ldr	r3, [pc, #496]	@ (80017cc <algorithm_1_update+0x268>)
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]

	switch(rocket_status)
 80015e0:	4b7b      	ldr	r3, [pc, #492]	@ (80017d0 <algorithm_1_update+0x26c>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b09      	cmp	r3, #9
 80015e6:	f200 80d9 	bhi.w	800179c <algorithm_1_update+0x238>
 80015ea:	a201      	add	r2, pc, #4	@ (adr r2, 80015f0 <algorithm_1_update+0x8c>)
 80015ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f0:	08001619 	.word	0x08001619
 80015f4:	08001669 	.word	0x08001669
 80015f8:	080016a7 	.word	0x080016a7
 80015fc:	080016e3 	.word	0x080016e3
 8001600:	0800179d 	.word	0x0800179d
 8001604:	0800179d 	.word	0x0800179d
 8001608:	0800175d 	.word	0x0800175d
 800160c:	0800179d 	.word	0x0800179d
 8001610:	0800179d 	.word	0x0800179d
 8001614:	0800179d 	.word	0x0800179d
	{
		case STAT_ROCKET_READY:						//rising detection
			if(velocity > RISING_VELOCITY_TRESHOLD || rocket->accel_y > RISING_G_TRESHOLD)
 8001618:	edd7 7a05 	vldr	s15, [r7, #20]
 800161c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001620:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001628:	dc09      	bgt.n	800163e <algorithm_1_update+0xda>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001630:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80017d4 <algorithm_1_update+0x270>
 8001634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163c:	dd05      	ble.n	800164a <algorithm_1_update+0xe6>
			{
				counter++;
 800163e:	4b66      	ldr	r3, [pc, #408]	@ (80017d8 <algorithm_1_update+0x274>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	4a64      	ldr	r2, [pc, #400]	@ (80017d8 <algorithm_1_update+0x274>)
 8001646:	6013      	str	r3, [r2, #0]
 8001648:	e002      	b.n	8001650 <algorithm_1_update+0xec>
			}
			else
			{
				counter = 0;
 800164a:	4b63      	ldr	r3, [pc, #396]	@ (80017d8 <algorithm_1_update+0x274>)
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
			}

			if(counter == 2)
 8001650:	4b61      	ldr	r3, [pc, #388]	@ (80017d8 <algorithm_1_update+0x274>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b02      	cmp	r3, #2
 8001656:	f040 80a3 	bne.w	80017a0 <algorithm_1_update+0x23c>
			{
				rocket_status = STAT_FLIGHT_STARTED;
 800165a:	4b5d      	ldr	r3, [pc, #372]	@ (80017d0 <algorithm_1_update+0x26c>)
 800165c:	2201      	movs	r2, #1
 800165e:	701a      	strb	r2, [r3, #0]
				counter = 0;
 8001660:	4b5d      	ldr	r3, [pc, #372]	@ (80017d8 <algorithm_1_update+0x274>)
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
				//serial_println("Fligth started", &TTL_HNDLR);

			}
			break;
 8001666:	e09b      	b.n	80017a0 <algorithm_1_update+0x23c>

		case STAT_FLIGHT_STARTED:					//Burnout detect
			if(rocket->accel_y < BURNOUT_THRESHOLD)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	edd3 7a05 	vldr	s15, [r3, #20]
 800166e:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80017dc <algorithm_1_update+0x278>
 8001672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167a:	d505      	bpl.n	8001688 <algorithm_1_update+0x124>
			{
				counter++;
 800167c:	4b56      	ldr	r3, [pc, #344]	@ (80017d8 <algorithm_1_update+0x274>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	3301      	adds	r3, #1
 8001682:	4a55      	ldr	r2, [pc, #340]	@ (80017d8 <algorithm_1_update+0x274>)
 8001684:	6013      	str	r3, [r2, #0]
 8001686:	e002      	b.n	800168e <algorithm_1_update+0x12a>
			}
			else
			{
				counter = 0;
 8001688:	4b53      	ldr	r3, [pc, #332]	@ (80017d8 <algorithm_1_update+0x274>)
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
			}

			if(counter == 1)
 800168e:	4b52      	ldr	r3, [pc, #328]	@ (80017d8 <algorithm_1_update+0x274>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2b01      	cmp	r3, #1
 8001694:	f040 8086 	bne.w	80017a4 <algorithm_1_update+0x240>
			{
				rocket_status = STAT_MOTOR_BURNOUT;
 8001698:	4b4d      	ldr	r3, [pc, #308]	@ (80017d0 <algorithm_1_update+0x26c>)
 800169a:	2202      	movs	r2, #2
 800169c:	701a      	strb	r2, [r3, #0]
				counter = 0;
 800169e:	4b4e      	ldr	r3, [pc, #312]	@ (80017d8 <algorithm_1_update+0x274>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]
				//serial_println("Burnout", &TTL_HNDLR);
			}
			break;
 80016a4:	e07e      	b.n	80017a4 <algorithm_1_update+0x240>

		case STAT_MOTOR_BURNOUT:					//Arming altitude achived
			if(rocket->altitude > ARMING_ALTITUDE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	edd3 7a00 	vldr	s15, [r3]
 80016ac:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 80017e0 <algorithm_1_update+0x27c>
 80016b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b8:	dd05      	ble.n	80016c6 <algorithm_1_update+0x162>
			{
				counter++;
 80016ba:	4b47      	ldr	r3, [pc, #284]	@ (80017d8 <algorithm_1_update+0x274>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	3301      	adds	r3, #1
 80016c0:	4a45      	ldr	r2, [pc, #276]	@ (80017d8 <algorithm_1_update+0x274>)
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	e002      	b.n	80016cc <algorithm_1_update+0x168>
			}
			else
			{
				counter = 0;
 80016c6:	4b44      	ldr	r3, [pc, #272]	@ (80017d8 <algorithm_1_update+0x274>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
			}

			if(counter == 3)
 80016cc:	4b42      	ldr	r3, [pc, #264]	@ (80017d8 <algorithm_1_update+0x274>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b03      	cmp	r3, #3
 80016d2:	d169      	bne.n	80017a8 <algorithm_1_update+0x244>
			{
				rocket_status = STAT_ARMING_DISABLE;
 80016d4:	4b3e      	ldr	r3, [pc, #248]	@ (80017d0 <algorithm_1_update+0x26c>)
 80016d6:	2203      	movs	r2, #3
 80016d8:	701a      	strb	r2, [r3, #0]
				counter = 0;
 80016da:	4b3f      	ldr	r3, [pc, #252]	@ (80017d8 <algorithm_1_update+0x274>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
				//serial_println("Arming altitude achived", &TTL_HNDLR);
			}
			break;
 80016e0:	e062      	b.n	80017a8 <algorithm_1_update+0x244>

		case STAT_ARMING_DISABLE:					//Falling detection || First parachute
			if(velocity < FALLING_VELOCITY_TRESHOLD || rocket->angle_x > ANGLE_THRESHOLD || rocket->angle_y > ANGLE_THRESHOLD || rocket->angle_z > ANGLE_THRESHOLD)
 80016e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80016e6:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80016ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f2:	d41d      	bmi.n	8001730 <algorithm_1_update+0x1cc>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80016fa:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80017e4 <algorithm_1_update+0x280>
 80016fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	dc13      	bgt.n	8001730 <algorithm_1_update+0x1cc>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	edd3 7a08 	vldr	s15, [r3, #32]
 800170e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80017e4 <algorithm_1_update+0x280>
 8001712:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171a:	dc09      	bgt.n	8001730 <algorithm_1_update+0x1cc>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001722:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80017e4 <algorithm_1_update+0x280>
 8001726:	eef4 7ac7 	vcmpe.f32	s15, s14
 800172a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800172e:	dd05      	ble.n	800173c <algorithm_1_update+0x1d8>
			{
				counter++;
 8001730:	4b29      	ldr	r3, [pc, #164]	@ (80017d8 <algorithm_1_update+0x274>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	3301      	adds	r3, #1
 8001736:	4a28      	ldr	r2, [pc, #160]	@ (80017d8 <algorithm_1_update+0x274>)
 8001738:	6013      	str	r3, [r2, #0]
 800173a:	e002      	b.n	8001742 <algorithm_1_update+0x1de>
			}
			else
			{
				counter = 0;
 800173c:	4b26      	ldr	r3, [pc, #152]	@ (80017d8 <algorithm_1_update+0x274>)
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
			}

			if(counter == 3)
 8001742:	4b25      	ldr	r3, [pc, #148]	@ (80017d8 <algorithm_1_update+0x274>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2b03      	cmp	r3, #3
 8001748:	d130      	bne.n	80017ac <algorithm_1_update+0x248>
			{
				rocket_status = STAT_P1_OK_P2_NO;
 800174a:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <algorithm_1_update+0x26c>)
 800174c:	2206      	movs	r2, #6
 800174e:	701a      	strb	r2, [r3, #0]
				counter = 0;
 8001750:	4b21      	ldr	r3, [pc, #132]	@ (80017d8 <algorithm_1_update+0x274>)
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
				//serial_println("First parachute_deploy", &TTL_HNDLR);
				apoge_deploy();
 8001756:	f001 f887 	bl	8002868 <apoge_deploy>

			}
			break;
 800175a:	e027      	b.n	80017ac <algorithm_1_update+0x248>

		case STAT_P1_OK_P2_NO:							//Second parachute deploy
			if(rocket->altitude < SECOND_DEPLOY_ALTITUDE)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80017e8 <algorithm_1_update+0x284>
 8001766:	eef4 7ac7 	vcmpe.f32	s15, s14
 800176a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176e:	d505      	bpl.n	800177c <algorithm_1_update+0x218>
			{
				counter++;
 8001770:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <algorithm_1_update+0x274>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	3301      	adds	r3, #1
 8001776:	4a18      	ldr	r2, [pc, #96]	@ (80017d8 <algorithm_1_update+0x274>)
 8001778:	6013      	str	r3, [r2, #0]
 800177a:	e002      	b.n	8001782 <algorithm_1_update+0x21e>
			}
			else
			{
				counter = 0;
 800177c:	4b16      	ldr	r3, [pc, #88]	@ (80017d8 <algorithm_1_update+0x274>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
			}

			if(counter == 3)
 8001782:	4b15      	ldr	r3, [pc, #84]	@ (80017d8 <algorithm_1_update+0x274>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b03      	cmp	r3, #3
 8001788:	d112      	bne.n	80017b0 <algorithm_1_update+0x24c>
			{
				rocket_status = STAT_P1_OK_P2_OK;
 800178a:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <algorithm_1_update+0x26c>)
 800178c:	2208      	movs	r2, #8
 800178e:	701a      	strb	r2, [r3, #0]
				counter = 0;
 8001790:	4b11      	ldr	r3, [pc, #68]	@ (80017d8 <algorithm_1_update+0x274>)
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
				//serial_println("Second parachute deploy", &TTL_HNDLR);
				main_deploy();
 8001796:	f001 f849 	bl	800282c <main_deploy>

			}
			break;
 800179a:	e009      	b.n	80017b0 <algorithm_1_update+0x24c>
		case STAT_TOUCH_DOWN:

			break;

		default:
			break;
 800179c:	bf00      	nop
 800179e:	e008      	b.n	80017b2 <algorithm_1_update+0x24e>
			break;
 80017a0:	bf00      	nop
 80017a2:	e006      	b.n	80017b2 <algorithm_1_update+0x24e>
			break;
 80017a4:	bf00      	nop
 80017a6:	e004      	b.n	80017b2 <algorithm_1_update+0x24e>
			break;
 80017a8:	bf00      	nop
 80017aa:	e002      	b.n	80017b2 <algorithm_1_update+0x24e>
			break;
 80017ac:	bf00      	nop
 80017ae:	e000      	b.n	80017b2 <algorithm_1_update+0x24e>
			break;
 80017b0:	bf00      	nop

	}

  }
}
 80017b2:	bf00      	nop
 80017b4:	3718      	adds	r7, #24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	2000029c 	.word	0x2000029c
 80017c0:	200002a0 	.word	0x200002a0
 80017c4:	200002a4 	.word	0x200002a4
 80017c8:	447a0000 	.word	0x447a0000
 80017cc:	200002b0 	.word	0x200002b0
 80017d0:	200002a8 	.word	0x200002a8
 80017d4:	44bb8000 	.word	0x44bb8000
 80017d8:	200002ac 	.word	0x200002ac
 80017dc:	c3fa0000 	.word	0xc3fa0000
 80017e0:	44fa0000 	.word	0x44fa0000
 80017e4:	42820000 	.word	0x42820000
 80017e8:	44098000 	.word	0x44098000

080017ec <calculateCRC>:
union DataPack veriler;
uint8_t bufferPrint[400];


static uint8_t calculateCRC()
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
	int check_sum = 0;
 80017f2:	2300      	movs	r3, #0
 80017f4:	607b      	str	r3, [r7, #4]
	for(int i = 1; i < sizeof(veriler.dataYapi) - 3; i++){
 80017f6:	2301      	movs	r3, #1
 80017f8:	603b      	str	r3, [r7, #0]
 80017fa:	e00a      	b.n	8001812 <calculateCRC+0x26>
		check_sum += veriler.arr[i];
 80017fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001834 <calculateCRC+0x48>)
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	4413      	add	r3, r2
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	461a      	mov	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4413      	add	r3, r2
 800180a:	607b      	str	r3, [r7, #4]
	for(int i = 1; i < sizeof(veriler.dataYapi) - 3; i++){
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	3301      	adds	r3, #1
 8001810:	603b      	str	r3, [r7, #0]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	2b3c      	cmp	r3, #60	@ 0x3c
 8001816:	d9f1      	bls.n	80017fc <calculateCRC+0x10>
	}
	return (uint8_t) (check_sum % 256);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	425a      	negs	r2, r3
 800181c:	b2db      	uxtb	r3, r3
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	bf58      	it	pl
 8001822:	4253      	negpl	r3, r2
 8001824:	b2db      	uxtb	r3, r3
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	200002b4 	.word	0x200002b4

08001838 <send_datas>:
  * @param  data: Pointer to the data string.
  * @param  huart: Pointer to the uart handler typedef.
  * @retval None
  */
void send_datas(UART_HandleTypeDef* huart, uint8_t* data, uint16_t len)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	60b9      	str	r1, [r7, #8]
 8001842:	4613      	mov	r3, r2
 8001844:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit(huart, data, len, 50);
 8001846:	88fa      	ldrh	r2, [r7, #6]
 8001848:	2332      	movs	r3, #50	@ 0x32
 800184a:	68b9      	ldr	r1, [r7, #8]
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f007 fecf 	bl	80095f0 <HAL_UART_Transmit>
}
 8001852:	bf00      	nop
 8001854:	3710      	adds	r7, #16
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <packDatas>:


uint8_t* packDatas(bmi088_struct_t *bmi, bme280_struct_t *bme, S_GPS_L86_DATA* gps , power_t *power_s, uint16_t status)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af00      	add	r7, sp, #0
 8001862:	6178      	str	r0, [r7, #20]
 8001864:	6139      	str	r1, [r7, #16]
 8001866:	60fa      	str	r2, [r7, #12]
 8001868:	60bb      	str	r3, [r7, #8]
	veriler.dataYapi.basla = 0xFF;
 800186a:	4bb1      	ldr	r3, [pc, #708]	@ (8001b30 <packDatas+0x2d4>)
 800186c:	22ff      	movs	r2, #255	@ 0xff
 800186e:	701a      	strb	r2, [r3, #0]

	uint8_t min = 0;
 8001870:	2300      	movs	r3, #0
 8001872:	77fb      	strb	r3, [r7, #31]
	uint8_t sec = 0;
 8001874:	2300      	movs	r3, #0
 8001876:	77bb      	strb	r3, [r7, #30]
	int gpsTime = (int)gps->timeDateBuf;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	edd3 7a03 	vldr	s15, [r3, #12]
 800187e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001882:	ee17 3a90 	vmov	r3, s15
 8001886:	61bb      	str	r3, [r7, #24]
	sec = gpsTime % 100;
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	4aaa      	ldr	r2, [pc, #680]	@ (8001b34 <packDatas+0x2d8>)
 800188c:	fb82 1203 	smull	r1, r2, r2, r3
 8001890:	1151      	asrs	r1, r2, #5
 8001892:	17da      	asrs	r2, r3, #31
 8001894:	1a8a      	subs	r2, r1, r2
 8001896:	2164      	movs	r1, #100	@ 0x64
 8001898:	fb01 f202 	mul.w	r2, r1, r2
 800189c:	1a9a      	subs	r2, r3, r2
 800189e:	4613      	mov	r3, r2
 80018a0:	77bb      	strb	r3, [r7, #30]
	gpsTime /= 100;
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	4aa3      	ldr	r2, [pc, #652]	@ (8001b34 <packDatas+0x2d8>)
 80018a6:	fb82 1203 	smull	r1, r2, r2, r3
 80018aa:	1152      	asrs	r2, r2, #5
 80018ac:	17db      	asrs	r3, r3, #31
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	61bb      	str	r3, [r7, #24]
	min = gpsTime % 100;
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	4a9f      	ldr	r2, [pc, #636]	@ (8001b34 <packDatas+0x2d8>)
 80018b6:	fb82 1203 	smull	r1, r2, r2, r3
 80018ba:	1151      	asrs	r1, r2, #5
 80018bc:	17da      	asrs	r2, r3, #31
 80018be:	1a8a      	subs	r2, r1, r2
 80018c0:	2164      	movs	r1, #100	@ 0x64
 80018c2:	fb01 f202 	mul.w	r2, r1, r2
 80018c6:	1a9a      	subs	r2, r3, r2
 80018c8:	4613      	mov	r3, r2
 80018ca:	77fb      	strb	r3, [r7, #31]
	min = (min << 2) | (sec >> 4);
 80018cc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	b25a      	sxtb	r2, r3
 80018d4:	7fbb      	ldrb	r3, [r7, #30]
 80018d6:	091b      	lsrs	r3, r3, #4
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	b25b      	sxtb	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b25b      	sxtb	r3, r3
 80018e0:	77fb      	strb	r3, [r7, #31]
	sec = (sec << 4) | (status);
 80018e2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80018e6:	011b      	lsls	r3, r3, #4
 80018e8:	b25a      	sxtb	r2, r3
 80018ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80018ec:	b25b      	sxtb	r3, r3
 80018ee:	4313      	orrs	r3, r2
 80018f0:	b25b      	sxtb	r3, r3
 80018f2:	77bb      	strb	r3, [r7, #30]
	veriler.dataYapi.zaman = min;
 80018f4:	4a8e      	ldr	r2, [pc, #568]	@ (8001b30 <packDatas+0x2d4>)
 80018f6:	7ffb      	ldrb	r3, [r7, #31]
 80018f8:	7053      	strb	r3, [r2, #1]
	veriler.dataYapi.durum = sec;
 80018fa:	4a8d      	ldr	r2, [pc, #564]	@ (8001b30 <packDatas+0x2d4>)
 80018fc:	7fbb      	ldrb	r3, [r7, #30]
 80018fe:	7093      	strb	r3, [r2, #2]

	veriler.dataYapi.voltaj = (uint16_t)(int)(power_s->voltage * 100);
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8001b38 <packDatas+0x2dc>
 800190a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800190e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001912:	ee17 3a90 	vmov	r3, s15
 8001916:	b29a      	uxth	r2, r3
 8001918:	4b85      	ldr	r3, [pc, #532]	@ (8001b30 <packDatas+0x2d4>)
 800191a:	809a      	strh	r2, [r3, #4]
	veriler.dataYapi.akim = (uint16_t)(int)(power_s->current);
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001922:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001926:	ee17 3a90 	vmov	r3, s15
 800192a:	b29a      	uxth	r2, r3
 800192c:	4b80      	ldr	r3, [pc, #512]	@ (8001b30 <packDatas+0x2d4>)
 800192e:	80da      	strh	r2, [r3, #6]

	veriler.dataYapi.sicaklik = (int8_t)(int)(bme->datas.temperature * 2);
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	edd3 7a03 	vldr	s15, [r3, #12]
 8001936:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800193a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193e:	edc7 7a01 	vstr	s15, [r7, #4]
 8001942:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8001946:	4b7a      	ldr	r3, [pc, #488]	@ (8001b30 <packDatas+0x2d4>)
 8001948:	70da      	strb	r2, [r3, #3]
	veriler.dataYapi.nem = (uint8_t)(int)(bme->datas.humidity);
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001950:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001954:	edc7 7a01 	vstr	s15, [r7, #4]
 8001958:	793a      	ldrb	r2, [r7, #4]
 800195a:	4b75      	ldr	r3, [pc, #468]	@ (8001b30 <packDatas+0x2d4>)
 800195c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

	veriler.dataYapi.yukseklik_p = bme->datas.altitude;
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	4a72      	ldr	r2, [pc, #456]	@ (8001b30 <packDatas+0x2d4>)
 8001966:	6093      	str	r3, [r2, #8]
#ifdef ROCKET_CARD
	veriler.dataYapi.maxAltitude = (int16_t)(int)bme->parameters->max_alt;
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001970:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001974:	ee17 3a90 	vmov	r3, s15
 8001978:	b21a      	sxth	r2, r3
 800197a:	4b6d      	ldr	r3, [pc, #436]	@ (8001b30 <packDatas+0x2d4>)
 800197c:	875a      	strh	r2, [r3, #58]	@ 0x3a
#else
	veriler.dataYapi.maxAltitude = 0;
#endif
	veriler.dataYapi.yukseklik_gps = gps->altitudeInMeter;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001982:	4a6b      	ldr	r2, [pc, #428]	@ (8001b30 <packDatas+0x2d4>)
 8001984:	60d3      	str	r3, [r2, #12]

	veriler.dataYapi.lat = gps->lat;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a69      	ldr	r2, [pc, #420]	@ (8001b30 <packDatas+0x2d4>)
 800198c:	6113      	str	r3, [r2, #16]
	veriler.dataYapi.lon = gps->lon;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	4a67      	ldr	r2, [pc, #412]	@ (8001b30 <packDatas+0x2d4>)
 8001994:	6153      	str	r3, [r2, #20]

	veriler.dataYapi.gyroX = -bmi->datas.gyro_x;
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	edd3 7a06 	vldr	s15, [r3, #24]
 800199c:	eef1 7a67 	vneg.f32	s15, s15
 80019a0:	4b63      	ldr	r3, [pc, #396]	@ (8001b30 <packDatas+0x2d4>)
 80019a2:	edc3 7a06 	vstr	s15, [r3, #24]
	veriler.dataYapi.gyroY = -bmi->datas.gyro_z;
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	edd3 7a08 	vldr	s15, [r3, #32]
 80019ac:	eef1 7a67 	vneg.f32	s15, s15
 80019b0:	4b5f      	ldr	r3, [pc, #380]	@ (8001b30 <packDatas+0x2d4>)
 80019b2:	edc3 7a07 	vstr	s15, [r3, #28]
	veriler.dataYapi.gyroZ = -bmi->datas.gyro_y;
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	edd3 7a07 	vldr	s15, [r3, #28]
 80019bc:	eef1 7a67 	vneg.f32	s15, s15
 80019c0:	4b5b      	ldr	r3, [pc, #364]	@ (8001b30 <packDatas+0x2d4>)
 80019c2:	edc3 7a08 	vstr	s15, [r3, #32]

	veriler.dataYapi.accX = bmi->datas.acc_x / 1000;
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80019cc:	eddf 6a5b 	vldr	s13, [pc, #364]	@ 8001b3c <packDatas+0x2e0>
 80019d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019d4:	4b56      	ldr	r3, [pc, #344]	@ (8001b30 <packDatas+0x2d4>)
 80019d6:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	veriler.dataYapi.accY = bmi->datas.acc_z / 1000;
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80019e0:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8001b3c <packDatas+0x2e0>
 80019e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019e8:	4b51      	ldr	r3, [pc, #324]	@ (8001b30 <packDatas+0x2d4>)
 80019ea:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	veriler.dataYapi.accZ = (status > STAT_ROCKET_READY) ? (-bmi->datas.acc_y / 1000) - 1.0 : bmi->datas.acc_y / 1000;
 80019ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d00d      	beq.n	8001a10 <packDatas+0x1b4>
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80019fa:	eeb1 7a67 	vneg.f32	s14, s15
 80019fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001b3c <packDatas+0x2e0>
 8001a02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a0e:	e006      	b.n	8001a1e <packDatas+0x1c2>
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001a16:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001b3c <packDatas+0x2e0>
 8001a1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a1e:	4b44      	ldr	r3, [pc, #272]	@ (8001b30 <packDatas+0x2d4>)
 8001a20:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	veriler.dataYapi.uyduSayisi = ((uint8_t)gps->satInUse << 3) | (((int)euler[0] & 0x8000) >> 13) | (((int)euler[1] & 0x8000) >> 14) | (((int)euler[2] & 0x8000) >> 15);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6a1b      	ldr	r3, [r3, #32]
 8001a28:	b25b      	sxtb	r3, r3
 8001a2a:	00db      	lsls	r3, r3, #3
 8001a2c:	b25a      	sxtb	r2, r3
 8001a2e:	4b44      	ldr	r3, [pc, #272]	@ (8001b40 <packDatas+0x2e4>)
 8001a30:	edd3 7a00 	vldr	s15, [r3]
 8001a34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a38:	ee17 3a90 	vmov	r3, s15
 8001a3c:	135b      	asrs	r3, r3, #13
 8001a3e:	b25b      	sxtb	r3, r3
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	b25b      	sxtb	r3, r3
 8001a46:	4313      	orrs	r3, r2
 8001a48:	b25a      	sxtb	r2, r3
 8001a4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b40 <packDatas+0x2e4>)
 8001a4c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a54:	ee17 3a90 	vmov	r3, s15
 8001a58:	139b      	asrs	r3, r3, #14
 8001a5a:	b25b      	sxtb	r3, r3
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	b25b      	sxtb	r3, r3
 8001a62:	4313      	orrs	r3, r2
 8001a64:	b25a      	sxtb	r2, r3
 8001a66:	4b36      	ldr	r3, [pc, #216]	@ (8001b40 <packDatas+0x2e4>)
 8001a68:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a70:	ee17 3a90 	vmov	r3, s15
 8001a74:	13db      	asrs	r3, r3, #15
 8001a76:	b25b      	sxtb	r3, r3
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	b25b      	sxtb	r3, r3
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	b25b      	sxtb	r3, r3
 8001a82:	b2da      	uxtb	r2, r3
 8001a84:	4b2a      	ldr	r3, [pc, #168]	@ (8001b30 <packDatas+0x2d4>)
 8001a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	veriler.dataYapi.hiz = (int16_t)(int)(bme->datas.velocity * 10);
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001a90:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a9c:	ee17 3a90 	vmov	r3, s15
 8001aa0:	b21a      	sxth	r2, r3
 8001aa2:	4b23      	ldr	r3, [pc, #140]	@ (8001b30 <packDatas+0x2d4>)
 8001aa4:	871a      	strh	r2, [r3, #56]	@ 0x38

	veriler.dataYapi.aci = quaternionToTheta();
 8001aa6:	f001 fa47 	bl	8002f38 <quaternionToTheta>
 8001aaa:	eef0 7a40 	vmov.f32	s15, s0
 8001aae:	4b20      	ldr	r3, [pc, #128]	@ (8001b30 <packDatas+0x2d4>)
 8001ab0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	veriler.dataYapi.pitch = (uint8_t)((int)abs(euler[0]));
 8001ab4:	4b22      	ldr	r3, [pc, #136]	@ (8001b40 <packDatas+0x2e4>)
 8001ab6:	edd3 7a00 	vldr	s15, [r3]
 8001aba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001abe:	ee17 3a90 	vmov	r3, s15
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	bfb8      	it	lt
 8001ac6:	425b      	neglt	r3, r3
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4b19      	ldr	r3, [pc, #100]	@ (8001b30 <packDatas+0x2d4>)
 8001acc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	veriler.dataYapi.roll = (uint8_t)((int)abs(euler[1]));
 8001ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <packDatas+0x2e4>)
 8001ad2:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ad6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ada:	ee17 3a90 	vmov	r3, s15
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	bfb8      	it	lt
 8001ae2:	425b      	neglt	r3, r3
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4b12      	ldr	r3, [pc, #72]	@ (8001b30 <packDatas+0x2d4>)
 8001ae8:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	veriler.dataYapi.yaw = (uint8_t)((int)abs(euler[2]));
 8001aec:	4b14      	ldr	r3, [pc, #80]	@ (8001b40 <packDatas+0x2e4>)
 8001aee:	edd3 7a02 	vldr	s15, [r3, #8]
 8001af2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001af6:	ee17 3a90 	vmov	r3, s15
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	bfb8      	it	lt
 8001afe:	425b      	neglt	r3, r3
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	4b0b      	ldr	r3, [pc, #44]	@ (8001b30 <packDatas+0x2d4>)
 8001b04:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37

	veriler.dataYapi.checkSum = calculateCRC();
 8001b08:	f7ff fe70 	bl	80017ec <calculateCRC>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	461a      	mov	r2, r3
 8001b10:	4b07      	ldr	r3, [pc, #28]	@ (8001b30 <packDatas+0x2d4>)
 8001b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	veriler.dataYapi.CR	= '\r';
 8001b16:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <packDatas+0x2d4>)
 8001b18:	220d      	movs	r2, #13
 8001b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	veriler.dataYapi.LF	= '\n';
 8001b1e:	4b04      	ldr	r3, [pc, #16]	@ (8001b30 <packDatas+0x2d4>)
 8001b20:	220a      	movs	r2, #10
 8001b22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	return veriler.arr;
 8001b26:	4b02      	ldr	r3, [pc, #8]	@ (8001b30 <packDatas+0x2d4>)
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3720      	adds	r7, #32
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	200002b4 	.word	0x200002b4
 8001b34:	51eb851f 	.word	0x51eb851f
 8001b38:	42c80000 	.word	0x42c80000
 8001b3c:	447a0000 	.word	0x447a0000
 8001b40:	200005bc 	.word	0x200005bc

08001b44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	4b17      	ldr	r3, [pc, #92]	@ (8001bac <MX_DMA_Init+0x68>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a16      	ldr	r2, [pc, #88]	@ (8001bac <MX_DMA_Init+0x68>)
 8001b54:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b14      	ldr	r3, [pc, #80]	@ (8001bac <MX_DMA_Init+0x68>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	603b      	str	r3, [r7, #0]
 8001b6a:	4b10      	ldr	r3, [pc, #64]	@ (8001bac <MX_DMA_Init+0x68>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	4a0f      	ldr	r2, [pc, #60]	@ (8001bac <MX_DMA_Init+0x68>)
 8001b70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b76:	4b0d      	ldr	r3, [pc, #52]	@ (8001bac <MX_DMA_Init+0x68>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b7e:	603b      	str	r3, [r7, #0]
 8001b80:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	200c      	movs	r0, #12
 8001b88:	f003 fd37 	bl	80055fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001b8c:	200c      	movs	r0, #12
 8001b8e:	f003 fd50 	bl	8005632 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2100      	movs	r1, #0
 8001b96:	2039      	movs	r0, #57	@ 0x39
 8001b98:	f003 fd2f 	bl	80055fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001b9c:	2039      	movs	r0, #57	@ 0x39
 8001b9e:	f003 fd48 	bl	8005632 <HAL_NVIC_EnableIRQ>

}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800

08001bb0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08a      	sub	sp, #40	@ 0x28
 8001bb4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb6:	f107 0314 	add.w	r3, r7, #20
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
 8001bc2:	60da      	str	r2, [r3, #12]
 8001bc4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	613b      	str	r3, [r7, #16]
 8001bca:	4b75      	ldr	r3, [pc, #468]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	4a74      	ldr	r2, [pc, #464]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001bd0:	f043 0304 	orr.w	r3, r3, #4
 8001bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd6:	4b72      	ldr	r3, [pc, #456]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	f003 0304 	and.w	r3, r3, #4
 8001bde:	613b      	str	r3, [r7, #16]
 8001be0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	4b6e      	ldr	r3, [pc, #440]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	4a6d      	ldr	r2, [pc, #436]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001bec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf2:	4b6b      	ldr	r3, [pc, #428]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	4b67      	ldr	r3, [pc, #412]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a66      	ldr	r2, [pc, #408]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b64      	ldr	r3, [pc, #400]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	607b      	str	r3, [r7, #4]
 8001c1e:	4b60      	ldr	r3, [pc, #384]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	4a5f      	ldr	r2, [pc, #380]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c24:	f043 0302 	orr.w	r3, r3, #2
 8001c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2a:	4b5d      	ldr	r3, [pc, #372]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	f003 0302 	and.w	r3, r3, #2
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	603b      	str	r3, [r7, #0]
 8001c3a:	4b59      	ldr	r3, [pc, #356]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3e:	4a58      	ldr	r2, [pc, #352]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c40:	f043 0308 	orr.w	r3, r3, #8
 8001c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c46:	4b56      	ldr	r3, [pc, #344]	@ (8001da0 <MX_GPIO_Init+0x1f0>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	f003 0308 	and.w	r3, r3, #8
 8001c4e:	603b      	str	r3, [r7, #0]
 8001c50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUZZER_Pin|APOGE_STAT_DIS_Pin|APOGE_MOS_Pin, GPIO_PIN_RESET);
 8001c52:	2200      	movs	r2, #0
 8001c54:	f241 0109 	movw	r1, #4105	@ 0x1009
 8001c58:	4852      	ldr	r0, [pc, #328]	@ (8001da4 <MX_GPIO_Init+0x1f4>)
 8001c5a:	f004 fbfb 	bl	8006454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, APOGEE_LED_Pin|MAIN_LED_Pin|RF_M0_Pin|RF_M1_Pin, GPIO_PIN_SET);
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f641 0109 	movw	r1, #6153	@ 0x1809
 8001c64:	4850      	ldr	r0, [pc, #320]	@ (8001da8 <MX_GPIO_Init+0x1f8>)
 8001c66:	f004 fbf5 	bl	8006454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENS_RES_Pin|USER_LED_Pin|SD_CS_Pin|FLASH_CS_Pin, GPIO_PIN_RESET);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f248 0116 	movw	r1, #32790	@ 0x8016
 8001c70:	484d      	ldr	r0, [pc, #308]	@ (8001da8 <MX_GPIO_Init+0x1f8>)
 8001c72:	f004 fbef 	bl	8006454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MAIN_MOS_Pin|MAIN_STAT_DIS_Pin|IO_1_Pin|IO_0_Pin, GPIO_PIN_RESET);
 8001c76:	2200      	movs	r2, #0
 8001c78:	f246 0105 	movw	r1, #24581	@ 0x6005
 8001c7c:	484b      	ldr	r0, [pc, #300]	@ (8001dac <MX_GPIO_Init+0x1fc>)
 8001c7e:	f004 fbe9 	bl	8006454 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_RES_GPIO_Port, FLASH_RES_Pin, GPIO_PIN_RESET);
 8001c82:	2200      	movs	r2, #0
 8001c84:	2104      	movs	r1, #4
 8001c86:	484a      	ldr	r0, [pc, #296]	@ (8001db0 <MX_GPIO_Init+0x200>)
 8001c88:	f004 fbe4 	bl	8006454 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : APOGE_STAT_Pin SD_CD_Pin */
  GPIO_InitStruct.Pin = APOGE_STAT_Pin|SD_CD_Pin;
 8001c8c:	f242 0310 	movw	r3, #8208	@ 0x2010
 8001c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	2300      	movs	r3, #0
 8001c98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9a:	f107 0314 	add.w	r3, r7, #20
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4840      	ldr	r0, [pc, #256]	@ (8001da4 <MX_GPIO_Init+0x1f4>)
 8001ca2:	f004 f94f 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin APOGE_STAT_DIS_Pin APOGE_MOS_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|APOGE_STAT_DIS_Pin|APOGE_MOS_Pin;
 8001ca6:	f241 0309 	movw	r3, #4105	@ 0x1009
 8001caa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cac:	2301      	movs	r3, #1
 8001cae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb8:	f107 0314 	add.w	r3, r7, #20
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4839      	ldr	r0, [pc, #228]	@ (8001da4 <MX_GPIO_Init+0x1f4>)
 8001cc0:	f004 f940 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : APOGEE_LED_Pin SENS_RES_Pin USER_LED_Pin MAIN_LED_Pin
                           SD_CS_Pin RF_M0_Pin RF_M1_Pin FLASH_CS_Pin */
  GPIO_InitStruct.Pin = APOGEE_LED_Pin|SENS_RES_Pin|USER_LED_Pin|MAIN_LED_Pin
 8001cc4:	f649 031f 	movw	r3, #38943	@ 0x981f
 8001cc8:	617b      	str	r3, [r7, #20]
                          |SD_CS_Pin|RF_M0_Pin|RF_M1_Pin|FLASH_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd6:	f107 0314 	add.w	r3, r7, #20
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4832      	ldr	r0, [pc, #200]	@ (8001da8 <MX_GPIO_Init+0x1f8>)
 8001cde:	f004 f931 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : MAIN_MOS_Pin MAIN_STAT_DIS_Pin IO_1_Pin IO_0_Pin */
  GPIO_InitStruct.Pin = MAIN_MOS_Pin|MAIN_STAT_DIS_Pin|IO_1_Pin|IO_0_Pin;
 8001ce2:	f246 0305 	movw	r3, #24581	@ 0x6005
 8001ce6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cec:	2300      	movs	r3, #0
 8001cee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	482c      	ldr	r0, [pc, #176]	@ (8001dac <MX_GPIO_Init+0x1fc>)
 8001cfc:	f004 f922 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pins : MAIN_STAT_Pin GPS_LED_Pin FLASH_WP_Pin */
  GPIO_InitStruct.Pin = MAIN_STAT_Pin|GPS_LED_Pin|FLASH_WP_Pin;
 8001d00:	f249 0302 	movw	r3, #36866	@ 0x9002
 8001d04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	4825      	ldr	r0, [pc, #148]	@ (8001dac <MX_GPIO_Init+0x1fc>)
 8001d16:	f004 f915 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_GYRO_Pin */
  GPIO_InitStruct.Pin = INT_GYRO_Pin;
 8001d1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d20:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GYRO_GPIO_Port, &GPIO_InitStruct);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4619      	mov	r1, r3
 8001d30:	481c      	ldr	r0, [pc, #112]	@ (8001da4 <MX_GPIO_Init+0x1f4>)
 8001d32:	f004 f907 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_ACC_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin;
 8001d36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d3c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_ACC_GPIO_Port, &GPIO_InitStruct);
 8001d46:	f107 0314 	add.w	r3, r7, #20
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4816      	ldr	r0, [pc, #88]	@ (8001da8 <MX_GPIO_Init+0x1f8>)
 8001d4e:	f004 f8f9 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_AUX_Pin */
  GPIO_InitStruct.Pin = RF_AUX_Pin;
 8001d52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_AUX_GPIO_Port, &GPIO_InitStruct);
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4619      	mov	r1, r3
 8001d66:	4810      	ldr	r0, [pc, #64]	@ (8001da8 <MX_GPIO_Init+0x1f8>)
 8001d68:	f004 f8ec 	bl	8005f44 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_RES_Pin */
  GPIO_InitStruct.Pin = FLASH_RES_Pin;
 8001d6c:	2304      	movs	r3, #4
 8001d6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d70:	2301      	movs	r3, #1
 8001d72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FLASH_RES_GPIO_Port, &GPIO_InitStruct);
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	4619      	mov	r1, r3
 8001d82:	480b      	ldr	r0, [pc, #44]	@ (8001db0 <MX_GPIO_Init+0x200>)
 8001d84:	f004 f8de 	bl	8005f44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2017      	movs	r0, #23
 8001d8e:	f003 fc34 	bl	80055fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d92:	2017      	movs	r0, #23
 8001d94:	f003 fc4d 	bl	8005632 <HAL_NVIC_EnableIRQ>

}
 8001d98:	bf00      	nop
 8001d9a:	3728      	adds	r7, #40	@ 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40023800 	.word	0x40023800
 8001da4:	40020800 	.word	0x40020800
 8001da8:	40020000 	.word	0x40020000
 8001dac:	40020400 	.word	0x40020400
 8001db0:	40020c00 	.word	0x40020c00

08001db4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001db8:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001dba:	4a13      	ldr	r2, [pc, #76]	@ (8001e08 <MX_I2C1_Init+0x54>)
 8001dbc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001dbe:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001dc0:	4a12      	ldr	r2, [pc, #72]	@ (8001e0c <MX_I2C1_Init+0x58>)
 8001dc2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001dca:	4b0e      	ldr	r3, [pc, #56]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001dd2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dd6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dde:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001de4:	4b07      	ldr	r3, [pc, #28]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dea:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001df0:	4804      	ldr	r0, [pc, #16]	@ (8001e04 <MX_I2C1_Init+0x50>)
 8001df2:	f004 fb61 	bl	80064b8 <HAL_I2C_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001dfc:	f000 fe22 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200002f4 	.word	0x200002f4
 8001e08:	40005400 	.word	0x40005400
 8001e0c:	000186a0 	.word	0x000186a0

08001e10 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001e14:	4b12      	ldr	r3, [pc, #72]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e16:	4a13      	ldr	r2, [pc, #76]	@ (8001e64 <MX_I2C3_Init+0x54>)
 8001e18:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001e1a:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e1c:	4a12      	ldr	r2, [pc, #72]	@ (8001e68 <MX_I2C3_Init+0x58>)
 8001e1e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e20:	4b0f      	ldr	r3, [pc, #60]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001e26:	4b0e      	ldr	r3, [pc, #56]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e32:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e34:	4b0a      	ldr	r3, [pc, #40]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001e3a:	4b09      	ldr	r3, [pc, #36]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e40:	4b07      	ldr	r3, [pc, #28]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e46:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001e4c:	4804      	ldr	r0, [pc, #16]	@ (8001e60 <MX_I2C3_Init+0x50>)
 8001e4e:	f004 fb33 	bl	80064b8 <HAL_I2C_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001e58:	f000 fdf4 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000348 	.word	0x20000348
 8001e64:	40005c00 	.word	0x40005c00
 8001e68:	000186a0 	.word	0x000186a0

08001e6c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08c      	sub	sp, #48	@ 0x30
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e74:	f107 031c 	add.w	r3, r7, #28
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a42      	ldr	r2, [pc, #264]	@ (8001f94 <HAL_I2C_MspInit+0x128>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d12d      	bne.n	8001eea <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61bb      	str	r3, [r7, #24]
 8001e92:	4b41      	ldr	r3, [pc, #260]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e96:	4a40      	ldr	r2, [pc, #256]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001e98:	f043 0302 	orr.w	r3, r3, #2
 8001e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	61bb      	str	r3, [r7, #24]
 8001ea8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eaa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001eae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eb0:	2312      	movs	r3, #18
 8001eb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ebc:	2304      	movs	r3, #4
 8001ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec0:	f107 031c 	add.w	r3, r7, #28
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	4835      	ldr	r0, [pc, #212]	@ (8001f9c <HAL_I2C_MspInit+0x130>)
 8001ec8:	f004 f83c 	bl	8005f44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	4b31      	ldr	r3, [pc, #196]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed4:	4a30      	ldr	r2, [pc, #192]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001ed6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eda:	6413      	str	r3, [r2, #64]	@ 0x40
 8001edc:	4b2e      	ldr	r3, [pc, #184]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001ee8:	e050      	b.n	8001f8c <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a2c      	ldr	r2, [pc, #176]	@ (8001fa0 <HAL_I2C_MspInit+0x134>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d14b      	bne.n	8001f8c <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	4b27      	ldr	r3, [pc, #156]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efc:	4a26      	ldr	r2, [pc, #152]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001efe:	f043 0304 	orr.w	r3, r3, #4
 8001f02:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f04:	4b24      	ldr	r3, [pc, #144]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f10:	2300      	movs	r3, #0
 8001f12:	60fb      	str	r3, [r7, #12]
 8001f14:	4b20      	ldr	r3, [pc, #128]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f18:	4a1f      	ldr	r2, [pc, #124]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f20:	4b1d      	ldr	r3, [pc, #116]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f32:	2312      	movs	r3, #18
 8001f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f3e:	2304      	movs	r3, #4
 8001f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f42:	f107 031c 	add.w	r3, r7, #28
 8001f46:	4619      	mov	r1, r3
 8001f48:	4816      	ldr	r0, [pc, #88]	@ (8001fa4 <HAL_I2C_MspInit+0x138>)
 8001f4a:	f003 fffb 	bl	8005f44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f4e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f54:	2312      	movs	r3, #18
 8001f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001f60:	2304      	movs	r3, #4
 8001f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	4619      	mov	r1, r3
 8001f6a:	480f      	ldr	r0, [pc, #60]	@ (8001fa8 <HAL_I2C_MspInit+0x13c>)
 8001f6c:	f003 ffea 	bl	8005f44 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001f70:	2300      	movs	r3, #0
 8001f72:	60bb      	str	r3, [r7, #8]
 8001f74:	4b08      	ldr	r3, [pc, #32]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f78:	4a07      	ldr	r2, [pc, #28]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001f7a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f80:	4b05      	ldr	r3, [pc, #20]	@ (8001f98 <HAL_I2C_MspInit+0x12c>)
 8001f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
}
 8001f8c:	bf00      	nop
 8001f8e:	3730      	adds	r7, #48	@ 0x30
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40005400 	.word	0x40005400
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40020400 	.word	0x40020400
 8001fa0:	40005c00 	.word	0x40005c00
 8001fa4:	40020800 	.word	0x40020800
 8001fa8:	40020000 	.word	0x40020000

08001fac <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a16      	ldr	r2, [pc, #88]	@ (8002014 <HAL_I2C_MspDeInit+0x68>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d110      	bne.n	8001fe0 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001fbe:	4b16      	ldr	r3, [pc, #88]	@ (8002018 <HAL_I2C_MspDeInit+0x6c>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	4a15      	ldr	r2, [pc, #84]	@ (8002018 <HAL_I2C_MspDeInit+0x6c>)
 8001fc4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001fc8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001fca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fce:	4813      	ldr	r0, [pc, #76]	@ (800201c <HAL_I2C_MspDeInit+0x70>)
 8001fd0:	f004 f94c 	bl	800626c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001fd4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001fd8:	4810      	ldr	r0, [pc, #64]	@ (800201c <HAL_I2C_MspDeInit+0x70>)
 8001fda:	f004 f947 	bl	800626c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8001fde:	e014      	b.n	800200a <HAL_I2C_MspDeInit+0x5e>
  else if(i2cHandle->Instance==I2C3)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a0e      	ldr	r2, [pc, #56]	@ (8002020 <HAL_I2C_MspDeInit+0x74>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d10f      	bne.n	800200a <HAL_I2C_MspDeInit+0x5e>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001fea:	4b0b      	ldr	r3, [pc, #44]	@ (8002018 <HAL_I2C_MspDeInit+0x6c>)
 8001fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fee:	4a0a      	ldr	r2, [pc, #40]	@ (8002018 <HAL_I2C_MspDeInit+0x6c>)
 8001ff0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001ff4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001ff6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ffa:	480a      	ldr	r0, [pc, #40]	@ (8002024 <HAL_I2C_MspDeInit+0x78>)
 8001ffc:	f004 f936 	bl	800626c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 8002000:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002004:	4808      	ldr	r0, [pc, #32]	@ (8002028 <HAL_I2C_MspDeInit+0x7c>)
 8002006:	f004 f931 	bl	800626c <HAL_GPIO_DeInit>
}
 800200a:	bf00      	nop
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40005400 	.word	0x40005400
 8002018:	40023800 	.word	0x40023800
 800201c:	40020400 	.word	0x40020400
 8002020:	40005c00 	.word	0x40005c00
 8002024:	40020800 	.word	0x40020800
 8002028:	40020000 	.word	0x40020000

0800202c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002032:	f002 fd71 	bl	8004b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002036:	f000 f98d 	bl	8002354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800203a:	f7ff fdb9 	bl	8001bb0 <MX_GPIO_Init>
  MX_DMA_Init();
 800203e:	f7ff fd81 	bl	8001b44 <MX_DMA_Init>
  MX_I2C1_Init();
 8002042:	f7ff feb7 	bl	8001db4 <MX_I2C1_Init>
  MX_I2C3_Init();
 8002046:	f7ff fee3 	bl	8001e10 <MX_I2C3_Init>
  MX_SPI1_Init();
 800204a:	f001 f9a1 	bl	8003390 <MX_SPI1_Init>
  MX_SPI3_Init();
 800204e:	f001 f9d5 	bl	80033fc <MX_SPI3_Init>
  MX_UART4_Init();
 8002052:	f002 f89f 	bl	8004194 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8002056:	f002 f8c7 	bl	80041e8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800205a:	f002 f8ef 	bl	800423c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800205e:	f002 f917 	bl	8004290 <MX_USART6_UART_Init>
  MX_RTC_Init();
 8002062:	f001 f945 	bl	80032f0 <MX_RTC_Init>
  MX_TIM3_Init();
 8002066:	f001 fc3f 	bl	80038e8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800206a:	f001 fc8b 	bl	8003984 <MX_TIM4_Init>
  MX_TIM5_Init();
 800206e:	f001 fcd7 	bl	8003a20 <MX_TIM5_Init>
  MX_TIM6_Init();
 8002072:	f001 fd23 	bl	8003abc <MX_TIM6_Init>
  MX_TIM9_Init();
 8002076:	f001 fd57 	bl	8003b28 <MX_TIM9_Init>
  MX_ADC1_Init();
 800207a:	f7ff f94f 	bl	800131c <MX_ADC1_Init>
  MX_ADC2_Init();
 800207e:	f7ff f99f 	bl	80013c0 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_PWR_EnableBkUpAccess();
 8002082:	f005 fa6d 	bl	8007560 <HAL_PWR_EnableBkUpAccess>
  RCC->AHB1ENR |= RCC_AHB1ENR_BKPSRAMEN;
 8002086:	4b92      	ldr	r3, [pc, #584]	@ (80022d0 <main+0x2a4>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	4a91      	ldr	r2, [pc, #580]	@ (80022d0 <main+0x2a4>)
 800208c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002090:	6313      	str	r3, [r2, #48]	@ 0x30
  HAL_PWR_EnableBkUpReg();
 8002092:	f005 fa79 	bl	8007588 <HAL_PWREx_EnableBkUpReg>

  HAL_GPIO_WritePin(SENS_RES_GPIO_Port, SENS_RES_Pin, GPIO_PIN_SET);
 8002096:	2201      	movs	r2, #1
 8002098:	2102      	movs	r1, #2
 800209a:	488e      	ldr	r0, [pc, #568]	@ (80022d4 <main+0x2a8>)
 800209c:	f004 f9da 	bl	8006454 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80020a0:	2032      	movs	r0, #50	@ 0x32
 80020a2:	f002 fdab 	bl	8004bfc <HAL_Delay>
  HAL_GPIO_WritePin(SENS_RES_GPIO_Port, SENS_RES_Pin, GPIO_PIN_RESET);
 80020a6:	2200      	movs	r2, #0
 80020a8:	2102      	movs	r1, #2
 80020aa:	488a      	ldr	r0, [pc, #552]	@ (80022d4 <main+0x2a8>)
 80020ac:	f004 f9d2 	bl	8006454 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80020b0:	2032      	movs	r0, #50	@ 0x32
 80020b2:	f002 fda3 	bl	8004bfc <HAL_Delay>

  uint8_t bme_ret = bme280_begin();
 80020b6:	f000 f9c1 	bl	800243c <bme280_begin>
 80020ba:	4603      	mov	r3, r0
 80020bc:	71fb      	strb	r3, [r7, #7]
  if(bme_ret)
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d003      	beq.n	80020cc <main+0xa0>
  {
	  serial_println("bme sensor fail", &TTL_HNDLR);
 80020c4:	4984      	ldr	r1, [pc, #528]	@ (80022d8 <main+0x2ac>)
 80020c6:	4885      	ldr	r0, [pc, #532]	@ (80022dc <main+0x2b0>)
 80020c8:	f000 fa86 	bl	80025d8 <serial_println>
  else
  {
	  //serial_println("bme sensor success", &TTL_HNDLR);
  }

  bme280_config(&bme_sensor_s);
 80020cc:	4884      	ldr	r0, [pc, #528]	@ (80022e0 <main+0x2b4>)
 80020ce:	f008 fe6f 	bl	800adb0 <bme280_config>

  uint8_t bmi_ret = bmi088_begin();
 80020d2:	f000 fa4b 	bl	800256c <bmi088_begin>
 80020d6:	4603      	mov	r3, r0
 80020d8:	71bb      	strb	r3, [r7, #6]
  if(bmi_ret)
 80020da:	79bb      	ldrb	r3, [r7, #6]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d01d      	beq.n	800211c <main+0xf0>
  {
	  serial_println("bmi fail", &TTL_HNDLR);
 80020e0:	497d      	ldr	r1, [pc, #500]	@ (80022d8 <main+0x2ac>)
 80020e2:	4880      	ldr	r0, [pc, #512]	@ (80022e4 <main+0x2b8>)
 80020e4:	f000 fa78 	bl	80025d8 <serial_println>
      if((bmi_ret & 0x01) == 0x01)
 80020e8:	79bb      	ldrb	r3, [r7, #6]
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d007      	beq.n	8002102 <main+0xd6>
      {
        sprintf((char*)str, "error in accel");
 80020f2:	497d      	ldr	r1, [pc, #500]	@ (80022e8 <main+0x2bc>)
 80020f4:	487d      	ldr	r0, [pc, #500]	@ (80022ec <main+0x2c0>)
 80020f6:	f00b f9f3 	bl	800d4e0 <siprintf>
        serial_println((char*) str, &TTL_HNDLR);
 80020fa:	4977      	ldr	r1, [pc, #476]	@ (80022d8 <main+0x2ac>)
 80020fc:	487b      	ldr	r0, [pc, #492]	@ (80022ec <main+0x2c0>)
 80020fe:	f000 fa6b 	bl	80025d8 <serial_println>
      }
      if((bmi_ret & 0x02) == 0x02)
 8002102:	79bb      	ldrb	r3, [r7, #6]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d007      	beq.n	800211c <main+0xf0>
      {
        sprintf((char*)str, "error in gyro");
 800210c:	4978      	ldr	r1, [pc, #480]	@ (80022f0 <main+0x2c4>)
 800210e:	4877      	ldr	r0, [pc, #476]	@ (80022ec <main+0x2c0>)
 8002110:	f00b f9e6 	bl	800d4e0 <siprintf>
        serial_println((char*) str, &TTL_HNDLR);
 8002114:	4970      	ldr	r1, [pc, #448]	@ (80022d8 <main+0x2ac>)
 8002116:	4875      	ldr	r0, [pc, #468]	@ (80022ec <main+0x2c0>)
 8002118:	f000 fa5e 	bl	80025d8 <serial_println>
  else
  {
	  //serial_println("bmi success", &TTL_HNDLR);
  }

    bmi088_config(&bmi_imu_s);
 800211c:	4875      	ldr	r0, [pc, #468]	@ (80022f4 <main+0x2c8>)
 800211e:	f009 fc2d 	bl	800b97c <bmi088_config>
    get_offset(&bmi_imu_s);
 8002122:	4874      	ldr	r0, [pc, #464]	@ (80022f4 <main+0x2c8>)
 8002124:	f00a f978 	bl	800c418 <get_offset>

    ukb_test_init(&test_datas);
 8002128:	4873      	ldr	r0, [pc, #460]	@ (80022f8 <main+0x2cc>)
 800212a:	f001 fdd7 	bl	8003cdc <ukb_test_init>
    quaternon_init(backup_datas->q);
 800212e:	4b73      	ldr	r3, [pc, #460]	@ (80022fc <main+0x2d0>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3344      	adds	r3, #68	@ 0x44
 8002134:	4618      	mov	r0, r3
 8002136:	f000 fc8b 	bl	8002a50 <quaternon_init>
    bmi088_update(&bmi_imu_s);
 800213a:	486e      	ldr	r0, [pc, #440]	@ (80022f4 <main+0x2c8>)
 800213c:	f009 fe20 	bl	800bd80 <bmi088_update>
    getInitialQuaternion(bmi_imu_s.datas.acc_x, bmi_imu_s.datas.acc_y, bmi_imu_s.datas.acc_z);
 8002140:	4b6c      	ldr	r3, [pc, #432]	@ (80022f4 <main+0x2c8>)
 8002142:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002146:	4b6b      	ldr	r3, [pc, #428]	@ (80022f4 <main+0x2c8>)
 8002148:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800214c:	4b69      	ldr	r3, [pc, #420]	@ (80022f4 <main+0x2c8>)
 800214e:	edd3 6a11 	vldr	s13, [r3, #68]	@ 0x44
 8002152:	eeb0 1a66 	vmov.f32	s2, s13
 8002156:	eef0 0a47 	vmov.f32	s1, s14
 800215a:	eeb0 0a67 	vmov.f32	s0, s15
 800215e:	f000 ffb7 	bl	80030d0 <getInitialQuaternion>


    // GNSS config baud rate 57600 with PMTK command.
    serial_println("$PMTK251,57600*2C", &GPS_UART_HNDLR);	// GNSS baud set 57600
 8002162:	4967      	ldr	r1, [pc, #412]	@ (8002300 <main+0x2d4>)
 8002164:	4867      	ldr	r0, [pc, #412]	@ (8002304 <main+0x2d8>)
 8002166:	f000 fa37 	bl	80025d8 <serial_println>
    HAL_UART_DeInit(&GPS_UART_HNDLR);
 800216a:	4865      	ldr	r0, [pc, #404]	@ (8002300 <main+0x2d4>)
 800216c:	f007 fa0e 	bl	800958c <HAL_UART_DeInit>
    GPS_UART_HNDLR.Init.BaudRate = 57600;
 8002170:	4b63      	ldr	r3, [pc, #396]	@ (8002300 <main+0x2d4>)
 8002172:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8002176:	605a      	str	r2, [r3, #4]
    HAL_UART_Init(&GPS_UART_HNDLR);
 8002178:	4861      	ldr	r0, [pc, #388]	@ (8002300 <main+0x2d4>)
 800217a:	f007 f9b7 	bl	80094ec <HAL_UART_Init>
    UsrGpsL86Init(&GPS_UART_HNDLR);
 800217e:	4860      	ldr	r0, [pc, #384]	@ (8002300 <main+0x2d4>)
 8002180:	f002 faa6 	bl	80046d0 <UsrGpsL86Init>
    //VIEW_GPS()											// Read and write to TTL raw GNSS raw value.

    // Lora module config.
    lora_init();
 8002184:	f000 fc10 	bl	80029a8 <lora_init>

    // Config phase finished beep.
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8002188:	2201      	movs	r2, #1
 800218a:	2101      	movs	r1, #1
 800218c:	485e      	ldr	r0, [pc, #376]	@ (8002308 <main+0x2dc>)
 800218e:	f004 f961 	bl	8006454 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8002192:	2064      	movs	r0, #100	@ 0x64
 8002194:	f002 fd32 	bl	8004bfc <HAL_Delay>
    HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8002198:	2200      	movs	r2, #0
 800219a:	2101      	movs	r1, #1
 800219c:	485a      	ldr	r0, [pc, #360]	@ (8002308 <main+0x2dc>)
 800219e:	f004 f959 	bl	8006454 <HAL_GPIO_WritePin>

    // Start timer interrupts.
    HAL_TIM_Base_Start_IT(&htim3);
 80021a2:	485a      	ldr	r0, [pc, #360]	@ (800230c <main+0x2e0>)
 80021a4:	f006 fd54 	bl	8008c50 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim4);
 80021a8:	4859      	ldr	r0, [pc, #356]	@ (8002310 <main+0x2e4>)
 80021aa:	f006 fd51 	bl	8008c50 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim5);
 80021ae:	4859      	ldr	r0, [pc, #356]	@ (8002314 <main+0x2e8>)
 80021b0:	f006 fd4e 	bl	8008c50 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim6);
 80021b4:	4858      	ldr	r0, [pc, #352]	@ (8002318 <main+0x2ec>)
 80021b6:	f006 fd4b 	bl	8008c50 <HAL_TIM_Base_Start_IT>
    //HAL_TIM_Base_Start_IT(&htim7);
    HAL_TIM_Base_Start_IT(&htim9);
 80021ba:	4858      	ldr	r0, [pc, #352]	@ (800231c <main+0x2f0>)
 80021bc:	f006 fd48 	bl	8008c50 <HAL_TIM_Base_Start_IT>

    // Start receiving DMA form GNSS UART.
    HAL_UART_Receive_DMA(&RS232_HNDLR, dma_rx_buf, RX_BUFFER_LEN + 6);
 80021c0:	4b57      	ldr	r3, [pc, #348]	@ (8002320 <main+0x2f4>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	222a      	movs	r2, #42	@ 0x2a
 80021c6:	4619      	mov	r1, r3
 80021c8:	4856      	ldr	r0, [pc, #344]	@ (8002324 <main+0x2f8>)
 80021ca:	f007 fa9c 	bl	8009706 <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&RS232_HNDLR, UART_IT_IDLE);
 80021ce:	4b55      	ldr	r3, [pc, #340]	@ (8002324 <main+0x2f8>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	4b53      	ldr	r3, [pc, #332]	@ (8002324 <main+0x2f8>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f042 0210 	orr.w	r2, r2, #16
 80021dc:	60da      	str	r2, [r3, #12]

    /* USER CODE BEGIN 3 */



	  if(get_test_mode() != last_mode)
 80021de:	f001 ff7d 	bl	80040dc <get_test_mode>
 80021e2:	4603      	mov	r3, r0
 80021e4:	461a      	mov	r2, r3
 80021e6:	4b50      	ldr	r3, [pc, #320]	@ (8002328 <main+0x2fc>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d029      	beq.n	8002242 <main+0x216>
	  {
		  last_mode = get_test_mode();
 80021ee:	f001 ff75 	bl	80040dc <get_test_mode>
 80021f2:	4603      	mov	r3, r0
 80021f4:	461a      	mov	r2, r3
 80021f6:	4b4c      	ldr	r3, [pc, #304]	@ (8002328 <main+0x2fc>)
 80021f8:	701a      	strb	r2, [r3, #0]
		  switch(get_test_mode())
 80021fa:	f001 ff6f 	bl	80040dc <get_test_mode>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b02      	cmp	r3, #2
 8002202:	d017      	beq.n	8002234 <main+0x208>
 8002204:	2b02      	cmp	r3, #2
 8002206:	dc1c      	bgt.n	8002242 <main+0x216>
 8002208:	2b00      	cmp	r3, #0
 800220a:	d002      	beq.n	8002212 <main+0x1e6>
 800220c:	2b01      	cmp	r3, #1
 800220e:	d00a      	beq.n	8002226 <main+0x1fa>
 8002210:	e017      	b.n	8002242 <main+0x216>
		  {
		  case 0:
			  HAL_TIM_Base_Stop_IT(&htim4);
 8002212:	483f      	ldr	r0, [pc, #252]	@ (8002310 <main+0x2e4>)
 8002214:	f006 fd8c 	bl	8008d30 <HAL_TIM_Base_Stop_IT>
			  HAL_TIM_Base_Stop_IT(&htim3);
 8002218:	483c      	ldr	r0, [pc, #240]	@ (800230c <main+0x2e0>)
 800221a:	f006 fd89 	bl	8008d30 <HAL_TIM_Base_Stop_IT>
			  HAL_TIM_Base_Start_IT(&htim5);
 800221e:	483d      	ldr	r0, [pc, #244]	@ (8002314 <main+0x2e8>)
 8002220:	f006 fd16 	bl	8008c50 <HAL_TIM_Base_Start_IT>
			  break;
 8002224:	e00d      	b.n	8002242 <main+0x216>

		  case 1:
			  HAL_TIM_Base_Stop_IT(&htim5);
 8002226:	483b      	ldr	r0, [pc, #236]	@ (8002314 <main+0x2e8>)
 8002228:	f006 fd82 	bl	8008d30 <HAL_TIM_Base_Stop_IT>
			  HAL_TIM_Base_Start_IT(&htim3);
 800222c:	4837      	ldr	r0, [pc, #220]	@ (800230c <main+0x2e0>)
 800222e:	f006 fd0f 	bl	8008c50 <HAL_TIM_Base_Start_IT>
			  break;
 8002232:	e006      	b.n	8002242 <main+0x216>

		  case 2:
			  HAL_TIM_Base_Stop_IT(&htim5);
 8002234:	4837      	ldr	r0, [pc, #220]	@ (8002314 <main+0x2e8>)
 8002236:	f006 fd7b 	bl	8008d30 <HAL_TIM_Base_Stop_IT>
			  HAL_TIM_Base_Start_IT(&htim4);
 800223a:	4835      	ldr	r0, [pc, #212]	@ (8002310 <main+0x2e4>)
 800223c:	f006 fd08 	bl	8008c50 <HAL_TIM_Base_Start_IT>
			  break;
 8002240:	bf00      	nop
		  }
	  }
	  if(is_1000ms)	// This condition works at 1Hz.
 8002242:	4b3a      	ldr	r3, [pc, #232]	@ (800232c <main+0x300>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d009      	beq.n	800225e <main+0x232>
	  {
		  Usr_GpsL86GetValues(&gps_s, &GPS_UART_HNDLR);
 800224a:	492d      	ldr	r1, [pc, #180]	@ (8002300 <main+0x2d4>)
 800224c:	4838      	ldr	r0, [pc, #224]	@ (8002330 <main+0x304>)
 800224e:	f002 fa65 	bl	800471c <Usr_GpsL86GetValues>
		  is_power_1s = 1;
 8002252:	4b38      	ldr	r3, [pc, #224]	@ (8002334 <main+0x308>)
 8002254:	2201      	movs	r2, #1
 8002256:	701a      	strb	r2, [r3, #0]
		  is_1000ms = 0;
 8002258:	4b34      	ldr	r3, [pc, #208]	@ (800232c <main+0x300>)
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
	  }
	  if(is_200ms)	// This condition works at 5Hz.
 800225e:	4b36      	ldr	r3, [pc, #216]	@ (8002338 <main+0x30c>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d01c      	beq.n	80022a0 <main+0x274>
	  {
		  packed_datas_p = packDatas(&bmi_imu_s, &bme_sensor_s, &gps_s, &power_s, rocket_status + 1);
 8002266:	4b35      	ldr	r3, [pc, #212]	@ (800233c <main+0x310>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	3301      	adds	r3, #1
 800226c:	b29b      	uxth	r3, r3
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	4b33      	ldr	r3, [pc, #204]	@ (8002340 <main+0x314>)
 8002272:	4a2f      	ldr	r2, [pc, #188]	@ (8002330 <main+0x304>)
 8002274:	491a      	ldr	r1, [pc, #104]	@ (80022e0 <main+0x2b4>)
 8002276:	481f      	ldr	r0, [pc, #124]	@ (80022f4 <main+0x2c8>)
 8002278:	f7ff faf0 	bl	800185c <packDatas>
 800227c:	4603      	mov	r3, r0
 800227e:	4a31      	ldr	r2, [pc, #196]	@ (8002344 <main+0x318>)
 8002280:	6013      	str	r3, [r2, #0]
		  send_datas(&TTL_HNDLR, packed_datas_p, 64);	// Sends the packets via uart bridge to GCS.
 8002282:	4b30      	ldr	r3, [pc, #192]	@ (8002344 <main+0x318>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2240      	movs	r2, #64	@ 0x40
 8002288:	4619      	mov	r1, r3
 800228a:	4813      	ldr	r0, [pc, #76]	@ (80022d8 <main+0x2ac>)
 800228c:	f7ff fad4 	bl	8001838 <send_datas>

		  sayac++;
 8002290:	4b2d      	ldr	r3, [pc, #180]	@ (8002348 <main+0x31c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	3301      	adds	r3, #1
 8002296:	4a2c      	ldr	r2, [pc, #176]	@ (8002348 <main+0x31c>)
 8002298:	6013      	str	r3, [r2, #0]
		  is_200ms = 0;
 800229a:	4b27      	ldr	r3, [pc, #156]	@ (8002338 <main+0x30c>)
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]
	  }
	  if(is_10ms)// This condition works at 100Hz.
 80022a0:	4b2a      	ldr	r3, [pc, #168]	@ (800234c <main+0x320>)
 80022a2:	781b      	ldrb	r3, [r3, #0]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d005      	beq.n	80022b4 <main+0x288>
	  {
		  bme280_update(&bme_sensor_s);	// 100Hz call is enough for baro sensor.
 80022a8:	480d      	ldr	r0, [pc, #52]	@ (80022e0 <main+0x2b4>)
 80022aa:	f008 ff35 	bl	800b118 <bme280_update>
		  is_10ms = 0;
 80022ae:	4b27      	ldr	r3, [pc, #156]	@ (800234c <main+0x320>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
	  }
	  if(is_1ms)	// This condition works at 1kHz.
 80022b4:	4b26      	ldr	r3, [pc, #152]	@ (8002350 <main+0x324>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d005      	beq.n	80022c8 <main+0x29c>
	  {
		  is_1ms = 0;
 80022bc:	4b24      	ldr	r3, [pc, #144]	@ (8002350 <main+0x324>)
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
		  calc_power(&power_s);
 80022c2:	481f      	ldr	r0, [pc, #124]	@ (8002340 <main+0x314>)
 80022c4:	f000 faf0 	bl	80028a8 <calc_power>
	  }

	  bmi088_update(&bmi_imu_s);	// IMU sensor uses interrupts so it can be called always.
 80022c8:	480a      	ldr	r0, [pc, #40]	@ (80022f4 <main+0x2c8>)
 80022ca:	f009 fd59 	bl	800bd80 <bmi088_update>
	  if(get_test_mode() != last_mode)
 80022ce:	e786      	b.n	80021de <main+0x1b2>
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40020000 	.word	0x40020000
 80022d8:	2000088c 	.word	0x2000088c
 80022dc:	08013200 	.word	0x08013200
 80022e0:	2000039c 	.word	0x2000039c
 80022e4:	08013210 	.word	0x08013210
 80022e8:	0801321c 	.word	0x0801321c
 80022ec:	2000042c 	.word	0x2000042c
 80022f0:	0801322c 	.word	0x0801322c
 80022f4:	200003c4 	.word	0x200003c4
 80022f8:	200004f4 	.word	0x200004f4
 80022fc:	20000000 	.word	0x20000000
 8002300:	2000091c 	.word	0x2000091c
 8002304:	0801323c 	.word	0x0801323c
 8002308:	40020800 	.word	0x40020800
 800230c:	200006d0 	.word	0x200006d0
 8002310:	20000718 	.word	0x20000718
 8002314:	20000760 	.word	0x20000760
 8002318:	200007a8 	.word	0x200007a8
 800231c:	200007f0 	.word	0x200007f0
 8002320:	2000069c 	.word	0x2000069c
 8002324:	200008d4 	.word	0x200008d4
 8002328:	20000540 	.word	0x20000540
 800232c:	200005ac 	.word	0x200005ac
 8002330:	20000544 	.word	0x20000544
 8002334:	200005b0 	.word	0x200005b0
 8002338:	200005ad 	.word	0x200005ad
 800233c:	200002a8 	.word	0x200002a8
 8002340:	200005a0 	.word	0x200005a0
 8002344:	2000059c 	.word	0x2000059c
 8002348:	200005b4 	.word	0x200005b4
 800234c:	200005ae 	.word	0x200005ae
 8002350:	200005af 	.word	0x200005af

08002354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b094      	sub	sp, #80	@ 0x50
 8002358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800235a:	f107 031c 	add.w	r3, r7, #28
 800235e:	2234      	movs	r2, #52	@ 0x34
 8002360:	2100      	movs	r1, #0
 8002362:	4618      	mov	r0, r3
 8002364:	f00b f95f 	bl	800d626 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002368:	f107 0308 	add.w	r3, r7, #8
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]
 8002376:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002378:	2300      	movs	r3, #0
 800237a:	607b      	str	r3, [r7, #4]
 800237c:	4b2d      	ldr	r3, [pc, #180]	@ (8002434 <SystemClock_Config+0xe0>)
 800237e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002380:	4a2c      	ldr	r2, [pc, #176]	@ (8002434 <SystemClock_Config+0xe0>)
 8002382:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002386:	6413      	str	r3, [r2, #64]	@ 0x40
 8002388:	4b2a      	ldr	r3, [pc, #168]	@ (8002434 <SystemClock_Config+0xe0>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002390:	607b      	str	r3, [r7, #4]
 8002392:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002394:	2300      	movs	r3, #0
 8002396:	603b      	str	r3, [r7, #0]
 8002398:	4b27      	ldr	r3, [pc, #156]	@ (8002438 <SystemClock_Config+0xe4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a26      	ldr	r2, [pc, #152]	@ (8002438 <SystemClock_Config+0xe4>)
 800239e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023a2:	6013      	str	r3, [r2, #0]
 80023a4:	4b24      	ldr	r3, [pc, #144]	@ (8002438 <SystemClock_Config+0xe4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80023ac:	603b      	str	r3, [r7, #0]
 80023ae:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80023b0:	2306      	movs	r3, #6
 80023b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80023b4:	2301      	movs	r3, #1
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023b8:	2301      	movs	r3, #1
 80023ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023bc:	2310      	movs	r3, #16
 80023be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80023c0:	2302      	movs	r3, #2
 80023c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80023c4:	2300      	movs	r3, #0
 80023c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80023c8:	2308      	movs	r3, #8
 80023ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80023cc:	23b4      	movs	r3, #180	@ 0xb4
 80023ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80023d0:	2302      	movs	r3, #2
 80023d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80023d4:	2302      	movs	r3, #2
 80023d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80023d8:	2302      	movs	r3, #2
 80023da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023dc:	f107 031c 	add.w	r3, r7, #28
 80023e0:	4618      	mov	r0, r3
 80023e2:	f005 ffbb 	bl	800835c <HAL_RCC_OscConfig>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80023ec:	f000 fb2a 	bl	8002a44 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80023f0:	f005 f8f0 	bl	80075d4 <HAL_PWREx_EnableOverDrive>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80023fa:	f000 fb23 	bl	8002a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023fe:	230f      	movs	r3, #15
 8002400:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002402:	2302      	movs	r3, #2
 8002404:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800240a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800240e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002410:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002414:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	2105      	movs	r1, #5
 800241c:	4618      	mov	r0, r3
 800241e:	f005 f929 	bl	8007674 <HAL_RCC_ClockConfig>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8002428:	f000 fb0c 	bl	8002a44 <Error_Handler>
  }
}
 800242c:	bf00      	nop
 800242e:	3750      	adds	r7, #80	@ 0x50
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40023800 	.word	0x40023800
 8002438:	40007000 	.word	0x40007000

0800243c <bme280_begin>:

/* USER CODE BEGIN 4 */
uint8_t bme280_begin()
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
	bme_sensor_s.device_config.filter = BME280_FILTER_8;
 8002440:	4b0c      	ldr	r3, [pc, #48]	@ (8002474 <bme280_begin+0x38>)
 8002442:	2203      	movs	r2, #3
 8002444:	719a      	strb	r2, [r3, #6]
	bme_sensor_s.device_config.mode = BME280_MODE_NORMAL;
 8002446:	4b0b      	ldr	r3, [pc, #44]	@ (8002474 <bme280_begin+0x38>)
 8002448:	2203      	movs	r2, #3
 800244a:	711a      	strb	r2, [r3, #4]
	bme_sensor_s.device_config.over_sampling = BME280_OS_8;
 800244c:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <bme280_begin+0x38>)
 800244e:	2204      	movs	r2, #4
 8002450:	715a      	strb	r2, [r3, #5]
	bme_sensor_s.device_config.period = BME280_PERIOD_05;
 8002452:	4b08      	ldr	r3, [pc, #32]	@ (8002474 <bme280_begin+0x38>)
 8002454:	2200      	movs	r2, #0
 8002456:	71da      	strb	r2, [r3, #7]
	bme_sensor_s.device_config.BME_I2C = &BAR_I2C_HNDLR;
 8002458:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <bme280_begin+0x38>)
 800245a:	4a07      	ldr	r2, [pc, #28]	@ (8002478 <bme280_begin+0x3c>)
 800245c:	609a      	str	r2, [r3, #8]
	bme_sensor_s.parameters = &backup_datas->bme_params; //if no backup data, write NULL
 800245e:	4b07      	ldr	r3, [pc, #28]	@ (800247c <bme280_begin+0x40>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	461a      	mov	r2, r3
 8002464:	4b03      	ldr	r3, [pc, #12]	@ (8002474 <bme280_begin+0x38>)
 8002466:	601a      	str	r2, [r3, #0]
	return bme280_init(&bme_sensor_s);
 8002468:	4802      	ldr	r0, [pc, #8]	@ (8002474 <bme280_begin+0x38>)
 800246a:	f008 fe2e 	bl	800b0ca <bme280_init>
 800246e:	4603      	mov	r3, r0
}
 8002470:	4618      	mov	r0, r3
 8002472:	bd80      	pop	{r7, pc}
 8002474:	2000039c 	.word	0x2000039c
 8002478:	200002f4 	.word	0x200002f4
 800247c:	20000000 	.word	0x20000000

08002480 <bmi_callback>:

void bmi_callback(bmi088_struct_t *BMI)
{
 8002480:	b5b0      	push	{r4, r5, r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
	updateQuaternion(-BMI->datas.gyro_z * M_PI / 180.0, BMI->datas.gyro_x * M_PI / 180.0, -BMI->datas.gyro_y * M_PI / 180.0, BMI->datas.delta_time);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	edd3 7a08 	vldr	s15, [r3, #32]
 800248e:	eef1 7a67 	vneg.f32	s15, s15
 8002492:	ee17 3a90 	vmov	r3, s15
 8002496:	4618      	mov	r0, r3
 8002498:	f7fe f876 	bl	8000588 <__aeabi_f2d>
 800249c:	a330      	add	r3, pc, #192	@ (adr r3, 8002560 <bmi_callback+0xe0>)
 800249e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a2:	f7fe f8c9 	bl	8000638 <__aeabi_dmul>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	4610      	mov	r0, r2
 80024ac:	4619      	mov	r1, r3
 80024ae:	f04f 0200 	mov.w	r2, #0
 80024b2:	4b2d      	ldr	r3, [pc, #180]	@ (8002568 <bmi_callback+0xe8>)
 80024b4:	f7fe f9ea 	bl	800088c <__aeabi_ddiv>
 80024b8:	4602      	mov	r2, r0
 80024ba:	460b      	mov	r3, r1
 80024bc:	4610      	mov	r0, r2
 80024be:	4619      	mov	r1, r3
 80024c0:	f7fe fbb2 	bl	8000c28 <__aeabi_d2f>
 80024c4:	4604      	mov	r4, r0
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f85c 	bl	8000588 <__aeabi_f2d>
 80024d0:	a323      	add	r3, pc, #140	@ (adr r3, 8002560 <bmi_callback+0xe0>)
 80024d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d6:	f7fe f8af 	bl	8000638 <__aeabi_dmul>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4610      	mov	r0, r2
 80024e0:	4619      	mov	r1, r3
 80024e2:	f04f 0200 	mov.w	r2, #0
 80024e6:	4b20      	ldr	r3, [pc, #128]	@ (8002568 <bmi_callback+0xe8>)
 80024e8:	f7fe f9d0 	bl	800088c <__aeabi_ddiv>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4610      	mov	r0, r2
 80024f2:	4619      	mov	r1, r3
 80024f4:	f7fe fb98 	bl	8000c28 <__aeabi_d2f>
 80024f8:	4605      	mov	r5, r0
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	edd3 7a07 	vldr	s15, [r3, #28]
 8002500:	eef1 7a67 	vneg.f32	s15, s15
 8002504:	ee17 3a90 	vmov	r3, s15
 8002508:	4618      	mov	r0, r3
 800250a:	f7fe f83d 	bl	8000588 <__aeabi_f2d>
 800250e:	a314      	add	r3, pc, #80	@ (adr r3, 8002560 <bmi_callback+0xe0>)
 8002510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002514:	f7fe f890 	bl	8000638 <__aeabi_dmul>
 8002518:	4602      	mov	r2, r0
 800251a:	460b      	mov	r3, r1
 800251c:	4610      	mov	r0, r2
 800251e:	4619      	mov	r1, r3
 8002520:	f04f 0200 	mov.w	r2, #0
 8002524:	4b10      	ldr	r3, [pc, #64]	@ (8002568 <bmi_callback+0xe8>)
 8002526:	f7fe f9b1 	bl	800088c <__aeabi_ddiv>
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	4610      	mov	r0, r2
 8002530:	4619      	mov	r1, r3
 8002532:	f7fe fb79 	bl	8000c28 <__aeabi_d2f>
 8002536:	4602      	mov	r2, r0
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800253e:	eef0 1a67 	vmov.f32	s3, s15
 8002542:	ee01 2a10 	vmov	s2, r2
 8002546:	ee00 5a90 	vmov	s1, r5
 800254a:	ee00 4a10 	vmov	s0, r4
 800254e:	f000 fa8f 	bl	8002a70 <updateQuaternion>
	quaternionToEuler();
 8002552:	f000 fbf5 	bl	8002d40 <quaternionToEuler>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bdb0      	pop	{r4, r5, r7, pc}
 800255e:	bf00      	nop
 8002560:	54442d18 	.word	0x54442d18
 8002564:	400921fb 	.word	0x400921fb
 8002568:	40668000 	.word	0x40668000

0800256c <bmi088_begin>:

uint8_t bmi088_begin(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
	//Acc config
	bmi_imu_s.device_config.acc_bandwith = ACC_BWP_OSR4;
 8002570:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <bmi088_begin+0x5c>)
 8002572:	2208      	movs	r2, #8
 8002574:	719a      	strb	r2, [r3, #6]
	bmi_imu_s.device_config.acc_outputDateRate = ACC_ODR_200;
 8002576:	4b14      	ldr	r3, [pc, #80]	@ (80025c8 <bmi088_begin+0x5c>)
 8002578:	2209      	movs	r2, #9
 800257a:	71da      	strb	r2, [r3, #7]
	bmi_imu_s.device_config.acc_powerMode = ACC_PWR_SAVE_ACTIVE;
 800257c:	4b12      	ldr	r3, [pc, #72]	@ (80025c8 <bmi088_begin+0x5c>)
 800257e:	2200      	movs	r2, #0
 8002580:	711a      	strb	r2, [r3, #4]
	bmi_imu_s.device_config.acc_range = ACC_RANGE_24G;
 8002582:	4b11      	ldr	r3, [pc, #68]	@ (80025c8 <bmi088_begin+0x5c>)
 8002584:	2203      	movs	r2, #3
 8002586:	715a      	strb	r2, [r3, #5]

	// Gyro config
	bmi_imu_s.device_config.gyro_bandWidth = GYRO_BW_116;
 8002588:	4b0f      	ldr	r3, [pc, #60]	@ (80025c8 <bmi088_begin+0x5c>)
 800258a:	2202      	movs	r2, #2
 800258c:	725a      	strb	r2, [r3, #9]
	bmi_imu_s.device_config.gyro_range = GYRO_RANGE_2000;
 800258e:	4b0e      	ldr	r3, [pc, #56]	@ (80025c8 <bmi088_begin+0x5c>)
 8002590:	2200      	movs	r2, #0
 8002592:	729a      	strb	r2, [r3, #10]
	bmi_imu_s.device_config.gyro_powerMode = GYRO_LPM_NORMAL;
 8002594:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <bmi088_begin+0x5c>)
 8002596:	2200      	movs	r2, #0
 8002598:	721a      	strb	r2, [r3, #8]

	//Device config
	bmi_imu_s.device_config.acc_IRQ = ACC_IRQ;
 800259a:	4b0b      	ldr	r3, [pc, #44]	@ (80025c8 <bmi088_begin+0x5c>)
 800259c:	2217      	movs	r2, #23
 800259e:	741a      	strb	r2, [r3, #16]
	bmi_imu_s.device_config.gyro_IRQ = GYRO_IRQ;
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <bmi088_begin+0x5c>)
 80025a2:	2217      	movs	r2, #23
 80025a4:	745a      	strb	r2, [r3, #17]
	bmi_imu_s.device_config.BMI_I2c = &IMU_I2C_HNDLR;
 80025a6:	4b08      	ldr	r3, [pc, #32]	@ (80025c8 <bmi088_begin+0x5c>)
 80025a8:	4a08      	ldr	r2, [pc, #32]	@ (80025cc <bmi088_begin+0x60>)
 80025aa:	60da      	str	r2, [r3, #12]
	bmi_imu_s.device_config.offsets = &backup_datas->bmi_offsets;	//Offset datas stored in backup sram for saving them unwanted reset.
 80025ac:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <bmi088_begin+0x64>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	332c      	adds	r3, #44	@ 0x2c
 80025b2:	4a05      	ldr	r2, [pc, #20]	@ (80025c8 <bmi088_begin+0x5c>)
 80025b4:	6153      	str	r3, [r2, #20]
	bmi_imu_s.IMU_callback = bmi_callback;
 80025b6:	4b04      	ldr	r3, [pc, #16]	@ (80025c8 <bmi088_begin+0x5c>)
 80025b8:	4a06      	ldr	r2, [pc, #24]	@ (80025d4 <bmi088_begin+0x68>)
 80025ba:	665a      	str	r2, [r3, #100]	@ 0x64
	return	bmi088_init(&bmi_imu_s);
 80025bc:	4802      	ldr	r0, [pc, #8]	@ (80025c8 <bmi088_begin+0x5c>)
 80025be:	f009 f985 	bl	800b8cc <bmi088_init>
 80025c2:	4603      	mov	r3, r0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	200003c4 	.word	0x200003c4
 80025cc:	20000348 	.word	0x20000348
 80025d0:	20000000 	.word	0x20000000
 80025d4:	08002481 	.word	0x08002481

080025d8 <serial_println>:

void serial_println(char* str, UART_HandleTypeDef *huart_disp)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart_disp, (uint8_t*)str, strlen(str), 50);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f7fd fe64 	bl	80002b0 <strlen>
 80025e8:	4603      	mov	r3, r0
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	2332      	movs	r3, #50	@ 0x32
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	6838      	ldr	r0, [r7, #0]
 80025f2:	f006 fffd 	bl	80095f0 <HAL_UART_Transmit>
	HAL_UART_Transmit(huart_disp, (uint8_t*)"\r\n", 2, 50);
 80025f6:	2332      	movs	r3, #50	@ 0x32
 80025f8:	2202      	movs	r2, #2
 80025fa:	4904      	ldr	r1, [pc, #16]	@ (800260c <serial_println+0x34>)
 80025fc:	6838      	ldr	r0, [r7, #0]
 80025fe:	f006 fff7 	bl	80095f0 <HAL_UART_Transmit>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	08013250 	.word	0x08013250

08002610 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == INT_ACC_Pin)
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002620:	d102      	bne.n	8002628 <HAL_GPIO_EXTI_Callback+0x18>
	{
		bmi088_set_accel_INT(&bmi_imu_s);
 8002622:	4807      	ldr	r0, [pc, #28]	@ (8002640 <HAL_GPIO_EXTI_Callback+0x30>)
 8002624:	f009 fede 	bl	800c3e4 <bmi088_set_accel_INT>
	}
	if(GPIO_Pin == INT_GYRO_Pin)
 8002628:	88fb      	ldrh	r3, [r7, #6]
 800262a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800262e:	d102      	bne.n	8002636 <HAL_GPIO_EXTI_Callback+0x26>
	{
		bmi088_set_gyro_INT(&bmi_imu_s);
 8002630:	4803      	ldr	r0, [pc, #12]	@ (8002640 <HAL_GPIO_EXTI_Callback+0x30>)
 8002632:	f009 fee4 	bl	800c3fe <bmi088_set_gyro_INT>
	}
}
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	200003c4 	.word	0x200003c4

08002644 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b08c      	sub	sp, #48	@ 0x30
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)	// This repeats in every 1000ms
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a60      	ldr	r2, [pc, #384]	@ (80027d4 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d126      	bne.n	80026a4 <HAL_TIM_PeriodElapsedCallback+0x60>
    {
		rocket_flight_datas.altitude = test_datas.altitude;
 8002656:	4b60      	ldr	r3, [pc, #384]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a60      	ldr	r2, [pc, #384]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800265c:	6013      	str	r3, [r2, #0]
		rocket_flight_datas.accel_x = test_datas.accel_x;
 800265e:	4b5e      	ldr	r3, [pc, #376]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	4a5e      	ldr	r2, [pc, #376]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002664:	6113      	str	r3, [r2, #16]
		rocket_flight_datas.accel_y = test_datas.accel_y;
 8002666:	4b5c      	ldr	r3, [pc, #368]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	4a5c      	ldr	r2, [pc, #368]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800266c:	6153      	str	r3, [r2, #20]
		rocket_flight_datas.accel_z = test_datas.accel_z;
 800266e:	4b5a      	ldr	r3, [pc, #360]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	4a5a      	ldr	r2, [pc, #360]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002674:	6193      	str	r3, [r2, #24]
		rocket_flight_datas.angle_x = test_datas.angle_x;
 8002676:	4b58      	ldr	r3, [pc, #352]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	4a58      	ldr	r2, [pc, #352]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800267c:	61d3      	str	r3, [r2, #28]
		rocket_flight_datas.angle_y = test_datas.angle_y;
 800267e:	4b56      	ldr	r3, [pc, #344]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	4a56      	ldr	r2, [pc, #344]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002684:	6213      	str	r3, [r2, #32]
		rocket_flight_datas.angle_z = test_datas.angle_z;
 8002686:	4b54      	ldr	r3, [pc, #336]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	4a54      	ldr	r2, [pc, #336]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800268c:	6253      	str	r3, [r2, #36]	@ 0x24
		algorithm_1_update(&rocket_flight_datas);
 800268e:	4853      	ldr	r0, [pc, #332]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002690:	f7fe ff68 	bl	8001564 <algorithm_1_update>
		ukb_test_stat_update(rocket_status);
 8002694:	4b52      	ldr	r3, [pc, #328]	@ (80027e0 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f001 fd2b 	bl	80040f4 <ukb_test_stat_update>

		is_1000ms = 1;
 800269e:	4b51      	ldr	r3, [pc, #324]	@ (80027e4 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	701a      	strb	r2, [r3, #0]
    }

    if (htim->Instance == TIM4)	// This repeats in every 100ms
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a4f      	ldr	r2, [pc, #316]	@ (80027e8 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d145      	bne.n	800273a <HAL_TIM_PeriodElapsedCallback+0xf6>
    {
    	if(working_mode == MODE_SIT_TEST)
 80026ae:	4b4f      	ldr	r3, [pc, #316]	@ (80027ec <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d13e      	bne.n	8002734 <HAL_TIM_PeriodElapsedCallback+0xf0>
    	{
    		test_datas.altitude = rocket_flight_datas.alt_sea_level;
 80026b6:	4b49      	ldr	r3, [pc, #292]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	4a47      	ldr	r2, [pc, #284]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80026bc:	6013      	str	r3, [r2, #0]
    		test_datas.pressure = bme_sensor_s.datas.pressure;
 80026be:	4b4c      	ldr	r3, [pc, #304]	@ (80027f0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	4a45      	ldr	r2, [pc, #276]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80026c4:	6053      	str	r3, [r2, #4]
    		test_datas.accel_x 	= rocket_flight_datas.accel_x * TO_SI;
 80026c6:	4b45      	ldr	r3, [pc, #276]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 80026c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80026cc:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80027f4 <HAL_TIM_PeriodElapsedCallback+0x1b0>
 80026d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026d4:	4b40      	ldr	r3, [pc, #256]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80026d6:	edc3 7a02 	vstr	s15, [r3, #8]
    		test_datas.accel_y 	= rocket_flight_datas.accel_z * TO_SI;
 80026da:	4b40      	ldr	r3, [pc, #256]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 80026dc:	edd3 7a06 	vldr	s15, [r3, #24]
 80026e0:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80027f4 <HAL_TIM_PeriodElapsedCallback+0x1b0>
 80026e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e8:	4b3b      	ldr	r3, [pc, #236]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80026ea:	edc3 7a03 	vstr	s15, [r3, #12]
    		test_datas.accel_z 	= rocket_flight_datas.accel_y* TO_SI;
 80026ee:	4b3b      	ldr	r3, [pc, #236]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 80026f0:	edd3 7a05 	vldr	s15, [r3, #20]
 80026f4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80027f4 <HAL_TIM_PeriodElapsedCallback+0x1b0>
 80026f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026fc:	4b36      	ldr	r3, [pc, #216]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80026fe:	edc3 7a04 	vstr	s15, [r3, #16]
    		test_datas.angle_x 	= rocket_flight_datas.angle_x;	//bmi_imu_s.datas.gyro_x_angle;
 8002702:	4b36      	ldr	r3, [pc, #216]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002704:	69db      	ldr	r3, [r3, #28]
 8002706:	4a34      	ldr	r2, [pc, #208]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002708:	6153      	str	r3, [r2, #20]
    		test_datas.angle_y 	= rocket_flight_datas.angle_y;
 800270a:	4b34      	ldr	r3, [pc, #208]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	4a32      	ldr	r2, [pc, #200]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002710:	6193      	str	r3, [r2, #24]
    		test_datas.angle_z 	= rocket_flight_datas.angle_z; //bmi_imu_s.datas.gyro_z_angle;
 8002712:	4b32      	ldr	r3, [pc, #200]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002716:	4a30      	ldr	r2, [pc, #192]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002718:	61d3      	str	r3, [r2, #28]
        	uint8_t datas_packed[36];
        	pack_datas_for_test(datas_packed, &test_datas);
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	492e      	ldr	r1, [pc, #184]	@ (80027d8 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002720:	4618      	mov	r0, r3
 8002722:	f001 fc25 	bl	8003f70 <pack_datas_for_test>
        	HAL_UART_Transmit(&RS232_HNDLR, datas_packed, 36, 50);
 8002726:	f107 010c 	add.w	r1, r7, #12
 800272a:	2332      	movs	r3, #50	@ 0x32
 800272c:	2224      	movs	r2, #36	@ 0x24
 800272e:	4832      	ldr	r0, [pc, #200]	@ (80027f8 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002730:	f006 ff5e 	bl	80095f0 <HAL_UART_Transmit>
    	}


    	is_200ms = 1;
 8002734:	4b31      	ldr	r3, [pc, #196]	@ (80027fc <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]
    }

    if(htim->Instance == TIM5)	// This repeats in every 10ms
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a30      	ldr	r2, [pc, #192]	@ (8002800 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d11e      	bne.n	8002782 <HAL_TIM_PeriodElapsedCallback+0x13e>
    {
		rocket_flight_datas.altitude = bme_sensor_s.datas.altitude;
 8002744:	4b2a      	ldr	r3, [pc, #168]	@ (80027f0 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	4a24      	ldr	r2, [pc, #144]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800274a:	6013      	str	r3, [r2, #0]
		rocket_flight_datas.accel_x = bmi_imu_s.datas.acc_x;
 800274c:	4b2d      	ldr	r3, [pc, #180]	@ (8002804 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800274e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002750:	4a22      	ldr	r2, [pc, #136]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002752:	6113      	str	r3, [r2, #16]
		rocket_flight_datas.accel_y = bmi_imu_s.datas.acc_y;
 8002754:	4b2b      	ldr	r3, [pc, #172]	@ (8002804 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002758:	4a20      	ldr	r2, [pc, #128]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800275a:	6153      	str	r3, [r2, #20]
		rocket_flight_datas.accel_z = bmi_imu_s.datas.acc_z;
 800275c:	4b29      	ldr	r3, [pc, #164]	@ (8002804 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800275e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002760:	4a1e      	ldr	r2, [pc, #120]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002762:	6193      	str	r3, [r2, #24]
		rocket_flight_datas.angle_x = euler[0];	//bmi_imu_s.datas.gyro_x_angle;
 8002764:	4b28      	ldr	r3, [pc, #160]	@ (8002808 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a1c      	ldr	r2, [pc, #112]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800276a:	61d3      	str	r3, [r2, #28]
		rocket_flight_datas.angle_y = euler[1];	//bmi_imu_s.datas.gyro_y_angle;
 800276c:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	4a1a      	ldr	r2, [pc, #104]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002772:	6213      	str	r3, [r2, #32]
		rocket_flight_datas.angle_z = euler[2];	//bmi_imu_s.datas.gyro_z_angle;
 8002774:	4b24      	ldr	r3, [pc, #144]	@ (8002808 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	4a18      	ldr	r2, [pc, #96]	@ (80027dc <HAL_TIM_PeriodElapsedCallback+0x198>)
 800277a:	6253      	str	r3, [r2, #36]	@ 0x24

		//algorithm_1_update(&rocket_flight_datas);

		is_10ms = 1;
 800277c:	4b23      	ldr	r3, [pc, #140]	@ (800280c <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800277e:	2201      	movs	r2, #1
 8002780:	701a      	strb	r2, [r3, #0]
    }

    if(htim->Instance == TIM6)	// This repeats in every 1ms
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a22      	ldr	r2, [pc, #136]	@ (8002810 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d102      	bne.n	8002792 <HAL_TIM_PeriodElapsedCallback+0x14e>
    {
    	is_1ms = 1;
 800278c:	4b21      	ldr	r3, [pc, #132]	@ (8002814 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800278e:	2201      	movs	r2, #1
 8002790:	701a      	strb	r2, [r3, #0]
    		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
    		HAL_GPIO_WritePin(APOGEE_LED_GPIO_Port, APOGEE_LED_Pin, GPIO_PIN_SET);
    	}
    }
 */
    if(htim->Instance == TIM9)	// This timer's frequency is changed by software for some purposes. Default 1Hz.
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a20      	ldr	r2, [pc, #128]	@ (8002818 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d117      	bne.n	80027cc <HAL_TIM_PeriodElapsedCallback+0x188>
    {
		if(power_s.voltage > 7.0)
 800279c:	4b1f      	ldr	r3, [pc, #124]	@ (800281c <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800279e:	edd3 7a00 	vldr	s15, [r3]
 80027a2:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 80027a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ae:	dd0a      	ble.n	80027c6 <HAL_TIM_PeriodElapsedCallback+0x182>
		{
		  e22_chMode_transmit(&lora_1);
 80027b0:	481b      	ldr	r0, [pc, #108]	@ (8002820 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80027b2:	f008 fa17 	bl	800abe4 <e22_chMode_transmit>
		  send_datas(&TELEM_UART_HNDLR, packed_datas_p, 64);
 80027b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2240      	movs	r2, #64	@ 0x40
 80027bc:	4619      	mov	r1, r3
 80027be:	481a      	ldr	r0, [pc, #104]	@ (8002828 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80027c0:	f7ff f83a 	bl	8001838 <send_datas>
		{
		  e22_chMode_sleep(&lora_1);
		}
    }

}
 80027c4:	e002      	b.n	80027cc <HAL_TIM_PeriodElapsedCallback+0x188>
		  e22_chMode_sleep(&lora_1);
 80027c6:	4816      	ldr	r0, [pc, #88]	@ (8002820 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80027c8:	f008 f9dc 	bl	800ab84 <e22_chMode_sleep>
}
 80027cc:	bf00      	nop
 80027ce:	3730      	adds	r7, #48	@ 0x30
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40000400 	.word	0x40000400
 80027d8:	200004f4 	.word	0x200004f4
 80027dc:	20000514 	.word	0x20000514
 80027e0:	200002a8 	.word	0x200002a8
 80027e4:	200005ac 	.word	0x200005ac
 80027e8:	40000800 	.word	0x40000800
 80027ec:	200005b8 	.word	0x200005b8
 80027f0:	2000039c 	.word	0x2000039c
 80027f4:	3c20ba1f 	.word	0x3c20ba1f
 80027f8:	200008d4 	.word	0x200008d4
 80027fc:	200005ad 	.word	0x200005ad
 8002800:	40000c00 	.word	0x40000c00
 8002804:	200003c4 	.word	0x200003c4
 8002808:	200005bc 	.word	0x200005bc
 800280c:	200005ae 	.word	0x200005ae
 8002810:	40001000 	.word	0x40001000
 8002814:	200005af 	.word	0x200005af
 8002818:	40014000 	.word	0x40014000
 800281c:	200005a0 	.word	0x200005a0
 8002820:	2000057c 	.word	0x2000057c
 8002824:	2000059c 	.word	0x2000059c
 8002828:	20000844 	.word	0x20000844

0800282c <main_deploy>:

void main_deploy()
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MAIN_MOS_GPIO_Port, MAIN_MOS_Pin, GPIO_PIN_SET);
 8002830:	2201      	movs	r2, #1
 8002832:	2101      	movs	r1, #1
 8002834:	4808      	ldr	r0, [pc, #32]	@ (8002858 <main_deploy+0x2c>)
 8002836:	f003 fe0d 	bl	8006454 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800283a:	2201      	movs	r2, #1
 800283c:	2101      	movs	r1, #1
 800283e:	4807      	ldr	r0, [pc, #28]	@ (800285c <main_deploy+0x30>)
 8002840:	f003 fe08 	bl	8006454 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAIN_LED_GPIO_Port, MAIN_LED_Pin, GPIO_PIN_RESET);
 8002844:	2200      	movs	r2, #0
 8002846:	2108      	movs	r1, #8
 8002848:	4805      	ldr	r0, [pc, #20]	@ (8002860 <main_deploy+0x34>)
 800284a:	f003 fe03 	bl	8006454 <HAL_GPIO_WritePin>
	main_mos_counter = 50;
 800284e:	4b05      	ldr	r3, [pc, #20]	@ (8002864 <main_deploy+0x38>)
 8002850:	2232      	movs	r2, #50	@ 0x32
 8002852:	601a      	str	r2, [r3, #0]

}
 8002854:	bf00      	nop
 8002856:	bd80      	pop	{r7, pc}
 8002858:	40020400 	.word	0x40020400
 800285c:	40020800 	.word	0x40020800
 8002860:	40020000 	.word	0x40020000
 8002864:	20000574 	.word	0x20000574

08002868 <apoge_deploy>:
void apoge_deploy()
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(APOGE_MOS_GPIO_Port, APOGE_MOS_Pin, GPIO_PIN_SET);
 800286c:	2201      	movs	r2, #1
 800286e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002872:	4809      	ldr	r0, [pc, #36]	@ (8002898 <apoge_deploy+0x30>)
 8002874:	f003 fdee 	bl	8006454 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8002878:	2201      	movs	r2, #1
 800287a:	2101      	movs	r1, #1
 800287c:	4806      	ldr	r0, [pc, #24]	@ (8002898 <apoge_deploy+0x30>)
 800287e:	f003 fde9 	bl	8006454 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(APOGEE_LED_GPIO_Port, APOGEE_LED_Pin, GPIO_PIN_RESET);
 8002882:	2200      	movs	r2, #0
 8002884:	2101      	movs	r1, #1
 8002886:	4805      	ldr	r0, [pc, #20]	@ (800289c <apoge_deploy+0x34>)
 8002888:	f003 fde4 	bl	8006454 <HAL_GPIO_WritePin>
	apoge_mos_counter = 50;
 800288c:	4b04      	ldr	r3, [pc, #16]	@ (80028a0 <apoge_deploy+0x38>)
 800288e:	2232      	movs	r2, #50	@ 0x32
 8002890:	601a      	str	r2, [r3, #0]
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40020800 	.word	0x40020800
 800289c:	40020000 	.word	0x40020000
 80028a0:	20000578 	.word	0x20000578
 80028a4:	00000000 	.word	0x00000000

080028a8 <calc_power>:

void calc_power(power_t* pow)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	ed2d 8b02 	vpush	{d8}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
	if(is_power_1s == 1)
 80028b4:	4b36      	ldr	r3, [pc, #216]	@ (8002990 <calc_power+0xe8>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d106      	bne.n	80028ca <calc_power+0x22>
	{
		pow->current = 0;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f04f 0200 	mov.w	r2, #0
 80028c2:	605a      	str	r2, [r3, #4]
		is_power_1s = 0;
 80028c4:	4b32      	ldr	r3, [pc, #200]	@ (8002990 <calc_power+0xe8>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	701a      	strb	r2, [r3, #0]
	}
		  HAL_ADC_Start(&hadc1);
 80028ca:	4832      	ldr	r0, [pc, #200]	@ (8002994 <calc_power+0xec>)
 80028cc:	f002 f9fe 	bl	8004ccc <HAL_ADC_Start>
		  HAL_ADC_Start(&hadc2);
 80028d0:	4831      	ldr	r0, [pc, #196]	@ (8002998 <calc_power+0xf0>)
 80028d2:	f002 f9fb 	bl	8004ccc <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, 2);
 80028d6:	2102      	movs	r1, #2
 80028d8:	482e      	ldr	r0, [pc, #184]	@ (8002994 <calc_power+0xec>)
 80028da:	f002 fac9 	bl	8004e70 <HAL_ADC_PollForConversion>
		  HAL_ADC_PollForConversion(&hadc2, 2);
 80028de:	2102      	movs	r1, #2
 80028e0:	482d      	ldr	r0, [pc, #180]	@ (8002998 <calc_power+0xf0>)
 80028e2:	f002 fac5 	bl	8004e70 <HAL_ADC_PollForConversion>
		  float volt = (float)HAL_ADC_GetValue(&hadc1) * VOLT_COEF;
 80028e6:	482b      	ldr	r0, [pc, #172]	@ (8002994 <calc_power+0xec>)
 80028e8:	f002 fb4d 	bl	8004f86 <HAL_ADC_GetValue>
 80028ec:	ee07 0a90 	vmov	s15, r0
 80028f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028f4:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800299c <calc_power+0xf4>
 80028f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028fc:	edc7 7a03 	vstr	s15, [r7, #12]
		  float current = (float)HAL_ADC_GetValue(&hadc2) * CRNT_COEF;
 8002900:	4825      	ldr	r0, [pc, #148]	@ (8002998 <calc_power+0xf0>)
 8002902:	f002 fb40 	bl	8004f86 <HAL_ADC_GetValue>
 8002906:	ee07 0a90 	vmov	s15, r0
 800290a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800290e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80029a0 <calc_power+0xf8>
 8002912:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002916:	edc7 7a02 	vstr	s15, [r7, #8]
		  pow->voltage = volt + 0.05; // Offset val added.
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f7fd fe34 	bl	8000588 <__aeabi_f2d>
 8002920:	a319      	add	r3, pc, #100	@ (adr r3, 8002988 <calc_power+0xe0>)
 8002922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002926:	f7fd fcd1 	bl	80002cc <__adddf3>
 800292a:	4602      	mov	r2, r0
 800292c:	460b      	mov	r3, r1
 800292e:	4610      	mov	r0, r2
 8002930:	4619      	mov	r1, r3
 8002932:	f7fe f979 	bl	8000c28 <__aeabi_d2f>
 8002936:	4602      	mov	r2, r0
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	601a      	str	r2, [r3, #0]
		  pow->current += volt * current * (HAL_GetTick() - pow->last_time) / 1000;
 800293c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002940:	edd7 7a02 	vldr	s15, [r7, #8]
 8002944:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002948:	f002 f94c 	bl	8004be4 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	1ad3      	subs	r3, r2, r3
 8002954:	ee07 3a90 	vmov	s15, r3
 8002958:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800295c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002960:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80029a4 <calc_power+0xfc>
 8002964:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	edd3 7a01 	vldr	s15, [r3, #4]
 800296e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8002978:	bf00      	nop
 800297a:	3710      	adds	r7, #16
 800297c:	46bd      	mov	sp, r7
 800297e:	ecbd 8b02 	vpop	{d8}
 8002982:	bd80      	pop	{r7, pc}
 8002984:	f3af 8000 	nop.w
 8002988:	9999999a 	.word	0x9999999a
 800298c:	3fa99999 	.word	0x3fa99999
 8002990:	200005b0 	.word	0x200005b0
 8002994:	2000020c 	.word	0x2000020c
 8002998:	20000254 	.word	0x20000254
 800299c:	3b533333 	.word	0x3b533333
 80029a0:	3a533334 	.word	0x3a533334
 80029a4:	447a0000 	.word	0x447a0000

080029a8 <lora_init>:

void lora_init(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
	lora_1.baud_rate 		= 	E22_BAUD_RATE_115200;
 80029ac:	4b22      	ldr	r3, [pc, #136]	@ (8002a38 <lora_init+0x90>)
 80029ae:	2207      	movs	r2, #7
 80029b0:	73da      	strb	r2, [r3, #15]
	lora_1.parity_bit		=	E22_PARITY_8N1;
 80029b2:	4b21      	ldr	r3, [pc, #132]	@ (8002a38 <lora_init+0x90>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	741a      	strb	r2, [r3, #16]
	lora_1.air_rate			=	E22_AIR_DATA_RATE_38400;
 80029b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a38 <lora_init+0x90>)
 80029ba:	2206      	movs	r2, #6
 80029bc:	745a      	strb	r2, [r3, #17]
	lora_1.packet_size		=	E22_PACKET_SIZE_64;
 80029be:	4b1e      	ldr	r3, [pc, #120]	@ (8002a38 <lora_init+0x90>)
 80029c0:	2202      	movs	r2, #2
 80029c2:	749a      	strb	r2, [r3, #18]
	lora_1.rssi_noise		=	E22_RSSI_NOISE_DISABLE;
 80029c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <lora_init+0x90>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	74da      	strb	r2, [r3, #19]
	lora_1.power			=	E22_TRANSMITTING_POWER_22;
 80029ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002a38 <lora_init+0x90>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	751a      	strb	r2, [r3, #20]
	lora_1.rssi_enable		=	E22_ENABLE_RSSI_DISABLE;
 80029d0:	4b19      	ldr	r3, [pc, #100]	@ (8002a38 <lora_init+0x90>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	759a      	strb	r2, [r3, #22]
	lora_1.mode				= 	E22_TRANSMISSION_MODE_TRANSPARENT;
 80029d6:	4b18      	ldr	r3, [pc, #96]	@ (8002a38 <lora_init+0x90>)
 80029d8:	2200      	movs	r2, #0
 80029da:	75da      	strb	r2, [r3, #23]
	lora_1.repeater_func	=	E22_REPEATER_FUNC_DISABLE;
 80029dc:	4b16      	ldr	r3, [pc, #88]	@ (8002a38 <lora_init+0x90>)
 80029de:	2200      	movs	r2, #0
 80029e0:	761a      	strb	r2, [r3, #24]
	lora_1.lbt				=	E22_LBT_DISABLE;
 80029e2:	4b15      	ldr	r3, [pc, #84]	@ (8002a38 <lora_init+0x90>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	765a      	strb	r2, [r3, #25]
	lora_1.wor				=	E22_WOR_RECEIVER;
 80029e8:	4b13      	ldr	r3, [pc, #76]	@ (8002a38 <lora_init+0x90>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	769a      	strb	r2, [r3, #26]
	lora_1.wor_cycle		=	E22_WOR_CYCLE_1000;
 80029ee:	4b12      	ldr	r3, [pc, #72]	@ (8002a38 <lora_init+0x90>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	76da      	strb	r2, [r3, #27]
	lora_1.channel			=	35;
 80029f4:	4b10      	ldr	r3, [pc, #64]	@ (8002a38 <lora_init+0x90>)
 80029f6:	2223      	movs	r2, #35	@ 0x23
 80029f8:	755a      	strb	r2, [r3, #21]

	lora_1.pins.m0_pin = RF_M0_Pin;
 80029fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002a38 <lora_init+0x90>)
 80029fc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a00:	811a      	strh	r2, [r3, #8]
	lora_1.pins.m0_pin_port = RF_M0_GPIO_Port;
 8002a02:	4b0d      	ldr	r3, [pc, #52]	@ (8002a38 <lora_init+0x90>)
 8002a04:	4a0d      	ldr	r2, [pc, #52]	@ (8002a3c <lora_init+0x94>)
 8002a06:	601a      	str	r2, [r3, #0]
	lora_1.pins.m1_pin = RF_M1_Pin;
 8002a08:	4b0b      	ldr	r3, [pc, #44]	@ (8002a38 <lora_init+0x90>)
 8002a0a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002a0e:	815a      	strh	r2, [r3, #10]
	lora_1.pins.m1_pin_port = RF_M1_GPIO_Port;
 8002a10:	4b09      	ldr	r3, [pc, #36]	@ (8002a38 <lora_init+0x90>)
 8002a12:	4a0a      	ldr	r2, [pc, #40]	@ (8002a3c <lora_init+0x94>)
 8002a14:	605a      	str	r2, [r3, #4]

	e22_init(&lora_1, &TELEM_UART_HNDLR);
 8002a16:	490a      	ldr	r1, [pc, #40]	@ (8002a40 <lora_init+0x98>)
 8002a18:	4807      	ldr	r0, [pc, #28]	@ (8002a38 <lora_init+0x90>)
 8002a1a:	f008 f821 	bl	800aa60 <e22_init>

	HAL_UART_DeInit(&TELEM_UART_HNDLR);
 8002a1e:	4808      	ldr	r0, [pc, #32]	@ (8002a40 <lora_init+0x98>)
 8002a20:	f006 fdb4 	bl	800958c <HAL_UART_DeInit>
	TELEM_UART_HNDLR.Init.BaudRate = 115200;
 8002a24:	4b06      	ldr	r3, [pc, #24]	@ (8002a40 <lora_init+0x98>)
 8002a26:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a2a:	605a      	str	r2, [r3, #4]
	HAL_UART_Init(&TELEM_UART_HNDLR);
 8002a2c:	4804      	ldr	r0, [pc, #16]	@ (8002a40 <lora_init+0x98>)
 8002a2e:	f006 fd5d 	bl	80094ec <HAL_UART_Init>
}
 8002a32:	bf00      	nop
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	2000057c 	.word	0x2000057c
 8002a3c:	40020000 	.word	0x40020000
 8002a40:	20000844 	.word	0x20000844

08002a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a48:	b672      	cpsid	i
}
 8002a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a4c:	bf00      	nop
 8002a4e:	e7fd      	b.n	8002a4c <Error_Handler+0x8>

08002a50 <quaternon_init>:

float euler[3];		//pitch roll yaw
float *saved_q;

void quaternon_init(float *backup_datas)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
	saved_q = backup_datas;
 8002a58:	4a04      	ldr	r2, [pc, #16]	@ (8002a6c <quaternon_init+0x1c>)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6013      	str	r3, [r2, #0]
	quaternionSet_zero();
 8002a5e:	f000 fc27 	bl	80032b0 <quaternionSet_zero>
}
 8002a62:	bf00      	nop
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	200005c8 	.word	0x200005c8

08002a70 <updateQuaternion>:
void updateQuaternion(float gx, float gy, float gz, float dt) {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b08a      	sub	sp, #40	@ 0x28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	ed87 0a03 	vstr	s0, [r7, #12]
 8002a7a:	edc7 0a02 	vstr	s1, [r7, #8]
 8002a7e:	ed87 1a01 	vstr	s2, [r7, #4]
 8002a82:	edc7 1a00 	vstr	s3, [r7]
  // Convert angular velocities to quaternion rates of change
  float qDot1 = 0.5f * (-saved_q[1] * gx - saved_q[2] * gy - saved_q[3] * gz);
 8002a86:	4bac      	ldr	r3, [pc, #688]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3304      	adds	r3, #4
 8002a8c:	edd3 7a00 	vldr	s15, [r3]
 8002a90:	eeb1 7a67 	vneg.f32	s14, s15
 8002a94:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a9c:	4ba6      	ldr	r3, [pc, #664]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	3308      	adds	r3, #8
 8002aa2:	edd3 6a00 	vldr	s13, [r3]
 8002aa6:	edd7 7a02 	vldr	s15, [r7, #8]
 8002aaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aae:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ab2:	4ba1      	ldr	r3, [pc, #644]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	330c      	adds	r3, #12
 8002ab8:	edd3 6a00 	vldr	s13, [r3]
 8002abc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ac8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002acc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  float qDot2 = 0.5f * (saved_q[0] * gx + saved_q[2] * gz - saved_q[3] * gy);
 8002ad4:	4b98      	ldr	r3, [pc, #608]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	ed93 7a00 	vldr	s14, [r3]
 8002adc:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ae0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ae4:	4b94      	ldr	r3, [pc, #592]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	edd3 6a00 	vldr	s13, [r3]
 8002aee:	edd7 7a01 	vldr	s15, [r7, #4]
 8002af2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002af6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002afa:	4b8f      	ldr	r3, [pc, #572]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	330c      	adds	r3, #12
 8002b00:	edd3 6a00 	vldr	s13, [r3]
 8002b04:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b10:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002b14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b18:	edc7 7a08 	vstr	s15, [r7, #32]
  float qDot3 = 0.5f * (saved_q[0] * gy - saved_q[1] * gz + saved_q[3] * gx);
 8002b1c:	4b86      	ldr	r3, [pc, #536]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	ed93 7a00 	vldr	s14, [r3]
 8002b24:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b2c:	4b82      	ldr	r3, [pc, #520]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	3304      	adds	r3, #4
 8002b32:	edd3 6a00 	vldr	s13, [r3]
 8002b36:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b42:	4b7d      	ldr	r3, [pc, #500]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	330c      	adds	r3, #12
 8002b48:	edd3 6a00 	vldr	s13, [r3]
 8002b4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b58:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002b5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b60:	edc7 7a07 	vstr	s15, [r7, #28]
  float qDot4 = 0.5f * (saved_q[0] * gz + saved_q[1] * gy - saved_q[2] * gx);
 8002b64:	4b74      	ldr	r3, [pc, #464]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	ed93 7a00 	vldr	s14, [r3]
 8002b6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b74:	4b70      	ldr	r3, [pc, #448]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	edd3 6a00 	vldr	s13, [r3]
 8002b7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b8a:	4b6b      	ldr	r3, [pc, #428]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	3308      	adds	r3, #8
 8002b90:	edd3 6a00 	vldr	s13, [r3]
 8002b94:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ba0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002ba4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ba8:	edc7 7a06 	vstr	s15, [r7, #24]

  // Integrate to get new quaternion values
  saved_q[0] += qDot1 * dt;
 8002bac:	4b62      	ldr	r3, [pc, #392]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	ed93 7a00 	vldr	s14, [r3]
 8002bb4:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8002bb8:	edd7 7a00 	vldr	s15, [r7]
 8002bbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bc0:	4b5d      	ldr	r3, [pc, #372]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bc8:	edc3 7a00 	vstr	s15, [r3]
  saved_q[1] += qDot2 * dt;
 8002bcc:	4b5a      	ldr	r3, [pc, #360]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	ed93 7a00 	vldr	s14, [r3]
 8002bd6:	edd7 6a08 	vldr	s13, [r7, #32]
 8002bda:	edd7 7a00 	vldr	s15, [r7]
 8002bde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002be2:	4b55      	ldr	r3, [pc, #340]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	3304      	adds	r3, #4
 8002be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bec:	edc3 7a00 	vstr	s15, [r3]
  saved_q[2] += qDot3 * dt;
 8002bf0:	4b51      	ldr	r3, [pc, #324]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	3308      	adds	r3, #8
 8002bf6:	ed93 7a00 	vldr	s14, [r3]
 8002bfa:	edd7 6a07 	vldr	s13, [r7, #28]
 8002bfe:	edd7 7a00 	vldr	s15, [r7]
 8002c02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c06:	4b4c      	ldr	r3, [pc, #304]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	3308      	adds	r3, #8
 8002c0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c10:	edc3 7a00 	vstr	s15, [r3]
  saved_q[3] += qDot4 * dt;
 8002c14:	4b48      	ldr	r3, [pc, #288]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	330c      	adds	r3, #12
 8002c1a:	ed93 7a00 	vldr	s14, [r3]
 8002c1e:	edd7 6a06 	vldr	s13, [r7, #24]
 8002c22:	edd7 7a00 	vldr	s15, [r7]
 8002c26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c2a:	4b43      	ldr	r3, [pc, #268]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	330c      	adds	r3, #12
 8002c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c34:	edc3 7a00 	vstr	s15, [r3]

  // Normalize quaternion to prevent drift
  float norm = sqrt(saved_q[0] * saved_q[0] + saved_q[1] * saved_q[1] + saved_q[2] * saved_q[2] + saved_q[3] * saved_q[3]);
 8002c38:	4b3f      	ldr	r3, [pc, #252]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	ed93 7a00 	vldr	s14, [r3]
 8002c40:	4b3d      	ldr	r3, [pc, #244]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	edd3 7a00 	vldr	s15, [r3]
 8002c48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	3304      	adds	r3, #4
 8002c52:	edd3 6a00 	vldr	s13, [r3]
 8002c56:	4b38      	ldr	r3, [pc, #224]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	3304      	adds	r3, #4
 8002c5c:	edd3 7a00 	vldr	s15, [r3]
 8002c60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c68:	4b33      	ldr	r3, [pc, #204]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	3308      	adds	r3, #8
 8002c6e:	edd3 6a00 	vldr	s13, [r3]
 8002c72:	4b31      	ldr	r3, [pc, #196]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	3308      	adds	r3, #8
 8002c78:	edd3 7a00 	vldr	s15, [r3]
 8002c7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c84:	4b2c      	ldr	r3, [pc, #176]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	330c      	adds	r3, #12
 8002c8a:	edd3 6a00 	vldr	s13, [r3]
 8002c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	330c      	adds	r3, #12
 8002c94:	edd3 7a00 	vldr	s15, [r3]
 8002c98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca0:	ee17 0a90 	vmov	r0, s15
 8002ca4:	f7fd fc70 	bl	8000588 <__aeabi_f2d>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	ec43 2b10 	vmov	d0, r2, r3
 8002cb0:	f00e fcc0 	bl	8011634 <sqrt>
 8002cb4:	ec53 2b10 	vmov	r2, r3, d0
 8002cb8:	4610      	mov	r0, r2
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f7fd ffb4 	bl	8000c28 <__aeabi_d2f>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	617b      	str	r3, [r7, #20]
  saved_q[0] /= norm;
 8002cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	edd3 6a00 	vldr	s13, [r3]
 8002ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cd8:	edc3 7a00 	vstr	s15, [r3]
  saved_q[1] /= norm;
 8002cdc:	4b16      	ldr	r3, [pc, #88]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	3304      	adds	r3, #4
 8002ce2:	edd3 6a00 	vldr	s13, [r3]
 8002ce6:	4b14      	ldr	r3, [pc, #80]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	3304      	adds	r3, #4
 8002cec:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002cf4:	edc3 7a00 	vstr	s15, [r3]
  saved_q[2] /= norm;
 8002cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3308      	adds	r3, #8
 8002cfe:	edd3 6a00 	vldr	s13, [r3]
 8002d02:	4b0d      	ldr	r3, [pc, #52]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	3308      	adds	r3, #8
 8002d08:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d10:	edc3 7a00 	vstr	s15, [r3]
  saved_q[3] /= norm;
 8002d14:	4b08      	ldr	r3, [pc, #32]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	330c      	adds	r3, #12
 8002d1a:	edd3 6a00 	vldr	s13, [r3]
 8002d1e:	4b06      	ldr	r3, [pc, #24]	@ (8002d38 <updateQuaternion+0x2c8>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	330c      	adds	r3, #12
 8002d24:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d2c:	edc3 7a00 	vstr	s15, [r3]
}
 8002d30:	bf00      	nop
 8002d32:	3728      	adds	r7, #40	@ 0x28
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	200005c8 	.word	0x200005c8
 8002d3c:	00000000 	.word	0x00000000

08002d40 <quaternionToEuler>:

void quaternionToEuler(void) {
 8002d40:	b5b0      	push	{r4, r5, r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  euler[1] = atan2(2.0f * (saved_q[0] * saved_q[1] + saved_q[2] * saved_q[3]), 1.0f - 2.0f * (saved_q[1] * saved_q[1] + saved_q[2] * saved_q[2])) * (180.0 / M_PI);
 8002d44:	4b7a      	ldr	r3, [pc, #488]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	ed93 7a00 	vldr	s14, [r3]
 8002d4c:	4b78      	ldr	r3, [pc, #480]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	3304      	adds	r3, #4
 8002d52:	edd3 7a00 	vldr	s15, [r3]
 8002d56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d5a:	4b75      	ldr	r3, [pc, #468]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	3308      	adds	r3, #8
 8002d60:	edd3 6a00 	vldr	s13, [r3]
 8002d64:	4b72      	ldr	r3, [pc, #456]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	330c      	adds	r3, #12
 8002d6a:	edd3 7a00 	vldr	s15, [r3]
 8002d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d7a:	ee17 0a90 	vmov	r0, s15
 8002d7e:	f7fd fc03 	bl	8000588 <__aeabi_f2d>
 8002d82:	4604      	mov	r4, r0
 8002d84:	460d      	mov	r5, r1
 8002d86:	4b6a      	ldr	r3, [pc, #424]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	ed93 7a00 	vldr	s14, [r3]
 8002d90:	4b67      	ldr	r3, [pc, #412]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	3304      	adds	r3, #4
 8002d96:	edd3 7a00 	vldr	s15, [r3]
 8002d9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d9e:	4b64      	ldr	r3, [pc, #400]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	3308      	adds	r3, #8
 8002da4:	edd3 6a00 	vldr	s13, [r3]
 8002da8:	4b61      	ldr	r3, [pc, #388]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3308      	adds	r3, #8
 8002dae:	edd3 7a00 	vldr	s15, [r3]
 8002db2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002db6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002dbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002dc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dc6:	ee17 0a90 	vmov	r0, s15
 8002dca:	f7fd fbdd 	bl	8000588 <__aeabi_f2d>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	ec43 2b11 	vmov	d1, r2, r3
 8002dd6:	ec45 4b10 	vmov	d0, r4, r5
 8002dda:	f00e fbb9 	bl	8011550 <atan2>
 8002dde:	ec51 0b10 	vmov	r0, r1, d0
 8002de2:	a351      	add	r3, pc, #324	@ (adr r3, 8002f28 <quaternionToEuler+0x1e8>)
 8002de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002de8:	f7fd fc26 	bl	8000638 <__aeabi_dmul>
 8002dec:	4602      	mov	r2, r0
 8002dee:	460b      	mov	r3, r1
 8002df0:	4610      	mov	r0, r2
 8002df2:	4619      	mov	r1, r3
 8002df4:	f7fd ff18 	bl	8000c28 <__aeabi_d2f>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	4a4e      	ldr	r2, [pc, #312]	@ (8002f34 <quaternionToEuler+0x1f4>)
 8002dfc:	6053      	str	r3, [r2, #4]
  euler[0] = asin(2.0f * (saved_q[0] * saved_q[2] - saved_q[3] * saved_q[1])) * (180.0 / M_PI);
 8002dfe:	4b4c      	ldr	r3, [pc, #304]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	ed93 7a00 	vldr	s14, [r3]
 8002e06:	4b4a      	ldr	r3, [pc, #296]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	3308      	adds	r3, #8
 8002e0c:	edd3 7a00 	vldr	s15, [r3]
 8002e10:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e14:	4b46      	ldr	r3, [pc, #280]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	330c      	adds	r3, #12
 8002e1a:	edd3 6a00 	vldr	s13, [r3]
 8002e1e:	4b44      	ldr	r3, [pc, #272]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	3304      	adds	r3, #4
 8002e24:	edd3 7a00 	vldr	s15, [r3]
 8002e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e30:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e34:	ee17 0a90 	vmov	r0, s15
 8002e38:	f7fd fba6 	bl	8000588 <__aeabi_f2d>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	460b      	mov	r3, r1
 8002e40:	ec43 2b10 	vmov	d0, r2, r3
 8002e44:	f00e fb50 	bl	80114e8 <asin>
 8002e48:	ec51 0b10 	vmov	r0, r1, d0
 8002e4c:	a336      	add	r3, pc, #216	@ (adr r3, 8002f28 <quaternionToEuler+0x1e8>)
 8002e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e52:	f7fd fbf1 	bl	8000638 <__aeabi_dmul>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4610      	mov	r0, r2
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	f7fd fee3 	bl	8000c28 <__aeabi_d2f>
 8002e62:	4603      	mov	r3, r0
 8002e64:	4a33      	ldr	r2, [pc, #204]	@ (8002f34 <quaternionToEuler+0x1f4>)
 8002e66:	6013      	str	r3, [r2, #0]
  euler[2] = atan2(2.0f * (saved_q[0] * saved_q[3] + saved_q[1] * saved_q[2]), 1.0f - 2.0f * (saved_q[2] * saved_q[2] + saved_q[3] * saved_q[3])) * (180.0 / M_PI);
 8002e68:	4b31      	ldr	r3, [pc, #196]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	ed93 7a00 	vldr	s14, [r3]
 8002e70:	4b2f      	ldr	r3, [pc, #188]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	330c      	adds	r3, #12
 8002e76:	edd3 7a00 	vldr	s15, [r3]
 8002e7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e7e:	4b2c      	ldr	r3, [pc, #176]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	3304      	adds	r3, #4
 8002e84:	edd3 6a00 	vldr	s13, [r3]
 8002e88:	4b29      	ldr	r3, [pc, #164]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	3308      	adds	r3, #8
 8002e8e:	edd3 7a00 	vldr	s15, [r3]
 8002e92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e9a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e9e:	ee17 0a90 	vmov	r0, s15
 8002ea2:	f7fd fb71 	bl	8000588 <__aeabi_f2d>
 8002ea6:	4604      	mov	r4, r0
 8002ea8:	460d      	mov	r5, r1
 8002eaa:	4b21      	ldr	r3, [pc, #132]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	3308      	adds	r3, #8
 8002eb0:	ed93 7a00 	vldr	s14, [r3]
 8002eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	3308      	adds	r3, #8
 8002eba:	edd3 7a00 	vldr	s15, [r3]
 8002ebe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	330c      	adds	r3, #12
 8002ec8:	edd3 6a00 	vldr	s13, [r3]
 8002ecc:	4b18      	ldr	r3, [pc, #96]	@ (8002f30 <quaternionToEuler+0x1f0>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	330c      	adds	r3, #12
 8002ed2:	edd3 7a00 	vldr	s15, [r3]
 8002ed6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ede:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002ee2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ee6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eea:	ee17 0a90 	vmov	r0, s15
 8002eee:	f7fd fb4b 	bl	8000588 <__aeabi_f2d>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	ec43 2b11 	vmov	d1, r2, r3
 8002efa:	ec45 4b10 	vmov	d0, r4, r5
 8002efe:	f00e fb27 	bl	8011550 <atan2>
 8002f02:	ec51 0b10 	vmov	r0, r1, d0
 8002f06:	a308      	add	r3, pc, #32	@ (adr r3, 8002f28 <quaternionToEuler+0x1e8>)
 8002f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0c:	f7fd fb94 	bl	8000638 <__aeabi_dmul>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4610      	mov	r0, r2
 8002f16:	4619      	mov	r1, r3
 8002f18:	f7fd fe86 	bl	8000c28 <__aeabi_d2f>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	4a05      	ldr	r2, [pc, #20]	@ (8002f34 <quaternionToEuler+0x1f4>)
 8002f20:	6093      	str	r3, [r2, #8]
}
 8002f22:	bf00      	nop
 8002f24:	bdb0      	pop	{r4, r5, r7, pc}
 8002f26:	bf00      	nop
 8002f28:	1a63c1f8 	.word	0x1a63c1f8
 8002f2c:	404ca5dc 	.word	0x404ca5dc
 8002f30:	200005c8 	.word	0x200005c8
 8002f34:	200005bc 	.word	0x200005bc

08002f38 <quaternionToTheta>:


float quaternionToTheta(){
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08a      	sub	sp, #40	@ 0x28
 8002f3c:	af00      	add	r7, sp, #0

	float theta = 0.0;
 8002f3e:	f04f 0300 	mov.w	r3, #0
 8002f42:	627b      	str	r3, [r7, #36]	@ 0x24

	float r13 = 2 * saved_q[1] * saved_q[3] + 2 * saved_q[2] * saved_q[0];
 8002f44:	4b60      	ldr	r3, [pc, #384]	@ (80030c8 <quaternionToTheta+0x190>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	3304      	adds	r3, #4
 8002f4a:	edd3 7a00 	vldr	s15, [r3]
 8002f4e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f52:	4b5d      	ldr	r3, [pc, #372]	@ (80030c8 <quaternionToTheta+0x190>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	330c      	adds	r3, #12
 8002f58:	edd3 7a00 	vldr	s15, [r3]
 8002f5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f60:	4b59      	ldr	r3, [pc, #356]	@ (80030c8 <quaternionToTheta+0x190>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	3308      	adds	r3, #8
 8002f66:	edd3 7a00 	vldr	s15, [r3]
 8002f6a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002f6e:	4b56      	ldr	r3, [pc, #344]	@ (80030c8 <quaternionToTheta+0x190>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	edd3 7a00 	vldr	s15, [r3]
 8002f76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f7e:	edc7 7a08 	vstr	s15, [r7, #32]
	float r23 = 2 * saved_q[2] * saved_q[3] - 2 * saved_q[1] * saved_q[0];
 8002f82:	4b51      	ldr	r3, [pc, #324]	@ (80030c8 <quaternionToTheta+0x190>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	3308      	adds	r3, #8
 8002f88:	edd3 7a00 	vldr	s15, [r3]
 8002f8c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f90:	4b4d      	ldr	r3, [pc, #308]	@ (80030c8 <quaternionToTheta+0x190>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	330c      	adds	r3, #12
 8002f96:	edd3 7a00 	vldr	s15, [r3]
 8002f9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f9e:	4b4a      	ldr	r3, [pc, #296]	@ (80030c8 <quaternionToTheta+0x190>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	3304      	adds	r3, #4
 8002fa4:	edd3 7a00 	vldr	s15, [r3]
 8002fa8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002fac:	4b46      	ldr	r3, [pc, #280]	@ (80030c8 <quaternionToTheta+0x190>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	edd3 7a00 	vldr	s15, [r3]
 8002fb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fbc:	edc7 7a07 	vstr	s15, [r7, #28]
	float r33 = 1 - 2 * saved_q[1] * saved_q[1] - 2 * saved_q[2] * saved_q[2];
 8002fc0:	4b41      	ldr	r3, [pc, #260]	@ (80030c8 <quaternionToTheta+0x190>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	3304      	adds	r3, #4
 8002fc6:	edd3 7a00 	vldr	s15, [r3]
 8002fca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002fce:	4b3e      	ldr	r3, [pc, #248]	@ (80030c8 <quaternionToTheta+0x190>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	edd3 7a00 	vldr	s15, [r3]
 8002fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002fe0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002fe4:	4b38      	ldr	r3, [pc, #224]	@ (80030c8 <quaternionToTheta+0x190>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	3308      	adds	r3, #8
 8002fea:	edd3 7a00 	vldr	s15, [r3]
 8002fee:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002ff2:	4b35      	ldr	r3, [pc, #212]	@ (80030c8 <quaternionToTheta+0x190>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	3308      	adds	r3, #8
 8002ff8:	edd3 7a00 	vldr	s15, [r3]
 8002ffc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003000:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003004:	edc7 7a06 	vstr	s15, [r7, #24]

	float z_x = r13;
 8003008:	6a3b      	ldr	r3, [r7, #32]
 800300a:	617b      	str	r3, [r7, #20]
	float z_y = r23;
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	613b      	str	r3, [r7, #16]
	float z_z = r33;
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	60fb      	str	r3, [r7, #12]

	float dotProduct = z_z;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	60bb      	str	r3, [r7, #8]
	float magnitude = sqrt(z_x * z_x + z_y * z_y + z_z * z_z);
 8003018:	edd7 7a05 	vldr	s15, [r7, #20]
 800301c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003020:	edd7 7a04 	vldr	s15, [r7, #16]
 8003024:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003028:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003030:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003034:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003038:	ee17 0a90 	vmov	r0, s15
 800303c:	f7fd faa4 	bl	8000588 <__aeabi_f2d>
 8003040:	4602      	mov	r2, r0
 8003042:	460b      	mov	r3, r1
 8003044:	ec43 2b10 	vmov	d0, r2, r3
 8003048:	f00e faf4 	bl	8011634 <sqrt>
 800304c:	ec53 2b10 	vmov	r2, r3, d0
 8003050:	4610      	mov	r0, r2
 8003052:	4619      	mov	r1, r3
 8003054:	f7fd fde8 	bl	8000c28 <__aeabi_d2f>
 8003058:	4603      	mov	r3, r0
 800305a:	607b      	str	r3, [r7, #4]

	theta = acos(dotProduct / magnitude) * 180.0 / 3.14;
 800305c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003060:	edd7 7a01 	vldr	s15, [r7, #4]
 8003064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003068:	ee16 0a90 	vmov	r0, s13
 800306c:	f7fd fa8c 	bl	8000588 <__aeabi_f2d>
 8003070:	4602      	mov	r2, r0
 8003072:	460b      	mov	r3, r1
 8003074:	ec43 2b10 	vmov	d0, r2, r3
 8003078:	f00e fa02 	bl	8011480 <acos>
 800307c:	ec51 0b10 	vmov	r0, r1, d0
 8003080:	f04f 0200 	mov.w	r2, #0
 8003084:	4b11      	ldr	r3, [pc, #68]	@ (80030cc <quaternionToTheta+0x194>)
 8003086:	f7fd fad7 	bl	8000638 <__aeabi_dmul>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4610      	mov	r0, r2
 8003090:	4619      	mov	r1, r3
 8003092:	a30b      	add	r3, pc, #44	@ (adr r3, 80030c0 <quaternionToTheta+0x188>)
 8003094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003098:	f7fd fbf8 	bl	800088c <__aeabi_ddiv>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4610      	mov	r0, r2
 80030a2:	4619      	mov	r1, r3
 80030a4:	f7fd fdc0 	bl	8000c28 <__aeabi_d2f>
 80030a8:	4603      	mov	r3, r0
 80030aa:	627b      	str	r3, [r7, #36]	@ 0x24
	return theta;
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	ee07 3a90 	vmov	s15, r3
}
 80030b2:	eeb0 0a67 	vmov.f32	s0, s15
 80030b6:	3728      	adds	r7, #40	@ 0x28
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	f3af 8000 	nop.w
 80030c0:	51eb851f 	.word	0x51eb851f
 80030c4:	40091eb8 	.word	0x40091eb8
 80030c8:	200005c8 	.word	0x200005c8
 80030cc:	40668000 	.word	0x40668000

080030d0 <getInitialQuaternion>:

// vmelerden balang quaternioni hesaplama
void getInitialQuaternion(float acc_x, float acc_y, float acc_z) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b08e      	sub	sp, #56	@ 0x38
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	ed87 0a03 	vstr	s0, [r7, #12]
 80030da:	edc7 0a02 	vstr	s1, [r7, #8]
 80030de:	ed87 1a01 	vstr	s2, [r7, #4]

    float norm = sqrt(acc_z * acc_z + acc_x * acc_x + acc_y * acc_y);
 80030e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80030e6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80030ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80030ee:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80030f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80030fa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80030fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003102:	ee17 0a90 	vmov	r0, s15
 8003106:	f7fd fa3f 	bl	8000588 <__aeabi_f2d>
 800310a:	4602      	mov	r2, r0
 800310c:	460b      	mov	r3, r1
 800310e:	ec43 2b10 	vmov	d0, r2, r3
 8003112:	f00e fa8f 	bl	8011634 <sqrt>
 8003116:	ec53 2b10 	vmov	r2, r3, d0
 800311a:	4610      	mov	r0, r2
 800311c:	4619      	mov	r1, r3
 800311e:	f7fd fd83 	bl	8000c28 <__aeabi_d2f>
 8003122:	4603      	mov	r3, r0
 8003124:	637b      	str	r3, [r7, #52]	@ 0x34
    float accel_temp[3];

    accel_temp[0] = acc_x;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	627b      	str	r3, [r7, #36]	@ 0x24
    accel_temp[1] = acc_y;
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	62bb      	str	r3, [r7, #40]	@ 0x28
    accel_temp[2] = acc_z;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	62fb      	str	r3, [r7, #44]	@ 0x2c

    accel_temp[0] /= norm;
 8003132:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003136:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800313a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800313e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    accel_temp[1] /= norm;
 8003142:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8003146:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800314a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800314e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    accel_temp[2] /= norm;
 8003152:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8003156:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800315a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800315e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    float q_temp[4];

    q_temp[0] = sqrt(1.0 -accel_temp[1]) * 0.5;
 8003162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003164:	4618      	mov	r0, r3
 8003166:	f7fd fa0f 	bl	8000588 <__aeabi_f2d>
 800316a:	4602      	mov	r2, r0
 800316c:	460b      	mov	r3, r1
 800316e:	f04f 0000 	mov.w	r0, #0
 8003172:	494c      	ldr	r1, [pc, #304]	@ (80032a4 <getInitialQuaternion+0x1d4>)
 8003174:	f7fd f8a8 	bl	80002c8 <__aeabi_dsub>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	ec43 2b17 	vmov	d7, r2, r3
 8003180:	eeb0 0a47 	vmov.f32	s0, s14
 8003184:	eef0 0a67 	vmov.f32	s1, s15
 8003188:	f00e fa54 	bl	8011634 <sqrt>
 800318c:	ec51 0b10 	vmov	r0, r1, d0
 8003190:	f04f 0200 	mov.w	r2, #0
 8003194:	4b44      	ldr	r3, [pc, #272]	@ (80032a8 <getInitialQuaternion+0x1d8>)
 8003196:	f7fd fa4f 	bl	8000638 <__aeabi_dmul>
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	4610      	mov	r0, r2
 80031a0:	4619      	mov	r1, r3
 80031a2:	f7fd fd41 	bl	8000c28 <__aeabi_d2f>
 80031a6:	4603      	mov	r3, r0
 80031a8:	617b      	str	r3, [r7, #20]
    float k = 0.5 / q_temp[0];
 80031aa:	ed97 7a05 	vldr	s14, [r7, #20]
 80031ae:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80031b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b6:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    q_temp[1] = accel_temp[0] * k * 0.5;
 80031ba:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80031be:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80031c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031c6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031ce:	edc7 7a06 	vstr	s15, [r7, #24]
    q_temp[2] = accel_temp[2] * k * 0.5;
 80031d2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80031d6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80031da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e6:	edc7 7a07 	vstr	s15, [r7, #28]
    q_temp[3] = 0.0;
 80031ea:	f04f 0300 	mov.w	r3, #0
 80031ee:	623b      	str	r3, [r7, #32]

    norm = sqrt(q_temp[0] * q_temp[0] + q_temp[1] * q_temp[1] + q_temp[2] * q_temp[2] + q_temp[3] * q_temp[3]);
 80031f0:	ed97 7a05 	vldr	s14, [r7, #20]
 80031f4:	edd7 7a05 	vldr	s15, [r7, #20]
 80031f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031fc:	edd7 6a06 	vldr	s13, [r7, #24]
 8003200:	edd7 7a06 	vldr	s15, [r7, #24]
 8003204:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003208:	ee37 7a27 	vadd.f32	s14, s14, s15
 800320c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003210:	edd7 7a07 	vldr	s15, [r7, #28]
 8003214:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003218:	ee37 7a27 	vadd.f32	s14, s14, s15
 800321c:	edd7 6a08 	vldr	s13, [r7, #32]
 8003220:	edd7 7a08 	vldr	s15, [r7, #32]
 8003224:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800322c:	ee17 0a90 	vmov	r0, s15
 8003230:	f7fd f9aa 	bl	8000588 <__aeabi_f2d>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	ec43 2b10 	vmov	d0, r2, r3
 800323c:	f00e f9fa 	bl	8011634 <sqrt>
 8003240:	ec53 2b10 	vmov	r2, r3, d0
 8003244:	4610      	mov	r0, r2
 8003246:	4619      	mov	r1, r3
 8003248:	f7fd fcee 	bl	8000c28 <__aeabi_d2f>
 800324c:	4603      	mov	r3, r0
 800324e:	637b      	str	r3, [r7, #52]	@ 0x34

    saved_q[0] = q_temp[0] / norm;
 8003250:	edd7 6a05 	vldr	s13, [r7, #20]
 8003254:	4b15      	ldr	r3, [pc, #84]	@ (80032ac <getInitialQuaternion+0x1dc>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800325c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003260:	edc3 7a00 	vstr	s15, [r3]
    saved_q[1] = q_temp[1] / norm;
 8003264:	edd7 6a06 	vldr	s13, [r7, #24]
 8003268:	4b10      	ldr	r3, [pc, #64]	@ (80032ac <getInitialQuaternion+0x1dc>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	3304      	adds	r3, #4
 800326e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003276:	edc3 7a00 	vstr	s15, [r3]
    saved_q[2] = q_temp[2] / norm;
 800327a:	edd7 6a07 	vldr	s13, [r7, #28]
 800327e:	4b0b      	ldr	r3, [pc, #44]	@ (80032ac <getInitialQuaternion+0x1dc>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	3308      	adds	r3, #8
 8003284:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003288:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800328c:	edc3 7a00 	vstr	s15, [r3]
    saved_q[3] = 0.0f;
 8003290:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <getInitialQuaternion+0x1dc>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	330c      	adds	r3, #12
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
}
 800329c:	bf00      	nop
 800329e:	3738      	adds	r7, #56	@ 0x38
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	3ff00000 	.word	0x3ff00000
 80032a8:	3fe00000 	.word	0x3fe00000
 80032ac:	200005c8 	.word	0x200005c8

080032b0 <quaternionSet_zero>:

void quaternionSet_zero(void)
{
 80032b0:	b480      	push	{r7}
 80032b2:	af00      	add	r7, sp, #0
	saved_q[0] = 1.0;
 80032b4:	4b0d      	ldr	r3, [pc, #52]	@ (80032ec <quaternionSet_zero+0x3c>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80032bc:	601a      	str	r2, [r3, #0]
	saved_q[1] = 0.0;
 80032be:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <quaternionSet_zero+0x3c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	3304      	adds	r3, #4
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	601a      	str	r2, [r3, #0]
	saved_q[2] = 0.0;
 80032ca:	4b08      	ldr	r3, [pc, #32]	@ (80032ec <quaternionSet_zero+0x3c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	3308      	adds	r3, #8
 80032d0:	f04f 0200 	mov.w	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
	saved_q[3] = 0.0;
 80032d6:	4b05      	ldr	r3, [pc, #20]	@ (80032ec <quaternionSet_zero+0x3c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	330c      	adds	r3, #12
 80032dc:	f04f 0200 	mov.w	r2, #0
 80032e0:	601a      	str	r2, [r3, #0]
}
 80032e2:	bf00      	nop
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	200005c8 	.word	0x200005c8

080032f0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80032f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003334 <MX_RTC_Init+0x44>)
 80032f6:	4a10      	ldr	r2, [pc, #64]	@ (8003338 <MX_RTC_Init+0x48>)
 80032f8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80032fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003334 <MX_RTC_Init+0x44>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003300:	4b0c      	ldr	r3, [pc, #48]	@ (8003334 <MX_RTC_Init+0x44>)
 8003302:	227f      	movs	r2, #127	@ 0x7f
 8003304:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003306:	4b0b      	ldr	r3, [pc, #44]	@ (8003334 <MX_RTC_Init+0x44>)
 8003308:	22ff      	movs	r2, #255	@ 0xff
 800330a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800330c:	4b09      	ldr	r3, [pc, #36]	@ (8003334 <MX_RTC_Init+0x44>)
 800330e:	2200      	movs	r2, #0
 8003310:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003312:	4b08      	ldr	r3, [pc, #32]	@ (8003334 <MX_RTC_Init+0x44>)
 8003314:	2200      	movs	r2, #0
 8003316:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003318:	4b06      	ldr	r3, [pc, #24]	@ (8003334 <MX_RTC_Init+0x44>)
 800331a:	2200      	movs	r2, #0
 800331c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800331e:	4805      	ldr	r0, [pc, #20]	@ (8003334 <MX_RTC_Init+0x44>)
 8003320:	f005 faba 	bl	8008898 <HAL_RTC_Init>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800332a:	f7ff fb8b 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800332e:	bf00      	nop
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	200005cc 	.word	0x200005cc
 8003338:	40002800 	.word	0x40002800

0800333c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b09a      	sub	sp, #104	@ 0x68
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003344:	f107 030c 	add.w	r3, r7, #12
 8003348:	225c      	movs	r2, #92	@ 0x5c
 800334a:	2100      	movs	r1, #0
 800334c:	4618      	mov	r0, r3
 800334e:	f00a f96a 	bl	800d626 <memset>
  if(rtcHandle->Instance==RTC)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a0c      	ldr	r2, [pc, #48]	@ (8003388 <HAL_RTC_MspInit+0x4c>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d111      	bne.n	8003380 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800335c:	2320      	movs	r3, #32
 800335e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003360:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003364:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003366:	f107 030c 	add.w	r3, r7, #12
 800336a:	4618      	mov	r0, r3
 800336c:	f004 fa9c 	bl	80078a8 <HAL_RCCEx_PeriphCLKConfig>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d001      	beq.n	800337a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003376:	f7ff fb65 	bl	8002a44 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800337a:	4b04      	ldr	r3, [pc, #16]	@ (800338c <HAL_RTC_MspInit+0x50>)
 800337c:	2201      	movs	r2, #1
 800337e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003380:	bf00      	nop
 8003382:	3768      	adds	r7, #104	@ 0x68
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40002800 	.word	0x40002800
 800338c:	42470e3c 	.word	0x42470e3c

08003390 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003394:	4b17      	ldr	r3, [pc, #92]	@ (80033f4 <MX_SPI1_Init+0x64>)
 8003396:	4a18      	ldr	r2, [pc, #96]	@ (80033f8 <MX_SPI1_Init+0x68>)
 8003398:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800339a:	4b16      	ldr	r3, [pc, #88]	@ (80033f4 <MX_SPI1_Init+0x64>)
 800339c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80033a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80033a2:	4b14      	ldr	r3, [pc, #80]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80033a8:	4b12      	ldr	r3, [pc, #72]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80033ae:	4b11      	ldr	r3, [pc, #68]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80033b4:	4b0f      	ldr	r3, [pc, #60]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80033ba:	4b0e      	ldr	r3, [pc, #56]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80033c2:	4b0c      	ldr	r3, [pc, #48]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80033c8:	4b0a      	ldr	r3, [pc, #40]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80033ce:	4b09      	ldr	r3, [pc, #36]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033d4:	4b07      	ldr	r3, [pc, #28]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80033da:	4b06      	ldr	r3, [pc, #24]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033dc:	220a      	movs	r2, #10
 80033de:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80033e0:	4804      	ldr	r0, [pc, #16]	@ (80033f4 <MX_SPI1_Init+0x64>)
 80033e2:	f005 fb5d 	bl	8008aa0 <HAL_SPI_Init>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80033ec:	f7ff fb2a 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80033f0:	bf00      	nop
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	200005ec 	.word	0x200005ec
 80033f8:	40013000 	.word	0x40013000

080033fc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8003400:	4b17      	ldr	r3, [pc, #92]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003402:	4a18      	ldr	r2, [pc, #96]	@ (8003464 <MX_SPI3_Init+0x68>)
 8003404:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003406:	4b16      	ldr	r3, [pc, #88]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003408:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800340c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800340e:	4b14      	ldr	r3, [pc, #80]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003410:	2200      	movs	r2, #0
 8003412:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003414:	4b12      	ldr	r3, [pc, #72]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003416:	2200      	movs	r2, #0
 8003418:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800341a:	4b11      	ldr	r3, [pc, #68]	@ (8003460 <MX_SPI3_Init+0x64>)
 800341c:	2200      	movs	r2, #0
 800341e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003420:	4b0f      	ldr	r3, [pc, #60]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003422:	2200      	movs	r2, #0
 8003424:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003426:	4b0e      	ldr	r3, [pc, #56]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003428:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800342c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800342e:	4b0c      	ldr	r3, [pc, #48]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003430:	2200      	movs	r2, #0
 8003432:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003434:	4b0a      	ldr	r3, [pc, #40]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003436:	2200      	movs	r2, #0
 8003438:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800343a:	4b09      	ldr	r3, [pc, #36]	@ (8003460 <MX_SPI3_Init+0x64>)
 800343c:	2200      	movs	r2, #0
 800343e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003440:	4b07      	ldr	r3, [pc, #28]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003442:	2200      	movs	r2, #0
 8003444:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003446:	4b06      	ldr	r3, [pc, #24]	@ (8003460 <MX_SPI3_Init+0x64>)
 8003448:	220a      	movs	r2, #10
 800344a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800344c:	4804      	ldr	r0, [pc, #16]	@ (8003460 <MX_SPI3_Init+0x64>)
 800344e:	f005 fb27 	bl	8008aa0 <HAL_SPI_Init>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003458:	f7ff faf4 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800345c:	bf00      	nop
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20000644 	.word	0x20000644
 8003464:	40003c00 	.word	0x40003c00

08003468 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b08c      	sub	sp, #48	@ 0x30
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003470:	f107 031c 	add.w	r3, r7, #28
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	60da      	str	r2, [r3, #12]
 800347e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a32      	ldr	r2, [pc, #200]	@ (8003550 <HAL_SPI_MspInit+0xe8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d12c      	bne.n	80034e4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	61bb      	str	r3, [r7, #24]
 800348e:	4b31      	ldr	r3, [pc, #196]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 8003490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003492:	4a30      	ldr	r2, [pc, #192]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 8003494:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003498:	6453      	str	r3, [r2, #68]	@ 0x44
 800349a:	4b2e      	ldr	r3, [pc, #184]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 800349c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034a2:	61bb      	str	r3, [r7, #24]
 80034a4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	4a29      	ldr	r2, [pc, #164]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 80034b0:	f043 0301 	orr.w	r3, r3, #1
 80034b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034b6:	4b27      	ldr	r3, [pc, #156]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	617b      	str	r3, [r7, #20]
 80034c0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80034c2:	23e0      	movs	r3, #224	@ 0xe0
 80034c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c6:	2302      	movs	r3, #2
 80034c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ce:	2303      	movs	r3, #3
 80034d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80034d2:	2305      	movs	r3, #5
 80034d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d6:	f107 031c 	add.w	r3, r7, #28
 80034da:	4619      	mov	r1, r3
 80034dc:	481e      	ldr	r0, [pc, #120]	@ (8003558 <HAL_SPI_MspInit+0xf0>)
 80034de:	f002 fd31 	bl	8005f44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80034e2:	e030      	b.n	8003546 <HAL_SPI_MspInit+0xde>
  else if(spiHandle->Instance==SPI3)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1c      	ldr	r2, [pc, #112]	@ (800355c <HAL_SPI_MspInit+0xf4>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d12b      	bne.n	8003546 <HAL_SPI_MspInit+0xde>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	4b18      	ldr	r3, [pc, #96]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	4a17      	ldr	r2, [pc, #92]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 80034f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80034fe:	4b15      	ldr	r3, [pc, #84]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 8003500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003502:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	4b11      	ldr	r3, [pc, #68]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003512:	4a10      	ldr	r2, [pc, #64]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 8003514:	f043 0302 	orr.w	r3, r3, #2
 8003518:	6313      	str	r3, [r2, #48]	@ 0x30
 800351a:	4b0e      	ldr	r3, [pc, #56]	@ (8003554 <HAL_SPI_MspInit+0xec>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003526:	2338      	movs	r3, #56	@ 0x38
 8003528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352a:	2302      	movs	r3, #2
 800352c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352e:	2300      	movs	r3, #0
 8003530:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003532:	2303      	movs	r3, #3
 8003534:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003536:	2306      	movs	r3, #6
 8003538:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800353a:	f107 031c 	add.w	r3, r7, #28
 800353e:	4619      	mov	r1, r3
 8003540:	4807      	ldr	r0, [pc, #28]	@ (8003560 <HAL_SPI_MspInit+0xf8>)
 8003542:	f002 fcff 	bl	8005f44 <HAL_GPIO_Init>
}
 8003546:	bf00      	nop
 8003548:	3730      	adds	r7, #48	@ 0x30
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40013000 	.word	0x40013000
 8003554:	40023800 	.word	0x40023800
 8003558:	40020000 	.word	0x40020000
 800355c:	40003c00 	.word	0x40003c00
 8003560:	40020400 	.word	0x40020400

08003564 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	607b      	str	r3, [r7, #4]
 800356e:	4b10      	ldr	r3, [pc, #64]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003572:	4a0f      	ldr	r2, [pc, #60]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003574:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003578:	6453      	str	r3, [r2, #68]	@ 0x44
 800357a:	4b0d      	ldr	r3, [pc, #52]	@ (80035b0 <HAL_MspInit+0x4c>)
 800357c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003582:	607b      	str	r3, [r7, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	603b      	str	r3, [r7, #0]
 800358a:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <HAL_MspInit+0x4c>)
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	4a08      	ldr	r2, [pc, #32]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003590:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003594:	6413      	str	r3, [r2, #64]	@ 0x40
 8003596:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <HAL_MspInit+0x4c>)
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800359e:	603b      	str	r3, [r7, #0]
 80035a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800

080035b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80035b8:	bf00      	nop
 80035ba:	e7fd      	b.n	80035b8 <NMI_Handler+0x4>

080035bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035c0:	bf00      	nop
 80035c2:	e7fd      	b.n	80035c0 <HardFault_Handler+0x4>

080035c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035c8:	bf00      	nop
 80035ca:	e7fd      	b.n	80035c8 <MemManage_Handler+0x4>

080035cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035d0:	bf00      	nop
 80035d2:	e7fd      	b.n	80035d0 <BusFault_Handler+0x4>

080035d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035d8:	bf00      	nop
 80035da:	e7fd      	b.n	80035d8 <UsageFault_Handler+0x4>

080035dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80035e0:	bf00      	nop
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035ea:	b480      	push	{r7}
 80035ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035ee:	bf00      	nop
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003606:	b580      	push	{r7, lr}
 8003608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800360a:	f001 fad7 	bl	8004bbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800360e:	bf00      	nop
 8003610:	bd80      	pop	{r7, pc}
	...

08003614 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003618:	4802      	ldr	r0, [pc, #8]	@ (8003624 <DMA1_Stream1_IRQHandler+0x10>)
 800361a:	f002 fa29 	bl	8005a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000964 	.word	0x20000964

08003628 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GYRO_Pin);
 800362c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003630:	f002 ff2a 	bl	8006488 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(INT_ACC_Pin);
 8003634:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003638:	f002 ff26 	bl	8006488 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800363c:	bf00      	nop
 800363e:	bd80      	pop	{r7, pc}

08003640 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8003644:	4802      	ldr	r0, [pc, #8]	@ (8003650 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003646:	f005 fba2 	bl	8008d8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	200007f0 	.word	0x200007f0

08003654 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003658:	4802      	ldr	r0, [pc, #8]	@ (8003664 <TIM3_IRQHandler+0x10>)
 800365a:	f005 fb98 	bl	8008d8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800365e:	bf00      	nop
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	200006d0 	.word	0x200006d0

08003668 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800366c:	4802      	ldr	r0, [pc, #8]	@ (8003678 <TIM4_IRQHandler+0x10>)
 800366e:	f005 fb8e 	bl	8008d8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003672:	bf00      	nop
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	20000718 	.word	0x20000718

0800367c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	if (__HAL_UART_GET_FLAG(&RS232_HNDLR, UART_FLAG_IDLE))
 8003682:	4b12      	ldr	r3, [pc, #72]	@ (80036cc <USART3_IRQHandler+0x50>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0310 	and.w	r3, r3, #16
 800368c:	2b10      	cmp	r3, #16
 800368e:	d115      	bne.n	80036bc <USART3_IRQHandler+0x40>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&RS232_HNDLR);
 8003690:	2300      	movs	r3, #0
 8003692:	607b      	str	r3, [r7, #4]
 8003694:	4b0d      	ldr	r3, [pc, #52]	@ (80036cc <USART3_IRQHandler+0x50>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	607b      	str	r3, [r7, #4]
 800369c:	4b0b      	ldr	r3, [pc, #44]	@ (80036cc <USART3_IRQHandler+0x50>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	607b      	str	r3, [r7, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
		HAL_UART_DMAStop(&RS232_HNDLR);
 80036a6:	4809      	ldr	r0, [pc, #36]	@ (80036cc <USART3_IRQHandler+0x50>)
 80036a8:	f006 f852 	bl	8009750 <HAL_UART_DMAStop>
		process_received_datas(dma_rx_buf);
 80036ac:	4808      	ldr	r0, [pc, #32]	@ (80036d0 <USART3_IRQHandler+0x54>)
 80036ae:	f000 fb29 	bl	8003d04 <process_received_datas>
		HAL_UART_Receive_DMA(&RS232_HNDLR, dma_rx_buf, RX_BUFFER_LEN + 6);
 80036b2:	222a      	movs	r2, #42	@ 0x2a
 80036b4:	4906      	ldr	r1, [pc, #24]	@ (80036d0 <USART3_IRQHandler+0x54>)
 80036b6:	4805      	ldr	r0, [pc, #20]	@ (80036cc <USART3_IRQHandler+0x50>)
 80036b8:	f006 f825 	bl	8009706 <HAL_UART_Receive_DMA>
	}
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80036bc:	4803      	ldr	r0, [pc, #12]	@ (80036cc <USART3_IRQHandler+0x50>)
 80036be:	f006 f8c7 	bl	8009850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80036c2:	bf00      	nop
 80036c4:	3708      	adds	r7, #8
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	200008d4 	.word	0x200008d4
 80036d0:	2000069c 	.word	0x2000069c

080036d4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80036d8:	4802      	ldr	r0, [pc, #8]	@ (80036e4 <TIM5_IRQHandler+0x10>)
 80036da:	f005 fb58 	bl	8008d8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80036de:	bf00      	nop
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	20000760 	.word	0x20000760

080036e8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80036ec:	4802      	ldr	r0, [pc, #8]	@ (80036f8 <UART4_IRQHandler+0x10>)
 80036ee:	f006 f8af 	bl	8009850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80036f2:	bf00      	nop
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20000844 	.word	0x20000844

080036fc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003700:	4802      	ldr	r0, [pc, #8]	@ (800370c <TIM6_DAC_IRQHandler+0x10>)
 8003702:	f005 fb44 	bl	8008d8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003706:	bf00      	nop
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	200007a8 	.word	0x200007a8

08003710 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003714:	4802      	ldr	r0, [pc, #8]	@ (8003720 <DMA2_Stream1_IRQHandler+0x10>)
 8003716:	f002 f9ab 	bl	8005a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800371a:	bf00      	nop
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	200009c4 	.word	0x200009c4

08003724 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003728:	4802      	ldr	r0, [pc, #8]	@ (8003734 <USART6_IRQHandler+0x10>)
 800372a:	f006 f891 	bl	8009850 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	2000091c 	.word	0x2000091c

08003738 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  return 1;
 800373c:	2301      	movs	r3, #1
}
 800373e:	4618      	mov	r0, r3
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr

08003748 <_kill>:

int _kill(int pid, int sig)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003752:	f009 ffe1 	bl	800d718 <__errno>
 8003756:	4603      	mov	r3, r0
 8003758:	2216      	movs	r2, #22
 800375a:	601a      	str	r2, [r3, #0]
  return -1;
 800375c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003760:	4618      	mov	r0, r3
 8003762:	3708      	adds	r7, #8
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <_exit>:

void _exit (int status)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003770:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff ffe7 	bl	8003748 <_kill>
  while (1) {}    /* Make sure we hang here */
 800377a:	bf00      	nop
 800377c:	e7fd      	b.n	800377a <_exit+0x12>

0800377e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b086      	sub	sp, #24
 8003782:	af00      	add	r7, sp, #0
 8003784:	60f8      	str	r0, [r7, #12]
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800378a:	2300      	movs	r3, #0
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	e00a      	b.n	80037a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003790:	f3af 8000 	nop.w
 8003794:	4601      	mov	r1, r0
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	60ba      	str	r2, [r7, #8]
 800379c:	b2ca      	uxtb	r2, r1
 800379e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	3301      	adds	r3, #1
 80037a4:	617b      	str	r3, [r7, #20]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	dbf0      	blt.n	8003790 <_read+0x12>
  }

  return len;
 80037ae:	687b      	ldr	r3, [r7, #4]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b086      	sub	sp, #24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
 80037c8:	e009      	b.n	80037de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	60ba      	str	r2, [r7, #8]
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	3301      	adds	r3, #1
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	dbf1      	blt.n	80037ca <_write+0x12>
  }
  return len;
 80037e6:	687b      	ldr	r3, [r7, #4]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <_close>:

int _close(int file)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003818:	605a      	str	r2, [r3, #4]
  return 0;
 800381a:	2300      	movs	r3, #0
}
 800381c:	4618      	mov	r0, r3
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <_isatty>:

int _isatty(int file)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003830:	2301      	movs	r3, #1
}
 8003832:	4618      	mov	r0, r3
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr

0800383e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800383e:	b480      	push	{r7}
 8003840:	b085      	sub	sp, #20
 8003842:	af00      	add	r7, sp, #0
 8003844:	60f8      	str	r0, [r7, #12]
 8003846:	60b9      	str	r1, [r7, #8]
 8003848:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003860:	4a14      	ldr	r2, [pc, #80]	@ (80038b4 <_sbrk+0x5c>)
 8003862:	4b15      	ldr	r3, [pc, #84]	@ (80038b8 <_sbrk+0x60>)
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800386c:	4b13      	ldr	r3, [pc, #76]	@ (80038bc <_sbrk+0x64>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d102      	bne.n	800387a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003874:	4b11      	ldr	r3, [pc, #68]	@ (80038bc <_sbrk+0x64>)
 8003876:	4a12      	ldr	r2, [pc, #72]	@ (80038c0 <_sbrk+0x68>)
 8003878:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800387a:	4b10      	ldr	r3, [pc, #64]	@ (80038bc <_sbrk+0x64>)
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4413      	add	r3, r2
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	429a      	cmp	r2, r3
 8003886:	d207      	bcs.n	8003898 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003888:	f009 ff46 	bl	800d718 <__errno>
 800388c:	4603      	mov	r3, r0
 800388e:	220c      	movs	r2, #12
 8003890:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003892:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003896:	e009      	b.n	80038ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003898:	4b08      	ldr	r3, [pc, #32]	@ (80038bc <_sbrk+0x64>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800389e:	4b07      	ldr	r3, [pc, #28]	@ (80038bc <_sbrk+0x64>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4413      	add	r3, r2
 80038a6:	4a05      	ldr	r2, [pc, #20]	@ (80038bc <_sbrk+0x64>)
 80038a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038aa:	68fb      	ldr	r3, [r7, #12]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3718      	adds	r7, #24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20020000 	.word	0x20020000
 80038b8:	00000400 	.word	0x00000400
 80038bc:	200006cc 	.word	0x200006cc
 80038c0:	20001c30 	.word	0x20001c30

080038c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038c8:	4b06      	ldr	r3, [pc, #24]	@ (80038e4 <SystemInit+0x20>)
 80038ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ce:	4a05      	ldr	r2, [pc, #20]	@ (80038e4 <SystemInit+0x20>)
 80038d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038d8:	bf00      	nop
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	e000ed00 	.word	0xe000ed00

080038e8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim9;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b086      	sub	sp, #24
 80038ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80038ee:	f107 0308 	add.w	r3, r7, #8
 80038f2:	2200      	movs	r2, #0
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	605a      	str	r2, [r3, #4]
 80038f8:	609a      	str	r2, [r3, #8]
 80038fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80038fc:	463b      	mov	r3, r7
 80038fe:	2200      	movs	r2, #0
 8003900:	601a      	str	r2, [r3, #0]
 8003902:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003904:	4b1d      	ldr	r3, [pc, #116]	@ (800397c <MX_TIM3_Init+0x94>)
 8003906:	4a1e      	ldr	r2, [pc, #120]	@ (8003980 <MX_TIM3_Init+0x98>)
 8003908:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8999;
 800390a:	4b1c      	ldr	r3, [pc, #112]	@ (800397c <MX_TIM3_Init+0x94>)
 800390c:	f242 3227 	movw	r2, #8999	@ 0x2327
 8003910:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003912:	4b1a      	ldr	r3, [pc, #104]	@ (800397c <MX_TIM3_Init+0x94>)
 8003914:	2200      	movs	r2, #0
 8003916:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8003918:	4b18      	ldr	r3, [pc, #96]	@ (800397c <MX_TIM3_Init+0x94>)
 800391a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800391e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003920:	4b16      	ldr	r3, [pc, #88]	@ (800397c <MX_TIM3_Init+0x94>)
 8003922:	2200      	movs	r2, #0
 8003924:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003926:	4b15      	ldr	r3, [pc, #84]	@ (800397c <MX_TIM3_Init+0x94>)
 8003928:	2200      	movs	r2, #0
 800392a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800392c:	4813      	ldr	r0, [pc, #76]	@ (800397c <MX_TIM3_Init+0x94>)
 800392e:	f005 f940 	bl	8008bb2 <HAL_TIM_Base_Init>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003938:	f7ff f884 	bl	8002a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800393c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003940:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003942:	f107 0308 	add.w	r3, r7, #8
 8003946:	4619      	mov	r1, r3
 8003948:	480c      	ldr	r0, [pc, #48]	@ (800397c <MX_TIM3_Init+0x94>)
 800394a:	f005 fb10 	bl	8008f6e <HAL_TIM_ConfigClockSource>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003954:	f7ff f876 	bl	8002a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003958:	2300      	movs	r3, #0
 800395a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800395c:	2300      	movs	r3, #0
 800395e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003960:	463b      	mov	r3, r7
 8003962:	4619      	mov	r1, r3
 8003964:	4805      	ldr	r0, [pc, #20]	@ (800397c <MX_TIM3_Init+0x94>)
 8003966:	f005 fd31 	bl	80093cc <HAL_TIMEx_MasterConfigSynchronization>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003970:	f7ff f868 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003974:	bf00      	nop
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	200006d0 	.word	0x200006d0
 8003980:	40000400 	.word	0x40000400

08003984 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800398a:	f107 0308 	add.w	r3, r7, #8
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	605a      	str	r2, [r3, #4]
 8003994:	609a      	str	r2, [r3, #8]
 8003996:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003998:	463b      	mov	r3, r7
 800399a:	2200      	movs	r2, #0
 800399c:	601a      	str	r2, [r3, #0]
 800399e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80039a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039a2:	4a1e      	ldr	r2, [pc, #120]	@ (8003a1c <MX_TIM4_Init+0x98>)
 80039a4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8999;
 80039a6:	4b1c      	ldr	r3, [pc, #112]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039a8:	f242 3227 	movw	r2, #8999	@ 0x2327
 80039ac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 80039b4:	4b18      	ldr	r3, [pc, #96]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039b6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80039ba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039bc:	4b16      	ldr	r3, [pc, #88]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039be:	2200      	movs	r2, #0
 80039c0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039c2:	4b15      	ldr	r3, [pc, #84]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80039c8:	4813      	ldr	r0, [pc, #76]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039ca:	f005 f8f2 	bl	8008bb2 <HAL_TIM_Base_Init>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80039d4:	f7ff f836 	bl	8002a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80039de:	f107 0308 	add.w	r3, r7, #8
 80039e2:	4619      	mov	r1, r3
 80039e4:	480c      	ldr	r0, [pc, #48]	@ (8003a18 <MX_TIM4_Init+0x94>)
 80039e6:	f005 fac2 	bl	8008f6e <HAL_TIM_ConfigClockSource>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80039f0:	f7ff f828 	bl	8002a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039f4:	2300      	movs	r3, #0
 80039f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039f8:	2300      	movs	r3, #0
 80039fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80039fc:	463b      	mov	r3, r7
 80039fe:	4619      	mov	r1, r3
 8003a00:	4805      	ldr	r0, [pc, #20]	@ (8003a18 <MX_TIM4_Init+0x94>)
 8003a02:	f005 fce3 	bl	80093cc <HAL_TIMEx_MasterConfigSynchronization>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003a0c:	f7ff f81a 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003a10:	bf00      	nop
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	20000718 	.word	0x20000718
 8003a1c:	40000800 	.word	0x40000800

08003a20 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a26:	f107 0308 	add.w	r3, r7, #8
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	605a      	str	r2, [r3, #4]
 8003a30:	609a      	str	r2, [r3, #8]
 8003a32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a34:	463b      	mov	r3, r7
 8003a36:	2200      	movs	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]
 8003a3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a3e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ab8 <MX_TIM5_Init+0x98>)
 8003a40:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8999;
 8003a42:	4b1c      	ldr	r3, [pc, #112]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a44:	f242 3227 	movw	r2, #8999	@ 0x2327
 8003a48:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8003a50:	4b18      	ldr	r3, [pc, #96]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a52:	2263      	movs	r2, #99	@ 0x63
 8003a54:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a56:	4b17      	ldr	r3, [pc, #92]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a5c:	4b15      	ldr	r3, [pc, #84]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003a62:	4814      	ldr	r0, [pc, #80]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a64:	f005 f8a5 	bl	8008bb2 <HAL_TIM_Base_Init>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003a6e:	f7fe ffe9 	bl	8002a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a76:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003a78:	f107 0308 	add.w	r3, r7, #8
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	480d      	ldr	r0, [pc, #52]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a80:	f005 fa75 	bl	8008f6e <HAL_TIM_ConfigClockSource>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003a8a:	f7fe ffdb 	bl	8002a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a92:	2300      	movs	r3, #0
 8003a94:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003a96:	463b      	mov	r3, r7
 8003a98:	4619      	mov	r1, r3
 8003a9a:	4806      	ldr	r0, [pc, #24]	@ (8003ab4 <MX_TIM5_Init+0x94>)
 8003a9c:	f005 fc96 	bl	80093cc <HAL_TIMEx_MasterConfigSynchronization>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8003aa6:	f7fe ffcd 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003aaa:	bf00      	nop
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000760 	.word	0x20000760
 8003ab8:	40000c00 	.word	0x40000c00

08003abc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ac2:	463b      	mov	r3, r7
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003aca:	4b15      	ldr	r3, [pc, #84]	@ (8003b20 <MX_TIM6_Init+0x64>)
 8003acc:	4a15      	ldr	r2, [pc, #84]	@ (8003b24 <MX_TIM6_Init+0x68>)
 8003ace:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8999;
 8003ad0:	4b13      	ldr	r3, [pc, #76]	@ (8003b20 <MX_TIM6_Init+0x64>)
 8003ad2:	f242 3227 	movw	r2, #8999	@ 0x2327
 8003ad6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ad8:	4b11      	ldr	r3, [pc, #68]	@ (8003b20 <MX_TIM6_Init+0x64>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8003ade:	4b10      	ldr	r3, [pc, #64]	@ (8003b20 <MX_TIM6_Init+0x64>)
 8003ae0:	2209      	movs	r2, #9
 8003ae2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ae4:	4b0e      	ldr	r3, [pc, #56]	@ (8003b20 <MX_TIM6_Init+0x64>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003aea:	480d      	ldr	r0, [pc, #52]	@ (8003b20 <MX_TIM6_Init+0x64>)
 8003aec:	f005 f861 	bl	8008bb2 <HAL_TIM_Base_Init>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003af6:	f7fe ffa5 	bl	8002a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003afa:	2300      	movs	r3, #0
 8003afc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003afe:	2300      	movs	r3, #0
 8003b00:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b02:	463b      	mov	r3, r7
 8003b04:	4619      	mov	r1, r3
 8003b06:	4806      	ldr	r0, [pc, #24]	@ (8003b20 <MX_TIM6_Init+0x64>)
 8003b08:	f005 fc60 	bl	80093cc <HAL_TIMEx_MasterConfigSynchronization>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d001      	beq.n	8003b16 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8003b12:	f7fe ff97 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	200007a8 	.word	0x200007a8
 8003b24:	40001000 	.word	0x40001000

08003b28 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b2e:	463b      	mov	r3, r7
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	605a      	str	r2, [r3, #4]
 8003b36:	609a      	str	r2, [r3, #8]
 8003b38:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8003b3a:	4b16      	ldr	r3, [pc, #88]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b3c:	4a16      	ldr	r2, [pc, #88]	@ (8003b98 <MX_TIM9_Init+0x70>)
 8003b3e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8999;
 8003b40:	4b14      	ldr	r3, [pc, #80]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b42:	f242 3227 	movw	r2, #8999	@ 0x2327
 8003b46:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b48:	4b12      	ldr	r3, [pc, #72]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 3999;
 8003b4e:	4b11      	ldr	r3, [pc, #68]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b50:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8003b54:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b56:	4b0f      	ldr	r3, [pc, #60]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b5e:	2280      	movs	r2, #128	@ 0x80
 8003b60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003b62:	480c      	ldr	r0, [pc, #48]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b64:	f005 f825 	bl	8008bb2 <HAL_TIM_Base_Init>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8003b6e:	f7fe ff69 	bl	8002a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b76:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003b78:	463b      	mov	r3, r7
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4805      	ldr	r0, [pc, #20]	@ (8003b94 <MX_TIM9_Init+0x6c>)
 8003b7e:	f005 f9f6 	bl	8008f6e <HAL_TIM_ConfigClockSource>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d001      	beq.n	8003b8c <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8003b88:	f7fe ff5c 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003b8c:	bf00      	nop
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	200007f0 	.word	0x200007f0
 8003b98:	40014000 	.word	0x40014000

08003b9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a46      	ldr	r2, [pc, #280]	@ (8003cc4 <HAL_TIM_Base_MspInit+0x128>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d116      	bne.n	8003bdc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003bae:	2300      	movs	r3, #0
 8003bb0:	61fb      	str	r3, [r7, #28]
 8003bb2:	4b45      	ldr	r3, [pc, #276]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb6:	4a44      	ldr	r2, [pc, #272]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003bb8:	f043 0302 	orr.w	r3, r3, #2
 8003bbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bbe:	4b42      	ldr	r3, [pc, #264]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	61fb      	str	r3, [r7, #28]
 8003bc8:	69fb      	ldr	r3, [r7, #28]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003bca:	2200      	movs	r2, #0
 8003bcc:	2100      	movs	r1, #0
 8003bce:	201d      	movs	r0, #29
 8003bd0:	f001 fd13 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003bd4:	201d      	movs	r0, #29
 8003bd6:	f001 fd2c 	bl	8005632 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8003bda:	e06e      	b.n	8003cba <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM4)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a3a      	ldr	r2, [pc, #232]	@ (8003ccc <HAL_TIM_Base_MspInit+0x130>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d116      	bne.n	8003c14 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003be6:	2300      	movs	r3, #0
 8003be8:	61bb      	str	r3, [r7, #24]
 8003bea:	4b37      	ldr	r3, [pc, #220]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bee:	4a36      	ldr	r2, [pc, #216]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003bf0:	f043 0304 	orr.w	r3, r3, #4
 8003bf4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bf6:	4b34      	ldr	r3, [pc, #208]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfa:	f003 0304 	and.w	r3, r3, #4
 8003bfe:	61bb      	str	r3, [r7, #24]
 8003c00:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003c02:	2200      	movs	r2, #0
 8003c04:	2100      	movs	r1, #0
 8003c06:	201e      	movs	r0, #30
 8003c08:	f001 fcf7 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003c0c:	201e      	movs	r0, #30
 8003c0e:	f001 fd10 	bl	8005632 <HAL_NVIC_EnableIRQ>
}
 8003c12:	e052      	b.n	8003cba <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM5)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a2d      	ldr	r2, [pc, #180]	@ (8003cd0 <HAL_TIM_Base_MspInit+0x134>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d116      	bne.n	8003c4c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003c1e:	2300      	movs	r3, #0
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	4b29      	ldr	r3, [pc, #164]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c26:	4a28      	ldr	r2, [pc, #160]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c28:	f043 0308 	orr.w	r3, r3, #8
 8003c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c2e:	4b26      	ldr	r3, [pc, #152]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	f003 0308 	and.w	r3, r3, #8
 8003c36:	617b      	str	r3, [r7, #20]
 8003c38:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	2032      	movs	r0, #50	@ 0x32
 8003c40:	f001 fcdb 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003c44:	2032      	movs	r0, #50	@ 0x32
 8003c46:	f001 fcf4 	bl	8005632 <HAL_NVIC_EnableIRQ>
}
 8003c4a:	e036      	b.n	8003cba <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM6)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a20      	ldr	r2, [pc, #128]	@ (8003cd4 <HAL_TIM_Base_MspInit+0x138>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d116      	bne.n	8003c84 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c56:	2300      	movs	r3, #0
 8003c58:	613b      	str	r3, [r7, #16]
 8003c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c5e:	4a1a      	ldr	r2, [pc, #104]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c60:	f043 0310 	orr.w	r3, r3, #16
 8003c64:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c66:	4b18      	ldr	r3, [pc, #96]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	f003 0310 	and.w	r3, r3, #16
 8003c6e:	613b      	str	r3, [r7, #16]
 8003c70:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003c72:	2200      	movs	r2, #0
 8003c74:	2100      	movs	r1, #0
 8003c76:	2036      	movs	r0, #54	@ 0x36
 8003c78:	f001 fcbf 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c7c:	2036      	movs	r0, #54	@ 0x36
 8003c7e:	f001 fcd8 	bl	8005632 <HAL_NVIC_EnableIRQ>
}
 8003c82:	e01a      	b.n	8003cba <HAL_TIM_Base_MspInit+0x11e>
  else if(tim_baseHandle->Instance==TIM9)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a13      	ldr	r2, [pc, #76]	@ (8003cd8 <HAL_TIM_Base_MspInit+0x13c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d115      	bne.n	8003cba <HAL_TIM_Base_MspInit+0x11e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	4b0d      	ldr	r3, [pc, #52]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c96:	4a0c      	ldr	r2, [pc, #48]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003c98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc8 <HAL_TIM_Base_MspInit+0x12c>)
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003caa:	2200      	movs	r2, #0
 8003cac:	2100      	movs	r1, #0
 8003cae:	2018      	movs	r0, #24
 8003cb0:	f001 fca3 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003cb4:	2018      	movs	r0, #24
 8003cb6:	f001 fcbc 	bl	8005632 <HAL_NVIC_EnableIRQ>
}
 8003cba:	bf00      	nop
 8003cbc:	3720      	adds	r7, #32
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	40000400 	.word	0x40000400
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	40000800 	.word	0x40000800
 8003cd0:	40000c00 	.word	0x40000c00
 8003cd4:	40001000 	.word	0x40001000
 8003cd8:	40014000 	.word	0x40014000

08003cdc <ukb_test_init>:
  ukb_test_s.angle_X  =
  ukb_test_s.angle_Y  =
  ukb_test_s.angle_Z  =
 */
void ukb_test_init(UKB_test_t *UKB_datas)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
	ukb_s = UKB_datas;
 8003ce4:	4a05      	ldr	r2, [pc, #20]	@ (8003cfc <ukb_test_init+0x20>)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6013      	str	r3, [r2, #0]
	status_data.data16 = 0;
 8003cea:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <ukb_test_init+0x24>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	801a      	strh	r2, [r3, #0]
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	2000083c 	.word	0x2000083c
 8003d00:	20000840 	.word	0x20000840

08003d04 <process_received_datas>:

void process_received_datas(uint8_t *data)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b08c      	sub	sp, #48	@ 0x30
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
	uint8_t packet[37] = {0};
 8003d0c:	f107 0308 	add.w	r3, r7, #8
 8003d10:	2225      	movs	r2, #37	@ 0x25
 8003d12:	2100      	movs	r1, #0
 8003d14:	4618      	mov	r0, r3
 8003d16:	f009 fc86 	bl	800d626 <memset>
	memcpy(packet, data, 36);
 8003d1a:	f107 0308 	add.w	r3, r7, #8
 8003d1e:	2224      	movs	r2, #36	@ 0x24
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f009 fd25 	bl	800d772 <memcpy>
	packet[36] = '\0';
 8003d28:	2300      	movs	r3, #0
 8003d2a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

	if(mode == 0)
 8003d2e:	4b25      	ldr	r3, [pc, #148]	@ (8003dc4 <process_received_datas+0xc0>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d123      	bne.n	8003d7e <process_received_datas+0x7a>
	{
		if(!memcmp(packet, sut_start, 5))
 8003d36:	f107 0308 	add.w	r3, r7, #8
 8003d3a:	2205      	movs	r2, #5
 8003d3c:	4922      	ldr	r1, [pc, #136]	@ (8003dc8 <process_received_datas+0xc4>)
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f009 fc61 	bl	800d606 <memcmp>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d107      	bne.n	8003d5a <process_received_datas+0x56>
		{
			serial_println("sut start", &TTL_HNDLR);
 8003d4a:	4920      	ldr	r1, [pc, #128]	@ (8003dcc <process_received_datas+0xc8>)
 8003d4c:	4820      	ldr	r0, [pc, #128]	@ (8003dd0 <process_received_datas+0xcc>)
 8003d4e:	f7fe fc43 	bl	80025d8 <serial_println>
			mode = 1;
 8003d52:	4b1c      	ldr	r3, [pc, #112]	@ (8003dc4 <process_received_datas+0xc0>)
 8003d54:	2201      	movs	r2, #1
 8003d56:	701a      	strb	r2, [r3, #0]
			{

			}
		}
	}
}
 8003d58:	e030      	b.n	8003dbc <process_received_datas+0xb8>
		else if(!memcmp(packet, sit_start, 5))
 8003d5a:	f107 0308 	add.w	r3, r7, #8
 8003d5e:	2205      	movs	r2, #5
 8003d60:	491c      	ldr	r1, [pc, #112]	@ (8003dd4 <process_received_datas+0xd0>)
 8003d62:	4618      	mov	r0, r3
 8003d64:	f009 fc4f 	bl	800d606 <memcmp>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d126      	bne.n	8003dbc <process_received_datas+0xb8>
			serial_println("sit start", &TTL_HNDLR);
 8003d6e:	4917      	ldr	r1, [pc, #92]	@ (8003dcc <process_received_datas+0xc8>)
 8003d70:	4819      	ldr	r0, [pc, #100]	@ (8003dd8 <process_received_datas+0xd4>)
 8003d72:	f7fe fc31 	bl	80025d8 <serial_println>
			mode = 2;
 8003d76:	4b13      	ldr	r3, [pc, #76]	@ (8003dc4 <process_received_datas+0xc0>)
 8003d78:	2202      	movs	r2, #2
 8003d7a:	701a      	strb	r2, [r3, #0]
}
 8003d7c:	e01e      	b.n	8003dbc <process_received_datas+0xb8>
		if(!memcmp(packet, test_stop, 5))
 8003d7e:	f107 0308 	add.w	r3, r7, #8
 8003d82:	2205      	movs	r2, #5
 8003d84:	4915      	ldr	r1, [pc, #84]	@ (8003ddc <process_received_datas+0xd8>)
 8003d86:	4618      	mov	r0, r3
 8003d88:	f009 fc3d 	bl	800d606 <memcmp>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10c      	bne.n	8003dac <process_received_datas+0xa8>
			serial_println("test stop", &TTL_HNDLR);
 8003d92:	490e      	ldr	r1, [pc, #56]	@ (8003dcc <process_received_datas+0xc8>)
 8003d94:	4812      	ldr	r0, [pc, #72]	@ (8003de0 <process_received_datas+0xdc>)
 8003d96:	f7fe fc1f 	bl	80025d8 <serial_println>
			mode = 0;
 8003d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc4 <process_received_datas+0xc0>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	701a      	strb	r2, [r3, #0]
			reset_algorithm_status();
 8003da0:	f7fd fbd4 	bl	800154c <reset_algorithm_status>
			status_data.data16 = 0;
 8003da4:	4b0f      	ldr	r3, [pc, #60]	@ (8003de4 <process_received_datas+0xe0>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	801a      	strh	r2, [r3, #0]
}
 8003daa:	e007      	b.n	8003dbc <process_received_datas+0xb8>
			if(!unpack_datas_for_test(packet, ukb_s))
 8003dac:	4b0e      	ldr	r3, [pc, #56]	@ (8003de8 <process_received_datas+0xe4>)
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	f107 0308 	add.w	r3, r7, #8
 8003db4:	4611      	mov	r1, r2
 8003db6:	4618      	mov	r0, r3
 8003db8:	f000 f818 	bl	8003dec <unpack_datas_for_test>
}
 8003dbc:	bf00      	nop
 8003dbe:	3730      	adds	r7, #48	@ 0x30
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	20000838 	.word	0x20000838
 8003dc8:	20000010 	.word	0x20000010
 8003dcc:	2000088c 	.word	0x2000088c
 8003dd0:	08013254 	.word	0x08013254
 8003dd4:	20000008 	.word	0x20000008
 8003dd8:	08013260 	.word	0x08013260
 8003ddc:	20000018 	.word	0x20000018
 8003de0:	0801326c 	.word	0x0801326c
 8003de4:	20000840 	.word	0x20000840
 8003de8:	2000083c 	.word	0x2000083c

08003dec <unpack_datas_for_test>:

int unpack_datas_for_test(uint8_t *packed_datas, UKB_test_t *ukb_s)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  union float_to_UINT8_converter var;
  if(packed_datas[0] == 0xAB && packed_datas[34] == 0x0D && packed_datas[35] == 0x0A && calc_checksum(packed_datas, 33) == packed_datas[33])
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	2bab      	cmp	r3, #171	@ 0xab
 8003dfc:	f040 80b1 	bne.w	8003f62 <unpack_datas_for_test+0x176>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3322      	adds	r3, #34	@ 0x22
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	2b0d      	cmp	r3, #13
 8003e08:	f040 80ab 	bne.w	8003f62 <unpack_datas_for_test+0x176>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3323      	adds	r3, #35	@ 0x23
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b0a      	cmp	r3, #10
 8003e14:	f040 80a5 	bne.w	8003f62 <unpack_datas_for_test+0x176>
 8003e18:	2121      	movs	r1, #33	@ 0x21
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 f998 	bl	8004150 <calc_checksum>
 8003e20:	4603      	mov	r3, r0
 8003e22:	461a      	mov	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3321      	adds	r3, #33	@ 0x21
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	f040 8099 	bne.w	8003f62 <unpack_datas_for_test+0x176>
  {
    var.array[arr_0] = packed_datas[1];
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	785b      	ldrb	r3, [r3, #1]
 8003e34:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[2];
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	789b      	ldrb	r3, [r3, #2]
 8003e3a:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[3];
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	78db      	ldrb	r3, [r3, #3]
 8003e40:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[4];
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	791b      	ldrb	r3, [r3, #4]
 8003e46:	733b      	strb	r3, [r7, #12]
    ukb_s->altitude = var.num;
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	601a      	str	r2, [r3, #0]

    var.array[arr_0] = packed_datas[5];
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	795b      	ldrb	r3, [r3, #5]
 8003e52:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[6];
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	799b      	ldrb	r3, [r3, #6]
 8003e58:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[7];
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	79db      	ldrb	r3, [r3, #7]
 8003e5e:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[8];
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	7a1b      	ldrb	r3, [r3, #8]
 8003e64:	733b      	strb	r3, [r7, #12]
    ukb_s->pressure = var.num;
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	605a      	str	r2, [r3, #4]

    var.array[arr_0] = packed_datas[9];
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	7a5b      	ldrb	r3, [r3, #9]
 8003e70:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[10];
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	7a9b      	ldrb	r3, [r3, #10]
 8003e76:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[11];
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	7adb      	ldrb	r3, [r3, #11]
 8003e7c:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[12];
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	7b1b      	ldrb	r3, [r3, #12]
 8003e82:	733b      	strb	r3, [r7, #12]
    ukb_s->accel_x = var.num;
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	609a      	str	r2, [r3, #8]
    ukb_s->accel_x *= TO_MG;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003e90:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8003f6c <unpack_datas_for_test+0x180>
 8003e94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	edc3 7a02 	vstr	s15, [r3, #8]

    var.array[arr_0] = packed_datas[13];
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	7b5b      	ldrb	r3, [r3, #13]
 8003ea2:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[14];
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	7b9b      	ldrb	r3, [r3, #14]
 8003ea8:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[15];
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	7bdb      	ldrb	r3, [r3, #15]
 8003eae:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[16];
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	7c1b      	ldrb	r3, [r3, #16]
 8003eb4:	733b      	strb	r3, [r7, #12]
    ukb_s->accel_y = var.num;
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	60da      	str	r2, [r3, #12]
    ukb_s->accel_y *= TO_MG;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ec2:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8003f6c <unpack_datas_for_test+0x180>
 8003ec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	edc3 7a03 	vstr	s15, [r3, #12]

    var.array[arr_0] = packed_datas[17];
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	7c5b      	ldrb	r3, [r3, #17]
 8003ed4:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[18];
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	7c9b      	ldrb	r3, [r3, #18]
 8003eda:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[19];
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	7cdb      	ldrb	r3, [r3, #19]
 8003ee0:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[20];
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	7d1b      	ldrb	r3, [r3, #20]
 8003ee6:	733b      	strb	r3, [r7, #12]
    ukb_s->accel_z = var.num;
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	611a      	str	r2, [r3, #16]
    ukb_s->accel_z *= TO_MG;
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ef4:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003f6c <unpack_datas_for_test+0x180>
 8003ef8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	edc3 7a04 	vstr	s15, [r3, #16]

    var.array[arr_0] = packed_datas[21];
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	7d5b      	ldrb	r3, [r3, #21]
 8003f06:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[22];
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	7d9b      	ldrb	r3, [r3, #22]
 8003f0c:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[23];
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	7ddb      	ldrb	r3, [r3, #23]
 8003f12:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[24];
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	7e1b      	ldrb	r3, [r3, #24]
 8003f18:	733b      	strb	r3, [r7, #12]
    ukb_s->angle_x = var.num;
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	615a      	str	r2, [r3, #20]

    var.array[arr_0] = packed_datas[25];
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	7e5b      	ldrb	r3, [r3, #25]
 8003f24:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[26];
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	7e9b      	ldrb	r3, [r3, #26]
 8003f2a:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[27];
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	7edb      	ldrb	r3, [r3, #27]
 8003f30:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[28];
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	7f1b      	ldrb	r3, [r3, #28]
 8003f36:	733b      	strb	r3, [r7, #12]
    ukb_s->angle_y = var.num;
 8003f38:	68fa      	ldr	r2, [r7, #12]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	619a      	str	r2, [r3, #24]

    var.array[arr_0] = packed_datas[29];
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	7f5b      	ldrb	r3, [r3, #29]
 8003f42:	73fb      	strb	r3, [r7, #15]
    var.array[arr_1] = packed_datas[30];
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	7f9b      	ldrb	r3, [r3, #30]
 8003f48:	73bb      	strb	r3, [r7, #14]
    var.array[arr_2] = packed_datas[31];
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	7fdb      	ldrb	r3, [r3, #31]
 8003f4e:	737b      	strb	r3, [r7, #13]
    var.array[arr_3] = packed_datas[32];
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f56:	733b      	strb	r3, [r7, #12]
    ukb_s->angle_z = var.num;
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	61da      	str	r2, [r3, #28]

    return 0;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e000      	b.n	8003f64 <unpack_datas_for_test+0x178>
  }
  return 1;
 8003f62:	2301      	movs	r3, #1
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	42cbe148 	.word	0x42cbe148

08003f70 <pack_datas_for_test>:

void pack_datas_for_test(uint8_t *packed_datas, UKB_test_t *ukb_s)
{
 8003f70:	b590      	push	{r4, r7, lr}
 8003f72:	b085      	sub	sp, #20
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	6039      	str	r1, [r7, #0]
  union float_to_UINT8_converter var;
  packed_datas[0] = 0xAB;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	22ab      	movs	r2, #171	@ 0xab
 8003f7e:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->altitude;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	60fb      	str	r3, [r7, #12]
  packed_datas[1] = var.array[arr_0];
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	3301      	adds	r3, #1
 8003f8a:	7bfa      	ldrb	r2, [r7, #15]
 8003f8c:	701a      	strb	r2, [r3, #0]
  packed_datas[2] = var.array[arr_1];
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	3302      	adds	r3, #2
 8003f92:	7bba      	ldrb	r2, [r7, #14]
 8003f94:	701a      	strb	r2, [r3, #0]
  packed_datas[3] = var.array[arr_2];
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	3303      	adds	r3, #3
 8003f9a:	7b7a      	ldrb	r2, [r7, #13]
 8003f9c:	701a      	strb	r2, [r3, #0]
  packed_datas[4] = var.array[arr_3];
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	7b3a      	ldrb	r2, [r7, #12]
 8003fa4:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->pressure;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	60fb      	str	r3, [r7, #12]
  packed_datas[5] = var.array[arr_0];
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	3305      	adds	r3, #5
 8003fb0:	7bfa      	ldrb	r2, [r7, #15]
 8003fb2:	701a      	strb	r2, [r3, #0]
  packed_datas[6] = var.array[arr_1];
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3306      	adds	r3, #6
 8003fb8:	7bba      	ldrb	r2, [r7, #14]
 8003fba:	701a      	strb	r2, [r3, #0]
  packed_datas[7] = var.array[arr_2];
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3307      	adds	r3, #7
 8003fc0:	7b7a      	ldrb	r2, [r7, #13]
 8003fc2:	701a      	strb	r2, [r3, #0]
  packed_datas[8] = var.array[arr_3];
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	3308      	adds	r3, #8
 8003fc8:	7b3a      	ldrb	r2, [r7, #12]
 8003fca:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->accel_x;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	60fb      	str	r3, [r7, #12]
  packed_datas[9] = var.array[arr_0];
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	3309      	adds	r3, #9
 8003fd6:	7bfa      	ldrb	r2, [r7, #15]
 8003fd8:	701a      	strb	r2, [r3, #0]
  packed_datas[10] = var.array[arr_1];
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	330a      	adds	r3, #10
 8003fde:	7bba      	ldrb	r2, [r7, #14]
 8003fe0:	701a      	strb	r2, [r3, #0]
  packed_datas[11] = var.array[arr_2];
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	330b      	adds	r3, #11
 8003fe6:	7b7a      	ldrb	r2, [r7, #13]
 8003fe8:	701a      	strb	r2, [r3, #0]
  packed_datas[12] = var.array[arr_3];
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	330c      	adds	r3, #12
 8003fee:	7b3a      	ldrb	r2, [r7, #12]
 8003ff0:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->accel_y;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	60fb      	str	r3, [r7, #12]
  packed_datas[13] = var.array[arr_0];
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	330d      	adds	r3, #13
 8003ffc:	7bfa      	ldrb	r2, [r7, #15]
 8003ffe:	701a      	strb	r2, [r3, #0]
  packed_datas[14] = var.array[arr_1];
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	330e      	adds	r3, #14
 8004004:	7bba      	ldrb	r2, [r7, #14]
 8004006:	701a      	strb	r2, [r3, #0]
  packed_datas[15] = var.array[arr_2];
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	330f      	adds	r3, #15
 800400c:	7b7a      	ldrb	r2, [r7, #13]
 800400e:	701a      	strb	r2, [r3, #0]
  packed_datas[16] = var.array[arr_3];
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3310      	adds	r3, #16
 8004014:	7b3a      	ldrb	r2, [r7, #12]
 8004016:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->accel_z;
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	60fb      	str	r3, [r7, #12]
  packed_datas[17] = var.array[arr_0];
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	3311      	adds	r3, #17
 8004022:	7bfa      	ldrb	r2, [r7, #15]
 8004024:	701a      	strb	r2, [r3, #0]
  packed_datas[18] = var.array[arr_1];
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	3312      	adds	r3, #18
 800402a:	7bba      	ldrb	r2, [r7, #14]
 800402c:	701a      	strb	r2, [r3, #0]
  packed_datas[19] = var.array[arr_2];
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	3313      	adds	r3, #19
 8004032:	7b7a      	ldrb	r2, [r7, #13]
 8004034:	701a      	strb	r2, [r3, #0]
  packed_datas[20] = var.array[arr_3];
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	3314      	adds	r3, #20
 800403a:	7b3a      	ldrb	r2, [r7, #12]
 800403c:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->angle_x;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	60fb      	str	r3, [r7, #12]
  packed_datas[21] = var.array[arr_0];
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3315      	adds	r3, #21
 8004048:	7bfa      	ldrb	r2, [r7, #15]
 800404a:	701a      	strb	r2, [r3, #0]
  packed_datas[22] = var.array[arr_1];
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	3316      	adds	r3, #22
 8004050:	7bba      	ldrb	r2, [r7, #14]
 8004052:	701a      	strb	r2, [r3, #0]
  packed_datas[23] = var.array[arr_2];
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3317      	adds	r3, #23
 8004058:	7b7a      	ldrb	r2, [r7, #13]
 800405a:	701a      	strb	r2, [r3, #0]
  packed_datas[24] = var.array[arr_3];
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3318      	adds	r3, #24
 8004060:	7b3a      	ldrb	r2, [r7, #12]
 8004062:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->angle_y;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	699b      	ldr	r3, [r3, #24]
 8004068:	60fb      	str	r3, [r7, #12]
  packed_datas[25] = var.array[arr_0];
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	3319      	adds	r3, #25
 800406e:	7bfa      	ldrb	r2, [r7, #15]
 8004070:	701a      	strb	r2, [r3, #0]
  packed_datas[26] = var.array[arr_1];
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	331a      	adds	r3, #26
 8004076:	7bba      	ldrb	r2, [r7, #14]
 8004078:	701a      	strb	r2, [r3, #0]
  packed_datas[27] = var.array[arr_2];
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	331b      	adds	r3, #27
 800407e:	7b7a      	ldrb	r2, [r7, #13]
 8004080:	701a      	strb	r2, [r3, #0]
  packed_datas[28] = var.array[arr_3];
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	331c      	adds	r3, #28
 8004086:	7b3a      	ldrb	r2, [r7, #12]
 8004088:	701a      	strb	r2, [r3, #0]

  var.num = ukb_s->angle_z;
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	69db      	ldr	r3, [r3, #28]
 800408e:	60fb      	str	r3, [r7, #12]
  packed_datas[29] = var.array[arr_0];
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	331d      	adds	r3, #29
 8004094:	7bfa      	ldrb	r2, [r7, #15]
 8004096:	701a      	strb	r2, [r3, #0]
  packed_datas[30] = var.array[arr_1];
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	331e      	adds	r3, #30
 800409c:	7bba      	ldrb	r2, [r7, #14]
 800409e:	701a      	strb	r2, [r3, #0]
  packed_datas[31] = var.array[arr_2];
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	331f      	adds	r3, #31
 80040a4:	7b7a      	ldrb	r2, [r7, #13]
 80040a6:	701a      	strb	r2, [r3, #0]
  packed_datas[32] = var.array[arr_3];
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3320      	adds	r3, #32
 80040ac:	7b3a      	ldrb	r2, [r7, #12]
 80040ae:	701a      	strb	r2, [r3, #0]

  packed_datas[33] = calc_checksum(packed_datas, 33);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	f103 0421 	add.w	r4, r3, #33	@ 0x21
 80040b6:	2121      	movs	r1, #33	@ 0x21
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 f849 	bl	8004150 <calc_checksum>
 80040be:	4603      	mov	r3, r0
 80040c0:	7023      	strb	r3, [r4, #0]

  packed_datas[34] = 0x0D;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	3322      	adds	r3, #34	@ 0x22
 80040c6:	220d      	movs	r2, #13
 80040c8:	701a      	strb	r2, [r3, #0]
  packed_datas[35] = 0x0A;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	3323      	adds	r3, #35	@ 0x23
 80040ce:	220a      	movs	r2, #10
 80040d0:	701a      	strb	r2, [r3, #0]
}
 80040d2:	bf00      	nop
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd90      	pop	{r4, r7, pc}
	...

080040dc <get_test_mode>:

UKB_test_mode_t get_test_mode()
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
	return mode;
 80040e0:	4b03      	ldr	r3, [pc, #12]	@ (80040f0 <get_test_mode+0x14>)
 80040e2:	781b      	ldrb	r3, [r3, #0]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	20000838 	.word	0x20000838

080040f4 <ukb_test_stat_update>:
	STAT_TOUCH_DOWN		=	(uint8_t)0x08,
	STAT_P1_NO_P2_OK	=	(uint8_t)0x09,
 */

void ukb_test_stat_update(flight_states_e status)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	71fb      	strb	r3, [r7, #7]

	status_data.data16 = ((1 << (status)) - 1) | status;
 80040fe:	79fb      	ldrb	r3, [r7, #7]
 8004100:	2201      	movs	r2, #1
 8004102:	fa02 f303 	lsl.w	r3, r2, r3
 8004106:	b29b      	uxth	r3, r3
 8004108:	3b01      	subs	r3, #1
 800410a:	b29b      	uxth	r3, r3
 800410c:	b21a      	sxth	r2, r3
 800410e:	79fb      	ldrb	r3, [r7, #7]
 8004110:	b21b      	sxth	r3, r3
 8004112:	4313      	orrs	r3, r2
 8004114:	b21b      	sxth	r3, r3
 8004116:	b29a      	uxth	r2, r3
 8004118:	4b0c      	ldr	r3, [pc, #48]	@ (800414c <ukb_test_stat_update+0x58>)
 800411a:	801a      	strh	r2, [r3, #0]
	uint8_t data[7];

	data[0] = 0xaa;
 800411c:	23aa      	movs	r3, #170	@ 0xaa
 800411e:	723b      	strb	r3, [r7, #8]
	data[1] = status_data.data8[0];
 8004120:	4b0a      	ldr	r3, [pc, #40]	@ (800414c <ukb_test_stat_update+0x58>)
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	727b      	strb	r3, [r7, #9]
	data[2] = status_data.data8[1];
 8004126:	4b09      	ldr	r3, [pc, #36]	@ (800414c <ukb_test_stat_update+0x58>)
 8004128:	785b      	ldrb	r3, [r3, #1]
 800412a:	72bb      	strb	r3, [r7, #10]
	data[3] = calc_checksum(data, 3);
 800412c:	f107 0308 	add.w	r3, r7, #8
 8004130:	2103      	movs	r1, #3
 8004132:	4618      	mov	r0, r3
 8004134:	f000 f80c 	bl	8004150 <calc_checksum>
 8004138:	4603      	mov	r3, r0
 800413a:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x0d;
 800413c:	230d      	movs	r3, #13
 800413e:	733b      	strb	r3, [r7, #12]
	data[5] = 0x0a;
 8004140:	230a      	movs	r3, #10
 8004142:	737b      	strb	r3, [r7, #13]

	//HAL_UART_Transmit(&RS232_HNDLR, data, 6, 30);
}
 8004144:	bf00      	nop
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	20000840 	.word	0x20000840

08004150 <calc_checksum>:
uint8_t calc_checksum(uint8_t *packed_datas, uint16_t len)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
  uint32_t sum = 0;
 800415c:	2300      	movs	r3, #0
 800415e:	60fb      	str	r3, [r7, #12]
  for(int i = 0; i < len; i++)
 8004160:	2300      	movs	r3, #0
 8004162:	60bb      	str	r3, [r7, #8]
 8004164:	e00a      	b.n	800417c <calc_checksum+0x2c>
  {
    sum += packed_datas[i];
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	4413      	add	r3, r2
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	461a      	mov	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4413      	add	r3, r2
 8004174:	60fb      	str	r3, [r7, #12]
  for(int i = 0; i < len; i++)
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	3301      	adds	r3, #1
 800417a:	60bb      	str	r3, [r7, #8]
 800417c:	887b      	ldrh	r3, [r7, #2]
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	429a      	cmp	r2, r3
 8004182:	dbf0      	blt.n	8004166 <calc_checksum+0x16>
  }
  return (uint8_t)(sum % 256);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	b2db      	uxtb	r3, r3
}
 8004188:	4618      	mov	r0, r3
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart6_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004198:	4b11      	ldr	r3, [pc, #68]	@ (80041e0 <MX_UART4_Init+0x4c>)
 800419a:	4a12      	ldr	r2, [pc, #72]	@ (80041e4 <MX_UART4_Init+0x50>)
 800419c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800419e:	4b10      	ldr	r3, [pc, #64]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80041a4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80041a6:	4b0e      	ldr	r3, [pc, #56]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80041ac:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041ae:	2200      	movs	r2, #0
 80041b0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80041b2:	4b0b      	ldr	r3, [pc, #44]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80041b8:	4b09      	ldr	r3, [pc, #36]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041ba:	220c      	movs	r2, #12
 80041bc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041be:	4b08      	ldr	r3, [pc, #32]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80041c4:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80041ca:	4805      	ldr	r0, [pc, #20]	@ (80041e0 <MX_UART4_Init+0x4c>)
 80041cc:	f005 f98e 	bl	80094ec <HAL_UART_Init>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80041d6:	f7fe fc35 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80041da:	bf00      	nop
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	20000844 	.word	0x20000844
 80041e4:	40004c00 	.word	0x40004c00

080041e8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80041ec:	4b11      	ldr	r3, [pc, #68]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 80041ee:	4a12      	ldr	r2, [pc, #72]	@ (8004238 <MX_USART1_UART_Init+0x50>)
 80041f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80041f2:	4b10      	ldr	r3, [pc, #64]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 80041f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80041f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80041fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004200:	4b0c      	ldr	r3, [pc, #48]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 8004202:	2200      	movs	r2, #0
 8004204:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004206:	4b0b      	ldr	r3, [pc, #44]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 8004208:	2200      	movs	r2, #0
 800420a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800420c:	4b09      	ldr	r3, [pc, #36]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 800420e:	220c      	movs	r2, #12
 8004210:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004212:	4b08      	ldr	r3, [pc, #32]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 8004214:	2200      	movs	r2, #0
 8004216:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004218:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 800421a:	2200      	movs	r2, #0
 800421c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800421e:	4805      	ldr	r0, [pc, #20]	@ (8004234 <MX_USART1_UART_Init+0x4c>)
 8004220:	f005 f964 	bl	80094ec <HAL_UART_Init>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800422a:	f7fe fc0b 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800422e:	bf00      	nop
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	2000088c 	.word	0x2000088c
 8004238:	40011000 	.word	0x40011000

0800423c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004240:	4b11      	ldr	r3, [pc, #68]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 8004242:	4a12      	ldr	r2, [pc, #72]	@ (800428c <MX_USART3_UART_Init+0x50>)
 8004244:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004246:	4b10      	ldr	r3, [pc, #64]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 8004248:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800424c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800424e:	4b0e      	ldr	r3, [pc, #56]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 8004250:	2200      	movs	r2, #0
 8004252:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004254:	4b0c      	ldr	r3, [pc, #48]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 8004256:	2200      	movs	r2, #0
 8004258:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800425a:	4b0b      	ldr	r3, [pc, #44]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 800425c:	2200      	movs	r2, #0
 800425e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004260:	4b09      	ldr	r3, [pc, #36]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 8004262:	220c      	movs	r2, #12
 8004264:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004266:	4b08      	ldr	r3, [pc, #32]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 8004268:	2200      	movs	r2, #0
 800426a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800426c:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 800426e:	2200      	movs	r2, #0
 8004270:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004272:	4805      	ldr	r0, [pc, #20]	@ (8004288 <MX_USART3_UART_Init+0x4c>)
 8004274:	f005 f93a 	bl	80094ec <HAL_UART_Init>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800427e:	f7fe fbe1 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004282:	bf00      	nop
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	200008d4 	.word	0x200008d4
 800428c:	40004800 	.word	0x40004800

08004290 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004294:	4b11      	ldr	r3, [pc, #68]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 8004296:	4a12      	ldr	r2, [pc, #72]	@ (80042e0 <MX_USART6_UART_Init+0x50>)
 8004298:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800429a:	4b10      	ldr	r3, [pc, #64]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 800429c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80042a0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80042a2:	4b0e      	ldr	r3, [pc, #56]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80042a8:	4b0c      	ldr	r3, [pc, #48]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80042ae:	4b0b      	ldr	r3, [pc, #44]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80042b4:	4b09      	ldr	r3, [pc, #36]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 80042b6:	220c      	movs	r2, #12
 80042b8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80042ba:	4b08      	ldr	r3, [pc, #32]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 80042bc:	2200      	movs	r2, #0
 80042be:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80042c0:	4b06      	ldr	r3, [pc, #24]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80042c6:	4805      	ldr	r0, [pc, #20]	@ (80042dc <MX_USART6_UART_Init+0x4c>)
 80042c8:	f005 f910 	bl	80094ec <HAL_UART_Init>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80042d2:	f7fe fbb7 	bl	8002a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80042d6:	bf00      	nop
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	2000091c 	.word	0x2000091c
 80042e0:	40011400 	.word	0x40011400

080042e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b090      	sub	sp, #64	@ 0x40
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80042f0:	2200      	movs	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	605a      	str	r2, [r3, #4]
 80042f6:	609a      	str	r2, [r3, #8]
 80042f8:	60da      	str	r2, [r3, #12]
 80042fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a79      	ldr	r2, [pc, #484]	@ (80044e8 <HAL_UART_MspInit+0x204>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d135      	bne.n	8004372 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004306:	2300      	movs	r3, #0
 8004308:	62bb      	str	r3, [r7, #40]	@ 0x28
 800430a:	4b78      	ldr	r3, [pc, #480]	@ (80044ec <HAL_UART_MspInit+0x208>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	4a77      	ldr	r2, [pc, #476]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004310:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004314:	6413      	str	r3, [r2, #64]	@ 0x40
 8004316:	4b75      	ldr	r3, [pc, #468]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800431e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004320:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004322:	2300      	movs	r3, #0
 8004324:	627b      	str	r3, [r7, #36]	@ 0x24
 8004326:	4b71      	ldr	r3, [pc, #452]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432a:	4a70      	ldr	r2, [pc, #448]	@ (80044ec <HAL_UART_MspInit+0x208>)
 800432c:	f043 0304 	orr.w	r3, r3, #4
 8004330:	6313      	str	r3, [r2, #48]	@ 0x30
 8004332:	4b6e      	ldr	r3, [pc, #440]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004336:	f003 0304 	and.w	r3, r3, #4
 800433a:	627b      	str	r3, [r7, #36]	@ 0x24
 800433c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800433e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004344:	2302      	movs	r3, #2
 8004346:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004348:	2300      	movs	r3, #0
 800434a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800434c:	2303      	movs	r3, #3
 800434e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004350:	2308      	movs	r3, #8
 8004352:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004354:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004358:	4619      	mov	r1, r3
 800435a:	4865      	ldr	r0, [pc, #404]	@ (80044f0 <HAL_UART_MspInit+0x20c>)
 800435c:	f001 fdf2 	bl	8005f44 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004360:	2200      	movs	r2, #0
 8004362:	2100      	movs	r1, #0
 8004364:	2034      	movs	r0, #52	@ 0x34
 8004366:	f001 f948 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800436a:	2034      	movs	r0, #52	@ 0x34
 800436c:	f001 f961 	bl	8005632 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004370:	e131      	b.n	80045d6 <HAL_UART_MspInit+0x2f2>
  else if(uartHandle->Instance==USART1)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a5f      	ldr	r2, [pc, #380]	@ (80044f4 <HAL_UART_MspInit+0x210>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d12c      	bne.n	80043d6 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART1_CLK_ENABLE();
 800437c:	2300      	movs	r3, #0
 800437e:	623b      	str	r3, [r7, #32]
 8004380:	4b5a      	ldr	r3, [pc, #360]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004384:	4a59      	ldr	r2, [pc, #356]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004386:	f043 0310 	orr.w	r3, r3, #16
 800438a:	6453      	str	r3, [r2, #68]	@ 0x44
 800438c:	4b57      	ldr	r3, [pc, #348]	@ (80044ec <HAL_UART_MspInit+0x208>)
 800438e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	623b      	str	r3, [r7, #32]
 8004396:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004398:	2300      	movs	r3, #0
 800439a:	61fb      	str	r3, [r7, #28]
 800439c:	4b53      	ldr	r3, [pc, #332]	@ (80044ec <HAL_UART_MspInit+0x208>)
 800439e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a0:	4a52      	ldr	r2, [pc, #328]	@ (80044ec <HAL_UART_MspInit+0x208>)
 80043a2:	f043 0302 	orr.w	r3, r3, #2
 80043a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80043a8:	4b50      	ldr	r3, [pc, #320]	@ (80044ec <HAL_UART_MspInit+0x208>)
 80043aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	61fb      	str	r3, [r7, #28]
 80043b2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043b4:	23c0      	movs	r3, #192	@ 0xc0
 80043b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043b8:	2302      	movs	r3, #2
 80043ba:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043bc:	2300      	movs	r3, #0
 80043be:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c0:	2303      	movs	r3, #3
 80043c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80043c4:	2307      	movs	r3, #7
 80043c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80043cc:	4619      	mov	r1, r3
 80043ce:	484a      	ldr	r0, [pc, #296]	@ (80044f8 <HAL_UART_MspInit+0x214>)
 80043d0:	f001 fdb8 	bl	8005f44 <HAL_GPIO_Init>
}
 80043d4:	e0ff      	b.n	80045d6 <HAL_UART_MspInit+0x2f2>
  else if(uartHandle->Instance==USART3)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a48      	ldr	r2, [pc, #288]	@ (80044fc <HAL_UART_MspInit+0x218>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	f040 8093 	bne.w	8004508 <HAL_UART_MspInit+0x224>
    __HAL_RCC_USART3_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	61bb      	str	r3, [r7, #24]
 80043e6:	4b41      	ldr	r3, [pc, #260]	@ (80044ec <HAL_UART_MspInit+0x208>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ea:	4a40      	ldr	r2, [pc, #256]	@ (80044ec <HAL_UART_MspInit+0x208>)
 80043ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80043f2:	4b3e      	ldr	r3, [pc, #248]	@ (80044ec <HAL_UART_MspInit+0x208>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043fa:	61bb      	str	r3, [r7, #24]
 80043fc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	617b      	str	r3, [r7, #20]
 8004402:	4b3a      	ldr	r3, [pc, #232]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004406:	4a39      	ldr	r2, [pc, #228]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004408:	f043 0304 	orr.w	r3, r3, #4
 800440c:	6313      	str	r3, [r2, #48]	@ 0x30
 800440e:	4b37      	ldr	r3, [pc, #220]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	f003 0304 	and.w	r3, r3, #4
 8004416:	617b      	str	r3, [r7, #20]
 8004418:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800441a:	2300      	movs	r3, #0
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	4b33      	ldr	r3, [pc, #204]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004422:	4a32      	ldr	r2, [pc, #200]	@ (80044ec <HAL_UART_MspInit+0x208>)
 8004424:	f043 0302 	orr.w	r3, r3, #2
 8004428:	6313      	str	r3, [r2, #48]	@ 0x30
 800442a:	4b30      	ldr	r3, [pc, #192]	@ (80044ec <HAL_UART_MspInit+0x208>)
 800442c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	613b      	str	r3, [r7, #16]
 8004434:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004436:	2320      	movs	r3, #32
 8004438:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443a:	2302      	movs	r3, #2
 800443c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443e:	2300      	movs	r3, #0
 8004440:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004442:	2303      	movs	r3, #3
 8004444:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004446:	2307      	movs	r3, #7
 8004448:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800444a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800444e:	4619      	mov	r1, r3
 8004450:	4827      	ldr	r0, [pc, #156]	@ (80044f0 <HAL_UART_MspInit+0x20c>)
 8004452:	f001 fd77 	bl	8005f44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004456:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800445a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800445c:	2302      	movs	r3, #2
 800445e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004460:	2300      	movs	r3, #0
 8004462:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004464:	2303      	movs	r3, #3
 8004466:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004468:	2307      	movs	r3, #7
 800446a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800446c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004470:	4619      	mov	r1, r3
 8004472:	4821      	ldr	r0, [pc, #132]	@ (80044f8 <HAL_UART_MspInit+0x214>)
 8004474:	f001 fd66 	bl	8005f44 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004478:	4b21      	ldr	r3, [pc, #132]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 800447a:	4a22      	ldr	r2, [pc, #136]	@ (8004504 <HAL_UART_MspInit+0x220>)
 800447c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800447e:	4b20      	ldr	r3, [pc, #128]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 8004480:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004484:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004486:	4b1e      	ldr	r3, [pc, #120]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 8004488:	2200      	movs	r2, #0
 800448a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800448c:	4b1c      	ldr	r3, [pc, #112]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 800448e:	2200      	movs	r2, #0
 8004490:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004492:	4b1b      	ldr	r3, [pc, #108]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 8004494:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004498:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800449a:	4b19      	ldr	r3, [pc, #100]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 800449c:	2200      	movs	r2, #0
 800449e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044a0:	4b17      	ldr	r3, [pc, #92]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80044a6:	4b16      	ldr	r3, [pc, #88]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 80044a8:	2200      	movs	r2, #0
 80044aa:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044ac:	4b14      	ldr	r3, [pc, #80]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 80044ae:	2200      	movs	r2, #0
 80044b0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044b2:	4b13      	ldr	r3, [pc, #76]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80044b8:	4811      	ldr	r0, [pc, #68]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 80044ba:	f001 f8e3 	bl	8005684 <HAL_DMA_Init>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d001      	beq.n	80044c8 <HAL_UART_MspInit+0x1e4>
      Error_Handler();
 80044c4:	f7fe fabe 	bl	8002a44 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 80044cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80044ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004500 <HAL_UART_MspInit+0x21c>)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80044d4:	2200      	movs	r2, #0
 80044d6:	2100      	movs	r1, #0
 80044d8:	2027      	movs	r0, #39	@ 0x27
 80044da:	f001 f88e 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80044de:	2027      	movs	r0, #39	@ 0x27
 80044e0:	f001 f8a7 	bl	8005632 <HAL_NVIC_EnableIRQ>
}
 80044e4:	e077      	b.n	80045d6 <HAL_UART_MspInit+0x2f2>
 80044e6:	bf00      	nop
 80044e8:	40004c00 	.word	0x40004c00
 80044ec:	40023800 	.word	0x40023800
 80044f0:	40020800 	.word	0x40020800
 80044f4:	40011000 	.word	0x40011000
 80044f8:	40020400 	.word	0x40020400
 80044fc:	40004800 	.word	0x40004800
 8004500:	20000964 	.word	0x20000964
 8004504:	40026028 	.word	0x40026028
  else if(uartHandle->Instance==USART6)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a34      	ldr	r2, [pc, #208]	@ (80045e0 <HAL_UART_MspInit+0x2fc>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d161      	bne.n	80045d6 <HAL_UART_MspInit+0x2f2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004512:	2300      	movs	r3, #0
 8004514:	60fb      	str	r3, [r7, #12]
 8004516:	4b33      	ldr	r3, [pc, #204]	@ (80045e4 <HAL_UART_MspInit+0x300>)
 8004518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451a:	4a32      	ldr	r2, [pc, #200]	@ (80045e4 <HAL_UART_MspInit+0x300>)
 800451c:	f043 0320 	orr.w	r3, r3, #32
 8004520:	6453      	str	r3, [r2, #68]	@ 0x44
 8004522:	4b30      	ldr	r3, [pc, #192]	@ (80045e4 <HAL_UART_MspInit+0x300>)
 8004524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004526:	f003 0320 	and.w	r3, r3, #32
 800452a:	60fb      	str	r3, [r7, #12]
 800452c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800452e:	2300      	movs	r3, #0
 8004530:	60bb      	str	r3, [r7, #8]
 8004532:	4b2c      	ldr	r3, [pc, #176]	@ (80045e4 <HAL_UART_MspInit+0x300>)
 8004534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004536:	4a2b      	ldr	r2, [pc, #172]	@ (80045e4 <HAL_UART_MspInit+0x300>)
 8004538:	f043 0304 	orr.w	r3, r3, #4
 800453c:	6313      	str	r3, [r2, #48]	@ 0x30
 800453e:	4b29      	ldr	r3, [pc, #164]	@ (80045e4 <HAL_UART_MspInit+0x300>)
 8004540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	60bb      	str	r3, [r7, #8]
 8004548:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800454a:	23c0      	movs	r3, #192	@ 0xc0
 800454c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800454e:	2302      	movs	r3, #2
 8004550:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004552:	2300      	movs	r3, #0
 8004554:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004556:	2303      	movs	r3, #3
 8004558:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800455a:	2308      	movs	r3, #8
 800455c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800455e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004562:	4619      	mov	r1, r3
 8004564:	4820      	ldr	r0, [pc, #128]	@ (80045e8 <HAL_UART_MspInit+0x304>)
 8004566:	f001 fced 	bl	8005f44 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800456a:	4b20      	ldr	r3, [pc, #128]	@ (80045ec <HAL_UART_MspInit+0x308>)
 800456c:	4a20      	ldr	r2, [pc, #128]	@ (80045f0 <HAL_UART_MspInit+0x30c>)
 800456e:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004570:	4b1e      	ldr	r3, [pc, #120]	@ (80045ec <HAL_UART_MspInit+0x308>)
 8004572:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004576:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004578:	4b1c      	ldr	r3, [pc, #112]	@ (80045ec <HAL_UART_MspInit+0x308>)
 800457a:	2200      	movs	r2, #0
 800457c:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800457e:	4b1b      	ldr	r3, [pc, #108]	@ (80045ec <HAL_UART_MspInit+0x308>)
 8004580:	2200      	movs	r2, #0
 8004582:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004584:	4b19      	ldr	r3, [pc, #100]	@ (80045ec <HAL_UART_MspInit+0x308>)
 8004586:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800458a:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800458c:	4b17      	ldr	r3, [pc, #92]	@ (80045ec <HAL_UART_MspInit+0x308>)
 800458e:	2200      	movs	r2, #0
 8004590:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004592:	4b16      	ldr	r3, [pc, #88]	@ (80045ec <HAL_UART_MspInit+0x308>)
 8004594:	2200      	movs	r2, #0
 8004596:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8004598:	4b14      	ldr	r3, [pc, #80]	@ (80045ec <HAL_UART_MspInit+0x308>)
 800459a:	2200      	movs	r2, #0
 800459c:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800459e:	4b13      	ldr	r3, [pc, #76]	@ (80045ec <HAL_UART_MspInit+0x308>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045a4:	4b11      	ldr	r3, [pc, #68]	@ (80045ec <HAL_UART_MspInit+0x308>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80045aa:	4810      	ldr	r0, [pc, #64]	@ (80045ec <HAL_UART_MspInit+0x308>)
 80045ac:	f001 f86a 	bl	8005684 <HAL_DMA_Init>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d001      	beq.n	80045ba <HAL_UART_MspInit+0x2d6>
      Error_Handler();
 80045b6:	f7fe fa45 	bl	8002a44 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	4a0b      	ldr	r2, [pc, #44]	@ (80045ec <HAL_UART_MspInit+0x308>)
 80045be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80045c0:	4a0a      	ldr	r2, [pc, #40]	@ (80045ec <HAL_UART_MspInit+0x308>)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80045c6:	2200      	movs	r2, #0
 80045c8:	2100      	movs	r1, #0
 80045ca:	2047      	movs	r0, #71	@ 0x47
 80045cc:	f001 f815 	bl	80055fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80045d0:	2047      	movs	r0, #71	@ 0x47
 80045d2:	f001 f82e 	bl	8005632 <HAL_NVIC_EnableIRQ>
}
 80045d6:	bf00      	nop
 80045d8:	3740      	adds	r7, #64	@ 0x40
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	40011400 	.word	0x40011400
 80045e4:	40023800 	.word	0x40023800
 80045e8:	40020800 	.word	0x40020800
 80045ec:	200009c4 	.word	0x200009c4
 80045f0:	40026428 	.word	0x40026428

080045f4 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b082      	sub	sp, #8
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==UART4)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a2c      	ldr	r2, [pc, #176]	@ (80046b4 <HAL_UART_MspDeInit+0xc0>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d10e      	bne.n	8004624 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 8004606:	4b2c      	ldr	r3, [pc, #176]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 8004608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800460a:	4a2b      	ldr	r2, [pc, #172]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 800460c:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8004610:	6413      	str	r3, [r2, #64]	@ 0x40

    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 8004612:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8004616:	4829      	ldr	r0, [pc, #164]	@ (80046bc <HAL_UART_MspDeInit+0xc8>)
 8004618:	f001 fe28 	bl	800626c <HAL_GPIO_DeInit>

    /* UART4 interrupt Deinit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800461c:	2034      	movs	r0, #52	@ 0x34
 800461e:	f001 f816 	bl	800564e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }
}
 8004622:	e043      	b.n	80046ac <HAL_UART_MspDeInit+0xb8>
  else if(uartHandle->Instance==USART1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a25      	ldr	r2, [pc, #148]	@ (80046c0 <HAL_UART_MspDeInit+0xcc>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d10a      	bne.n	8004644 <HAL_UART_MspDeInit+0x50>
    __HAL_RCC_USART1_CLK_DISABLE();
 800462e:	4b22      	ldr	r3, [pc, #136]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 8004630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004632:	4a21      	ldr	r2, [pc, #132]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 8004634:	f023 0310 	bic.w	r3, r3, #16
 8004638:	6453      	str	r3, [r2, #68]	@ 0x44
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 800463a:	21c0      	movs	r1, #192	@ 0xc0
 800463c:	4821      	ldr	r0, [pc, #132]	@ (80046c4 <HAL_UART_MspDeInit+0xd0>)
 800463e:	f001 fe15 	bl	800626c <HAL_GPIO_DeInit>
}
 8004642:	e033      	b.n	80046ac <HAL_UART_MspDeInit+0xb8>
  else if(uartHandle->Instance==USART3)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a1f      	ldr	r2, [pc, #124]	@ (80046c8 <HAL_UART_MspDeInit+0xd4>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d117      	bne.n	800467e <HAL_UART_MspDeInit+0x8a>
    __HAL_RCC_USART3_CLK_DISABLE();
 800464e:	4b1a      	ldr	r3, [pc, #104]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	4a19      	ldr	r2, [pc, #100]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 8004654:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004658:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_5);
 800465a:	2120      	movs	r1, #32
 800465c:	4817      	ldr	r0, [pc, #92]	@ (80046bc <HAL_UART_MspDeInit+0xc8>)
 800465e:	f001 fe05 	bl	800626c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8004662:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004666:	4817      	ldr	r0, [pc, #92]	@ (80046c4 <HAL_UART_MspDeInit+0xd0>)
 8004668:	f001 fe00 	bl	800626c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004670:	4618      	mov	r0, r3
 8004672:	f001 f8b5 	bl	80057e0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8004676:	2027      	movs	r0, #39	@ 0x27
 8004678:	f000 ffe9 	bl	800564e <HAL_NVIC_DisableIRQ>
}
 800467c:	e016      	b.n	80046ac <HAL_UART_MspDeInit+0xb8>
  else if(uartHandle->Instance==USART6)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a12      	ldr	r2, [pc, #72]	@ (80046cc <HAL_UART_MspDeInit+0xd8>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d111      	bne.n	80046ac <HAL_UART_MspDeInit+0xb8>
    __HAL_RCC_USART6_CLK_DISABLE();
 8004688:	4b0b      	ldr	r3, [pc, #44]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 800468a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468c:	4a0a      	ldr	r2, [pc, #40]	@ (80046b8 <HAL_UART_MspDeInit+0xc4>)
 800468e:	f023 0320 	bic.w	r3, r3, #32
 8004692:	6453      	str	r3, [r2, #68]	@ 0x44
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 8004694:	21c0      	movs	r1, #192	@ 0xc0
 8004696:	4809      	ldr	r0, [pc, #36]	@ (80046bc <HAL_UART_MspDeInit+0xc8>)
 8004698:	f001 fde8 	bl	800626c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a0:	4618      	mov	r0, r3
 80046a2:	f001 f89d 	bl	80057e0 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 80046a6:	2047      	movs	r0, #71	@ 0x47
 80046a8:	f000 ffd1 	bl	800564e <HAL_NVIC_DisableIRQ>
}
 80046ac:	bf00      	nop
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40004c00 	.word	0x40004c00
 80046b8:	40023800 	.word	0x40023800
 80046bc:	40020800 	.word	0x40020800
 80046c0:	40011000 	.word	0x40011000
 80046c4:	40020400 	.word	0x40020400
 80046c8:	40004800 	.word	0x40004800
 80046cc:	40011400 	.word	0x40011400

080046d0 <UsrGpsL86Init>:



//============================= Initial section
void UsrGpsL86Init(UART_HandleTypeDef *huart)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
    HAL_UART_Receive_DMA(huart, (uint8_t *)m_rxData, DMA_READ_DEF_SIZE);
 80046d8:	f240 228a 	movw	r2, #650	@ 0x28a
 80046dc:	4903      	ldr	r1, [pc, #12]	@ (80046ec <UsrGpsL86Init+0x1c>)
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f005 f811 	bl	8009706 <HAL_UART_Receive_DMA>
}
 80046e4:	bf00      	nop
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	20000af8 	.word	0x20000af8

080046f0 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
	if(huart == &GPS_UART_HNDLR)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a06      	ldr	r2, [pc, #24]	@ (8004714 <HAL_UART_RxCpltCallback+0x24>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d102      	bne.n	8004706 <HAL_UART_RxCpltCallback+0x16>
	{
		g_openFixedDataTransmition = true;
 8004700:	4b05      	ldr	r3, [pc, #20]	@ (8004718 <HAL_UART_RxCpltCallback+0x28>)
 8004702:	2201      	movs	r2, #1
 8004704:	701a      	strb	r2, [r3, #0]
	}
	//HAL_UART_Transmit(&huart1, m_rxData, strlen(m_rxData), 100);
}
 8004706:	bf00      	nop
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	2000091c 	.word	0x2000091c
 8004718:	20000a24 	.word	0x20000a24

0800471c <Usr_GpsL86GetValues>:

//============================= public L86 mechanism

void Usr_GpsL86GetValues(S_GPS_L86_DATA *gpsData_, UART_HandleTypeDef *huart)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
 8004724:	6039      	str	r1, [r7, #0]
    getRmc();
 8004726:	f000 f839 	bl	800479c <getRmc>
    getGGA();
 800472a:	f000 f945 	bl	80049b8 <getGGA>
    if (rmcValidFlag)
 800472e:	4b18      	ldr	r3, [pc, #96]	@ (8004790 <Usr_GpsL86GetValues+0x74>)
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b00      	cmp	r3, #0
 8004736:	d002      	beq.n	800473e <Usr_GpsL86GetValues+0x22>
    {
        rmcValidFlag = false;
 8004738:	4b15      	ldr	r3, [pc, #84]	@ (8004790 <Usr_GpsL86GetValues+0x74>)
 800473a:	2200      	movs	r2, #0
 800473c:	701a      	strb	r2, [r3, #0]
    }
    formatLatLong();
 800473e:	f000 f8cd 	bl	80048dc <formatLatLong>

    gpsData_->lat = gpsData.lat;
 8004742:	4b14      	ldr	r3, [pc, #80]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	601a      	str	r2, [r3, #0]
    gpsData_->lon = gpsData.lon;
 800474a:	4b12      	ldr	r3, [pc, #72]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	605a      	str	r2, [r3, #4]
    gpsData_->hdop = gpsData.hdop;
 8004752:	4b10      	ldr	r3, [pc, #64]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 8004754:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	625a      	str	r2, [r3, #36]	@ 0x24
    gpsData_->speedKN = gpsData.speedKN;
 800475a:	4b0e      	ldr	r3, [pc, #56]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 800475c:	689a      	ldr	r2, [r3, #8]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	609a      	str	r2, [r3, #8]
    gpsData_->satInUse = gpsData.satInUse;
 8004762:	4b0c      	ldr	r3, [pc, #48]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 8004764:	6a1a      	ldr	r2, [r3, #32]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	621a      	str	r2, [r3, #32]
    gpsData_->timeDateBuf = gpsData.timeDateBuf;
 800476a:	4b0a      	ldr	r3, [pc, #40]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	60da      	str	r2, [r3, #12]
    gpsData_->fixQualityID = gpsData.fixQualityID;
 8004772:	4b08      	ldr	r3, [pc, #32]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 8004774:	69da      	ldr	r2, [r3, #28]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	61da      	str	r2, [r3, #28]
    gpsData_->altitudeInMeter = gpsData.altitudeInMeter;
 800477a:	4b06      	ldr	r3, [pc, #24]	@ (8004794 <Usr_GpsL86GetValues+0x78>)
 800477c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	629a      	str	r2, [r3, #40]	@ 0x28
    UsrGpsL86Init(&GPS_UART_HNDLR);
 8004782:	4805      	ldr	r0, [pc, #20]	@ (8004798 <Usr_GpsL86GetValues+0x7c>)
 8004784:	f7ff ffa4 	bl	80046d0 <UsrGpsL86Init>
}
 8004788:	bf00      	nop
 800478a:	3708      	adds	r7, #8
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	20000a25 	.word	0x20000a25
 8004794:	20001aa0 	.word	0x20001aa0
 8004798:	2000091c 	.word	0x2000091c

0800479c <getRmc>:

//============================= Statics

_io void getRmc()
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af02      	add	r7, sp, #8

	        MsgIndex = 0;
 80047a2:	4b40      	ldr	r3, [pc, #256]	@ (80048a4 <getRmc+0x108>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	601a      	str	r2, [r3, #0]
	        memcpy(m_gpsTransmitBuf, (char *)(m_rxData), 1000);
 80047a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80047ac:	493e      	ldr	r1, [pc, #248]	@ (80048a8 <getRmc+0x10c>)
 80047ae:	483f      	ldr	r0, [pc, #252]	@ (80048ac <getRmc+0x110>)
 80047b0:	f008 ffdf 	bl	800d772 <memcpy>
	        ptr = strstr(m_gpsTransmitBuf, "GNRMC");
 80047b4:	493e      	ldr	r1, [pc, #248]	@ (80048b0 <getRmc+0x114>)
 80047b6:	483d      	ldr	r0, [pc, #244]	@ (80048ac <getRmc+0x110>)
 80047b8:	f008 ff3d 	bl	800d636 <strstr>
 80047bc:	4603      	mov	r3, r0
 80047be:	4a3d      	ldr	r2, [pc, #244]	@ (80048b4 <getRmc+0x118>)
 80047c0:	6013      	str	r3, [r2, #0]

	        if (*ptr == 'G')
 80047c2:	4b3c      	ldr	r3, [pc, #240]	@ (80048b4 <getRmc+0x118>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	2b47      	cmp	r3, #71	@ 0x47
 80047ca:	d167      	bne.n	800489c <getRmc+0x100>
	        {
	            while (1)
	            {
	                gpsPayload[MsgIndex] = *ptr;
 80047cc:	4b39      	ldr	r3, [pc, #228]	@ (80048b4 <getRmc+0x118>)
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	4b34      	ldr	r3, [pc, #208]	@ (80048a4 <getRmc+0x108>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	7811      	ldrb	r1, [r2, #0]
 80047d6:	4a38      	ldr	r2, [pc, #224]	@ (80048b8 <getRmc+0x11c>)
 80047d8:	54d1      	strb	r1, [r2, r3]
	                MsgIndex++;
 80047da:	4b32      	ldr	r3, [pc, #200]	@ (80048a4 <getRmc+0x108>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	3301      	adds	r3, #1
 80047e0:	4a30      	ldr	r2, [pc, #192]	@ (80048a4 <getRmc+0x108>)
 80047e2:	6013      	str	r3, [r2, #0]
	                *ptr = *(ptr + MsgIndex);
 80047e4:	4b33      	ldr	r3, [pc, #204]	@ (80048b4 <getRmc+0x118>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a2e      	ldr	r2, [pc, #184]	@ (80048a4 <getRmc+0x108>)
 80047ea:	6812      	ldr	r2, [r2, #0]
 80047ec:	441a      	add	r2, r3
 80047ee:	4b31      	ldr	r3, [pc, #196]	@ (80048b4 <getRmc+0x118>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	7812      	ldrb	r2, [r2, #0]
 80047f4:	701a      	strb	r2, [r3, #0]
	                if (*ptr == '\n' || MsgIndex > _max_message_size)
 80047f6:	4b2f      	ldr	r3, [pc, #188]	@ (80048b4 <getRmc+0x118>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	2b0a      	cmp	r3, #10
 80047fe:	d003      	beq.n	8004808 <getRmc+0x6c>
 8004800:	4b28      	ldr	r3, [pc, #160]	@ (80048a4 <getRmc+0x108>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2b5a      	cmp	r3, #90	@ 0x5a
 8004806:	dde1      	ble.n	80047cc <getRmc+0x30>
	                {
	                    MsgIndex = 0;
 8004808:	4b26      	ldr	r3, [pc, #152]	@ (80048a4 <getRmc+0x108>)
 800480a:	2200      	movs	r2, #0
 800480c:	601a      	str	r2, [r3, #0]

	                    for (int i = 0; i < 100; i++)
 800480e:	2300      	movs	r3, #0
 8004810:	607b      	str	r3, [r7, #4]
 8004812:	e014      	b.n	800483e <getRmc+0xa2>
	                    {
	                        if (gpsPayload[i] == 'N')
 8004814:	4a28      	ldr	r2, [pc, #160]	@ (80048b8 <getRmc+0x11c>)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4413      	add	r3, r2
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	2b4e      	cmp	r3, #78	@ 0x4e
 800481e:	d102      	bne.n	8004826 <getRmc+0x8a>
	                            f_northFlag = true;
 8004820:	4b26      	ldr	r3, [pc, #152]	@ (80048bc <getRmc+0x120>)
 8004822:	2201      	movs	r2, #1
 8004824:	701a      	strb	r2, [r3, #0]
	                        if (gpsPayload[i] == 'E')
 8004826:	4a24      	ldr	r2, [pc, #144]	@ (80048b8 <getRmc+0x11c>)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4413      	add	r3, r2
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	2b45      	cmp	r3, #69	@ 0x45
 8004830:	d102      	bne.n	8004838 <getRmc+0x9c>
	                            f_eastFlag = true;
 8004832:	4b23      	ldr	r3, [pc, #140]	@ (80048c0 <getRmc+0x124>)
 8004834:	2201      	movs	r2, #1
 8004836:	701a      	strb	r2, [r3, #0]
	                    for (int i = 0; i < 100; i++)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3301      	adds	r3, #1
 800483c:	607b      	str	r3, [r7, #4]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2b63      	cmp	r3, #99	@ 0x63
 8004842:	dde7      	ble.n	8004814 <getRmc+0x78>
	                    }
	                    if (strlen(gpsPayload) > 10)
 8004844:	481c      	ldr	r0, [pc, #112]	@ (80048b8 <getRmc+0x11c>)
 8004846:	f7fb fd33 	bl	80002b0 <strlen>
 800484a:	4603      	mov	r3, r0
 800484c:	2b0a      	cmp	r3, #10
 800484e:	d91f      	bls.n	8004890 <getRmc+0xf4>
	                    {
	                        if (f_eastFlag && f_northFlag)
 8004850:	4b1b      	ldr	r3, [pc, #108]	@ (80048c0 <getRmc+0x124>)
 8004852:	781b      	ldrb	r3, [r3, #0]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d01f      	beq.n	800489a <getRmc+0xfe>
 800485a:	4b18      	ldr	r3, [pc, #96]	@ (80048bc <getRmc+0x120>)
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01a      	beq.n	800489a <getRmc+0xfe>
	                        {
	                            f_northFlag = false;
 8004864:	4b15      	ldr	r3, [pc, #84]	@ (80048bc <getRmc+0x120>)
 8004866:	2200      	movs	r2, #0
 8004868:	701a      	strb	r2, [r3, #0]
	                            f_eastFlag = false;
 800486a:	4b15      	ldr	r3, [pc, #84]	@ (80048c0 <getRmc+0x124>)
 800486c:	2200      	movs	r2, #0
 800486e:	701a      	strb	r2, [r3, #0]
	                            //&gpsData.lat
	                            sscanf(gpsPayload, "GNRMC,%f,A,%f,N,%f,E,%f,", &gpsData.timeDateBuf, &m_nonFormattedLat, &m_nonFormattedLon, &gpsData.speedKN);
 8004870:	4b14      	ldr	r3, [pc, #80]	@ (80048c4 <getRmc+0x128>)
 8004872:	9301      	str	r3, [sp, #4]
 8004874:	4b14      	ldr	r3, [pc, #80]	@ (80048c8 <getRmc+0x12c>)
 8004876:	9300      	str	r3, [sp, #0]
 8004878:	4b14      	ldr	r3, [pc, #80]	@ (80048cc <getRmc+0x130>)
 800487a:	4a15      	ldr	r2, [pc, #84]	@ (80048d0 <getRmc+0x134>)
 800487c:	4915      	ldr	r1, [pc, #84]	@ (80048d4 <getRmc+0x138>)
 800487e:	480e      	ldr	r0, [pc, #56]	@ (80048b8 <getRmc+0x11c>)
 8004880:	f008 fe50 	bl	800d524 <siscanf>
	                            rmcValidFlag = true;
 8004884:	4b14      	ldr	r3, [pc, #80]	@ (80048d8 <getRmc+0x13c>)
 8004886:	2201      	movs	r2, #1
 8004888:	701a      	strb	r2, [r3, #0]
	                            formatLatLong();
 800488a:	f000 f827 	bl	80048dc <formatLatLong>
	                    {
	                        // dataErr Log
	                        memset(gpsPayload, 0, sizeof(gpsPayload));
	                    }

	                    break;
 800488e:	e004      	b.n	800489a <getRmc+0xfe>
	                        memset(gpsPayload, 0, sizeof(gpsPayload));
 8004890:	2264      	movs	r2, #100	@ 0x64
 8004892:	2100      	movs	r1, #0
 8004894:	4808      	ldr	r0, [pc, #32]	@ (80048b8 <getRmc+0x11c>)
 8004896:	f008 fec6 	bl	800d626 <memset>
	                    break;
 800489a:	bf00      	nop
	                }
	            }
	        }

}
 800489c:	bf00      	nop
 800489e:	3708      	adds	r7, #8
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}
 80048a4:	20000a28 	.word	0x20000a28
 80048a8:	20000af8 	.word	0x20000af8
 80048ac:	200012c8 	.word	0x200012c8
 80048b0:	08013278 	.word	0x08013278
 80048b4:	20000a2c 	.word	0x20000a2c
 80048b8:	20000a30 	.word	0x20000a30
 80048bc:	20000a26 	.word	0x20000a26
 80048c0:	20000a27 	.word	0x20000a27
 80048c4:	20001aa8 	.word	0x20001aa8
 80048c8:	20001a9c 	.word	0x20001a9c
 80048cc:	20001a98 	.word	0x20001a98
 80048d0:	20001aac 	.word	0x20001aac
 80048d4:	08013280 	.word	0x08013280
 80048d8:	20000a25 	.word	0x20000a25

080048dc <formatLatLong>:

_io void formatLatLong(void)
{
 80048dc:	b480      	push	{r7}
 80048de:	b083      	sub	sp, #12
 80048e0:	af00      	add	r7, sp, #0
    int degrees = (int)m_nonFormattedLat / 100;        // dec
 80048e2:	4b30      	ldr	r3, [pc, #192]	@ (80049a4 <formatLatLong+0xc8>)
 80048e4:	edd3 7a00 	vldr	s15, [r3]
 80048e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80048ec:	ee17 1a90 	vmov	r1, s15
 80048f0:	4b2d      	ldr	r3, [pc, #180]	@ (80049a8 <formatLatLong+0xcc>)
 80048f2:	fb83 2301 	smull	r2, r3, r3, r1
 80048f6:	115a      	asrs	r2, r3, #5
 80048f8:	17cb      	asrs	r3, r1, #31
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	607b      	str	r3, [r7, #4]
    float minutes = m_nonFormattedLat - degrees * 100; // min
 80048fe:	4b29      	ldr	r3, [pc, #164]	@ (80049a4 <formatLatLong+0xc8>)
 8004900:	ed93 7a00 	vldr	s14, [r3]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2264      	movs	r2, #100	@ 0x64
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	ee07 3a90 	vmov	s15, r3
 8004910:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004914:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004918:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lat = degrees + (minutes / 60);            // dec to deg
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	ee07 3a90 	vmov	s15, r3
 8004922:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004926:	edd7 6a00 	vldr	s13, [r7]
 800492a:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 80049ac <formatLatLong+0xd0>
 800492e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8004932:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004936:	4b1e      	ldr	r3, [pc, #120]	@ (80049b0 <formatLatLong+0xd4>)
 8004938:	edc3 7a00 	vstr	s15, [r3]

    degrees = (int)m_nonFormattedLon / 100;
 800493c:	4b1d      	ldr	r3, [pc, #116]	@ (80049b4 <formatLatLong+0xd8>)
 800493e:	edd3 7a00 	vldr	s15, [r3]
 8004942:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004946:	ee17 1a90 	vmov	r1, s15
 800494a:	4b17      	ldr	r3, [pc, #92]	@ (80049a8 <formatLatLong+0xcc>)
 800494c:	fb83 2301 	smull	r2, r3, r3, r1
 8004950:	115a      	asrs	r2, r3, #5
 8004952:	17cb      	asrs	r3, r1, #31
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	607b      	str	r3, [r7, #4]
    minutes = m_nonFormattedLon - degrees * 100;
 8004958:	4b16      	ldr	r3, [pc, #88]	@ (80049b4 <formatLatLong+0xd8>)
 800495a:	ed93 7a00 	vldr	s14, [r3]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2264      	movs	r2, #100	@ 0x64
 8004962:	fb02 f303 	mul.w	r3, r2, r3
 8004966:	ee07 3a90 	vmov	s15, r3
 800496a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800496e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004972:	edc7 7a00 	vstr	s15, [r7]
    gpsData.lon = degrees + (minutes / 60);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	ee07 3a90 	vmov	s15, r3
 800497c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004980:	edd7 6a00 	vldr	s13, [r7]
 8004984:	ed9f 6a09 	vldr	s12, [pc, #36]	@ 80049ac <formatLatLong+0xd0>
 8004988:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800498c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004990:	4b07      	ldr	r3, [pc, #28]	@ (80049b0 <formatLatLong+0xd4>)
 8004992:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8004996:	bf00      	nop
 8004998:	370c      	adds	r7, #12
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20001a98 	.word	0x20001a98
 80049a8:	51eb851f 	.word	0x51eb851f
 80049ac:	42700000 	.word	0x42700000
 80049b0:	20001aa0 	.word	0x20001aa0
 80049b4:	20001a9c 	.word	0x20001a9c

080049b8 <getGGA>:

_io void getGGA(void)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af06      	add	r7, sp, #24

        MsgIndex = 0;
 80049be:	4b30      	ldr	r3, [pc, #192]	@ (8004a80 <getGGA+0xc8>)
 80049c0:	2200      	movs	r2, #0
 80049c2:	601a      	str	r2, [r3, #0]
//        strcpy(m_gpsTransmitBuf, (char *)(m_rxData));
        ptr = strstr(m_gpsTransmitBuf, "GPGGA");
 80049c4:	492f      	ldr	r1, [pc, #188]	@ (8004a84 <getGGA+0xcc>)
 80049c6:	4830      	ldr	r0, [pc, #192]	@ (8004a88 <getGGA+0xd0>)
 80049c8:	f008 fe35 	bl	800d636 <strstr>
 80049cc:	4603      	mov	r3, r0
 80049ce:	4a2f      	ldr	r2, [pc, #188]	@ (8004a8c <getGGA+0xd4>)
 80049d0:	6013      	str	r3, [r2, #0]

        if (*ptr == 'G')
 80049d2:	4b2e      	ldr	r3, [pc, #184]	@ (8004a8c <getGGA+0xd4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	2b47      	cmp	r3, #71	@ 0x47
 80049da:	d14a      	bne.n	8004a72 <getGGA+0xba>
        {
            while (1)
            {
                gpsGGAPayload[MsgIndex] = *ptr;
 80049dc:	4b2b      	ldr	r3, [pc, #172]	@ (8004a8c <getGGA+0xd4>)
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	4b27      	ldr	r3, [pc, #156]	@ (8004a80 <getGGA+0xc8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	7811      	ldrb	r1, [r2, #0]
 80049e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004a90 <getGGA+0xd8>)
 80049e8:	54d1      	strb	r1, [r2, r3]
                MsgIndex++;
 80049ea:	4b25      	ldr	r3, [pc, #148]	@ (8004a80 <getGGA+0xc8>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	3301      	adds	r3, #1
 80049f0:	4a23      	ldr	r2, [pc, #140]	@ (8004a80 <getGGA+0xc8>)
 80049f2:	6013      	str	r3, [r2, #0]
                *ptr = *(ptr + MsgIndex);
 80049f4:	4b25      	ldr	r3, [pc, #148]	@ (8004a8c <getGGA+0xd4>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a21      	ldr	r2, [pc, #132]	@ (8004a80 <getGGA+0xc8>)
 80049fa:	6812      	ldr	r2, [r2, #0]
 80049fc:	441a      	add	r2, r3
 80049fe:	4b23      	ldr	r3, [pc, #140]	@ (8004a8c <getGGA+0xd4>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	7812      	ldrb	r2, [r2, #0]
 8004a04:	701a      	strb	r2, [r3, #0]
                if (*ptr == '\n' || MsgIndex > _max_message_size)
 8004a06:	4b21      	ldr	r3, [pc, #132]	@ (8004a8c <getGGA+0xd4>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	2b0a      	cmp	r3, #10
 8004a0e:	d003      	beq.n	8004a18 <getGGA+0x60>
 8004a10:	4b1b      	ldr	r3, [pc, #108]	@ (8004a80 <getGGA+0xc8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2b5a      	cmp	r3, #90	@ 0x5a
 8004a16:	dde1      	ble.n	80049dc <getGGA+0x24>
                {
                    MsgIndex = 0;
 8004a18:	4b19      	ldr	r3, [pc, #100]	@ (8004a80 <getGGA+0xc8>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]
                    memset(m_gpsTransmitBuf, 0, sizeof(m_gpsTransmitBuf));
 8004a1e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004a22:	2100      	movs	r1, #0
 8004a24:	4818      	ldr	r0, [pc, #96]	@ (8004a88 <getGGA+0xd0>)
 8004a26:	f008 fdfe 	bl	800d626 <memset>
                    memset(m_rxData, 0, sizeof(m_rxData));
 8004a2a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004a2e:	2100      	movs	r1, #0
 8004a30:	4818      	ldr	r0, [pc, #96]	@ (8004a94 <getGGA+0xdc>)
 8004a32:	f008 fdf8 	bl	800d626 <memset>

                    if (strlen(gpsGGAPayload) > 10)
 8004a36:	4816      	ldr	r0, [pc, #88]	@ (8004a90 <getGGA+0xd8>)
 8004a38:	f7fb fc3a 	bl	80002b0 <strlen>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b0a      	cmp	r3, #10
 8004a40:	d912      	bls.n	8004a68 <getGGA+0xb0>
                    {
                        sscanf(gpsGGAPayload, "GPGGA,%f,%f,N,%f,E,%d,%d,%f,%f,M,%f,M,", &gpsData.fixedTime, &gpsData.fixedLatBaseFormat, &gpsData.fixedLonBaseFormat, &gpsData.fixQualityID, &gpsData.satInUse, &gpsData.hdop, &gpsData.altitudeInMeter, &gpsData.WGS84);
 8004a42:	4b15      	ldr	r3, [pc, #84]	@ (8004a98 <getGGA+0xe0>)
 8004a44:	9305      	str	r3, [sp, #20]
 8004a46:	4b15      	ldr	r3, [pc, #84]	@ (8004a9c <getGGA+0xe4>)
 8004a48:	9304      	str	r3, [sp, #16]
 8004a4a:	4b15      	ldr	r3, [pc, #84]	@ (8004aa0 <getGGA+0xe8>)
 8004a4c:	9303      	str	r3, [sp, #12]
 8004a4e:	4b15      	ldr	r3, [pc, #84]	@ (8004aa4 <getGGA+0xec>)
 8004a50:	9302      	str	r3, [sp, #8]
 8004a52:	4b15      	ldr	r3, [pc, #84]	@ (8004aa8 <getGGA+0xf0>)
 8004a54:	9301      	str	r3, [sp, #4]
 8004a56:	4b15      	ldr	r3, [pc, #84]	@ (8004aac <getGGA+0xf4>)
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	4b15      	ldr	r3, [pc, #84]	@ (8004ab0 <getGGA+0xf8>)
 8004a5c:	4a15      	ldr	r2, [pc, #84]	@ (8004ab4 <getGGA+0xfc>)
 8004a5e:	4916      	ldr	r1, [pc, #88]	@ (8004ab8 <getGGA+0x100>)
 8004a60:	480b      	ldr	r0, [pc, #44]	@ (8004a90 <getGGA+0xd8>)
 8004a62:	f008 fd5f 	bl	800d524 <siscanf>
                    }
                    else
                    {
                        memset(gpsPayload, 0, sizeof(gpsPayload));
                    }
                    break;
 8004a66:	e004      	b.n	8004a72 <getGGA+0xba>
                        memset(gpsPayload, 0, sizeof(gpsPayload));
 8004a68:	2264      	movs	r2, #100	@ 0x64
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4813      	ldr	r0, [pc, #76]	@ (8004abc <getGGA+0x104>)
 8004a6e:	f008 fdda 	bl	800d626 <memset>
                }
            }
        }
        g_openFixedDataTransmition = false;
 8004a72:	4b13      	ldr	r3, [pc, #76]	@ (8004ac0 <getGGA+0x108>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	701a      	strb	r2, [r3, #0]
        //UsrGpsL86Init(&huart2);

}
 8004a78:	bf00      	nop
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	20000a28 	.word	0x20000a28
 8004a84:	0801329c 	.word	0x0801329c
 8004a88:	200012c8 	.word	0x200012c8
 8004a8c:	20000a2c 	.word	0x20000a2c
 8004a90:	20000a94 	.word	0x20000a94
 8004a94:	20000af8 	.word	0x20000af8
 8004a98:	20001acc 	.word	0x20001acc
 8004a9c:	20001ac8 	.word	0x20001ac8
 8004aa0:	20001ac4 	.word	0x20001ac4
 8004aa4:	20001ac0 	.word	0x20001ac0
 8004aa8:	20001abc 	.word	0x20001abc
 8004aac:	20001ab8 	.word	0x20001ab8
 8004ab0:	20001ab4 	.word	0x20001ab4
 8004ab4:	20001ab0 	.word	0x20001ab0
 8004ab8:	080132a4 	.word	0x080132a4
 8004abc:	20000a30 	.word	0x20000a30
 8004ac0:	20000a24 	.word	0x20000a24

08004ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004ac4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004afc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004ac8:	f7fe fefc 	bl	80038c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004acc:	480c      	ldr	r0, [pc, #48]	@ (8004b00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ace:	490d      	ldr	r1, [pc, #52]	@ (8004b04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8004b08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ad4:	e002      	b.n	8004adc <LoopCopyDataInit>

08004ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ada:	3304      	adds	r3, #4

08004adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ae0:	d3f9      	bcc.n	8004ad6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8004b0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ae4:	4c0a      	ldr	r4, [pc, #40]	@ (8004b10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ae8:	e001      	b.n	8004aee <LoopFillZerobss>

08004aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004aec:	3204      	adds	r2, #4

08004aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004af0:	d3fb      	bcc.n	8004aea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004af2:	f008 fe17 	bl	800d724 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004af6:	f7fd fa99 	bl	800202c <main>
  bx  lr    
 8004afa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004afc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b04:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8004b08:	08013800 	.word	0x08013800
  ldr r2, =_sbss
 8004b0c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004b10:	20001c30 	.word	0x20001c30

08004b14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b14:	e7fe      	b.n	8004b14 <ADC_IRQHandler>
	...

08004b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b58 <HAL_Init+0x40>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a0d      	ldr	r2, [pc, #52]	@ (8004b58 <HAL_Init+0x40>)
 8004b22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <HAL_Init+0x40>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a0a      	ldr	r2, [pc, #40]	@ (8004b58 <HAL_Init+0x40>)
 8004b2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b34:	4b08      	ldr	r3, [pc, #32]	@ (8004b58 <HAL_Init+0x40>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a07      	ldr	r2, [pc, #28]	@ (8004b58 <HAL_Init+0x40>)
 8004b3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b40:	2003      	movs	r0, #3
 8004b42:	f000 fd4f 	bl	80055e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b46:	200f      	movs	r0, #15
 8004b48:	f000 f808 	bl	8004b5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b4c:	f7fe fd0a 	bl	8003564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	40023c00 	.word	0x40023c00

08004b5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b64:	4b12      	ldr	r3, [pc, #72]	@ (8004bb0 <HAL_InitTick+0x54>)
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	4b12      	ldr	r3, [pc, #72]	@ (8004bb4 <HAL_InitTick+0x58>)
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 fd75 	bl	800566a <HAL_SYSTICK_Config>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e00e      	b.n	8004ba8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2b0f      	cmp	r3, #15
 8004b8e:	d80a      	bhi.n	8004ba6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b90:	2200      	movs	r2, #0
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b98:	f000 fd2f 	bl	80055fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b9c:	4a06      	ldr	r2, [pc, #24]	@ (8004bb8 <HAL_InitTick+0x5c>)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e000      	b.n	8004ba8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3708      	adds	r7, #8
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	20000004 	.word	0x20000004
 8004bb4:	20000024 	.word	0x20000024
 8004bb8:	20000020 	.word	0x20000020

08004bbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004bc0:	4b06      	ldr	r3, [pc, #24]	@ (8004bdc <HAL_IncTick+0x20>)
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	4b06      	ldr	r3, [pc, #24]	@ (8004be0 <HAL_IncTick+0x24>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4413      	add	r3, r2
 8004bcc:	4a04      	ldr	r2, [pc, #16]	@ (8004be0 <HAL_IncTick+0x24>)
 8004bce:	6013      	str	r3, [r2, #0]
}
 8004bd0:	bf00      	nop
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	20000024 	.word	0x20000024
 8004be0:	20001ad0 	.word	0x20001ad0

08004be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004be4:	b480      	push	{r7}
 8004be6:	af00      	add	r7, sp, #0
  return uwTick;
 8004be8:	4b03      	ldr	r3, [pc, #12]	@ (8004bf8 <HAL_GetTick+0x14>)
 8004bea:	681b      	ldr	r3, [r3, #0]
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	20001ad0 	.word	0x20001ad0

08004bfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c04:	f7ff ffee 	bl	8004be4 <HAL_GetTick>
 8004c08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c14:	d005      	beq.n	8004c22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c16:	4b0a      	ldr	r3, [pc, #40]	@ (8004c40 <HAL_Delay+0x44>)
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4413      	add	r3, r2
 8004c20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c22:	bf00      	nop
 8004c24:	f7ff ffde 	bl	8004be4 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d8f7      	bhi.n	8004c24 <HAL_Delay+0x28>
  {
  }
}
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	20000024 	.word	0x20000024

08004c44 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d101      	bne.n	8004c5a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e033      	b.n	8004cc2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d109      	bne.n	8004c76 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7fc fbfe 	bl	8001464 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7a:	f003 0310 	and.w	r3, r3, #16
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d118      	bne.n	8004cb4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004c8a:	f023 0302 	bic.w	r3, r3, #2
 8004c8e:	f043 0202 	orr.w	r2, r3, #2
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 fab4 	bl	8005204 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca6:	f023 0303 	bic.w	r3, r3, #3
 8004caa:	f043 0201 	orr.w	r2, r3, #1
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	641a      	str	r2, [r3, #64]	@ 0x40
 8004cb2:	e001      	b.n	8004cb8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
	...

08004ccc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d101      	bne.n	8004ce6 <HAL_ADC_Start+0x1a>
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	e0b2      	b.n	8004e4c <HAL_ADC_Start+0x180>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d018      	beq.n	8004d2e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689a      	ldr	r2, [r3, #8]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f042 0201 	orr.w	r2, r2, #1
 8004d0a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004d0c:	4b52      	ldr	r3, [pc, #328]	@ (8004e58 <HAL_ADC_Start+0x18c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a52      	ldr	r2, [pc, #328]	@ (8004e5c <HAL_ADC_Start+0x190>)
 8004d12:	fba2 2303 	umull	r2, r3, r2, r3
 8004d16:	0c9a      	lsrs	r2, r3, #18
 8004d18:	4613      	mov	r3, r2
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	4413      	add	r3, r2
 8004d1e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004d20:	e002      	b.n	8004d28 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1f9      	bne.n	8004d22 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f003 0301 	and.w	r3, r3, #1
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d17a      	bne.n	8004e32 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004d44:	f023 0301 	bic.w	r3, r3, #1
 8004d48:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d007      	beq.n	8004d6e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d62:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d66:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d7a:	d106      	bne.n	8004d8a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d80:	f023 0206 	bic.w	r2, r3, #6
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	645a      	str	r2, [r3, #68]	@ 0x44
 8004d88:	e002      	b.n	8004d90 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d98:	4b31      	ldr	r3, [pc, #196]	@ (8004e60 <HAL_ADC_Start+0x194>)
 8004d9a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8004da4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f003 031f 	and.w	r3, r3, #31
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d12a      	bne.n	8004e08 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a2b      	ldr	r2, [pc, #172]	@ (8004e64 <HAL_ADC_Start+0x198>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d015      	beq.n	8004de8 <HAL_ADC_Start+0x11c>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a29      	ldr	r2, [pc, #164]	@ (8004e68 <HAL_ADC_Start+0x19c>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d105      	bne.n	8004dd2 <HAL_ADC_Start+0x106>
 8004dc6:	4b26      	ldr	r3, [pc, #152]	@ (8004e60 <HAL_ADC_Start+0x194>)
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	f003 031f 	and.w	r3, r3, #31
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d00a      	beq.n	8004de8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a25      	ldr	r2, [pc, #148]	@ (8004e6c <HAL_ADC_Start+0x1a0>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d136      	bne.n	8004e4a <HAL_ADC_Start+0x17e>
 8004ddc:	4b20      	ldr	r3, [pc, #128]	@ (8004e60 <HAL_ADC_Start+0x194>)
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f003 0310 	and.w	r3, r3, #16
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d130      	bne.n	8004e4a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d129      	bne.n	8004e4a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689a      	ldr	r2, [r3, #8]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004e04:	609a      	str	r2, [r3, #8]
 8004e06:	e020      	b.n	8004e4a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a15      	ldr	r2, [pc, #84]	@ (8004e64 <HAL_ADC_Start+0x198>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d11b      	bne.n	8004e4a <HAL_ADC_Start+0x17e>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d114      	bne.n	8004e4a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004e2e:	609a      	str	r2, [r3, #8]
 8004e30:	e00b      	b.n	8004e4a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e36:	f043 0210 	orr.w	r2, r3, #16
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e42:	f043 0201 	orr.w	r2, r3, #1
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3714      	adds	r7, #20
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr
 8004e58:	20000004 	.word	0x20000004
 8004e5c:	431bde83 	.word	0x431bde83
 8004e60:	40012300 	.word	0x40012300
 8004e64:	40012000 	.word	0x40012000
 8004e68:	40012100 	.word	0x40012100
 8004e6c:	40012200 	.word	0x40012200

08004e70 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e8c:	d113      	bne.n	8004eb6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689b      	ldr	r3, [r3, #8]
 8004e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e9c:	d10b      	bne.n	8004eb6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea2:	f043 0220 	orr.w	r2, r3, #32
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e063      	b.n	8004f7e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8004eb6:	f7ff fe95 	bl	8004be4 <HAL_GetTick>
 8004eba:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004ebc:	e021      	b.n	8004f02 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ec4:	d01d      	beq.n	8004f02 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d007      	beq.n	8004edc <HAL_ADC_PollForConversion+0x6c>
 8004ecc:	f7ff fe8a 	bl	8004be4 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d212      	bcs.n	8004f02 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d00b      	beq.n	8004f02 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eee:	f043 0204 	orr.w	r2, r3, #4
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e03d      	b.n	8004f7e <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d1d6      	bne.n	8004ebe <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f06f 0212 	mvn.w	r2, #18
 8004f18:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d123      	bne.n	8004f7c <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d11f      	bne.n	8004f7c <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f42:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d006      	beq.n	8004f58 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d111      	bne.n	8004f7c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d105      	bne.n	8004f7c <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f74:	f043 0201 	orr.w	r2, r3, #1
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3710      	adds	r7, #16
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}

08004f86 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004f86:	b480      	push	{r7}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr

08004fa0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004faa:	2300      	movs	r3, #0
 8004fac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d101      	bne.n	8004fbc <HAL_ADC_ConfigChannel+0x1c>
 8004fb8:	2302      	movs	r3, #2
 8004fba:	e113      	b.n	80051e4 <HAL_ADC_ConfigChannel+0x244>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b09      	cmp	r3, #9
 8004fca:	d925      	bls.n	8005018 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68d9      	ldr	r1, [r3, #12]
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	461a      	mov	r2, r3
 8004fda:	4613      	mov	r3, r2
 8004fdc:	005b      	lsls	r3, r3, #1
 8004fde:	4413      	add	r3, r2
 8004fe0:	3b1e      	subs	r3, #30
 8004fe2:	2207      	movs	r2, #7
 8004fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe8:	43da      	mvns	r2, r3
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	400a      	ands	r2, r1
 8004ff0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68d9      	ldr	r1, [r3, #12]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	b29b      	uxth	r3, r3
 8005002:	4618      	mov	r0, r3
 8005004:	4603      	mov	r3, r0
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	4403      	add	r3, r0
 800500a:	3b1e      	subs	r3, #30
 800500c:	409a      	lsls	r2, r3
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	430a      	orrs	r2, r1
 8005014:	60da      	str	r2, [r3, #12]
 8005016:	e022      	b.n	800505e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6919      	ldr	r1, [r3, #16]
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	b29b      	uxth	r3, r3
 8005024:	461a      	mov	r2, r3
 8005026:	4613      	mov	r3, r2
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	4413      	add	r3, r2
 800502c:	2207      	movs	r2, #7
 800502e:	fa02 f303 	lsl.w	r3, r2, r3
 8005032:	43da      	mvns	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	400a      	ands	r2, r1
 800503a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	6919      	ldr	r1, [r3, #16]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	689a      	ldr	r2, [r3, #8]
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	b29b      	uxth	r3, r3
 800504c:	4618      	mov	r0, r3
 800504e:	4603      	mov	r3, r0
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4403      	add	r3, r0
 8005054:	409a      	lsls	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b06      	cmp	r3, #6
 8005064:	d824      	bhi.n	80050b0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	3b05      	subs	r3, #5
 8005078:	221f      	movs	r2, #31
 800507a:	fa02 f303 	lsl.w	r3, r2, r3
 800507e:	43da      	mvns	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	400a      	ands	r2, r1
 8005086:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	b29b      	uxth	r3, r3
 8005094:	4618      	mov	r0, r3
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	4613      	mov	r3, r2
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	4413      	add	r3, r2
 80050a0:	3b05      	subs	r3, #5
 80050a2:	fa00 f203 	lsl.w	r2, r0, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	430a      	orrs	r2, r1
 80050ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80050ae:	e04c      	b.n	800514a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2b0c      	cmp	r3, #12
 80050b6:	d824      	bhi.n	8005102 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	4613      	mov	r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	4413      	add	r3, r2
 80050c8:	3b23      	subs	r3, #35	@ 0x23
 80050ca:	221f      	movs	r2, #31
 80050cc:	fa02 f303 	lsl.w	r3, r2, r3
 80050d0:	43da      	mvns	r2, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	400a      	ands	r2, r1
 80050d8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	4618      	mov	r0, r3
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	4613      	mov	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	3b23      	subs	r3, #35	@ 0x23
 80050f4:	fa00 f203 	lsl.w	r2, r0, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	430a      	orrs	r2, r1
 80050fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8005100:	e023      	b.n	800514a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	4613      	mov	r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	4413      	add	r3, r2
 8005112:	3b41      	subs	r3, #65	@ 0x41
 8005114:	221f      	movs	r2, #31
 8005116:	fa02 f303 	lsl.w	r3, r2, r3
 800511a:	43da      	mvns	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	400a      	ands	r2, r1
 8005122:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	b29b      	uxth	r3, r3
 8005130:	4618      	mov	r0, r3
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	685a      	ldr	r2, [r3, #4]
 8005136:	4613      	mov	r3, r2
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4413      	add	r3, r2
 800513c:	3b41      	subs	r3, #65	@ 0x41
 800513e:	fa00 f203 	lsl.w	r2, r0, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800514a:	4b29      	ldr	r3, [pc, #164]	@ (80051f0 <HAL_ADC_ConfigChannel+0x250>)
 800514c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a28      	ldr	r2, [pc, #160]	@ (80051f4 <HAL_ADC_ConfigChannel+0x254>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d10f      	bne.n	8005178 <HAL_ADC_ConfigChannel+0x1d8>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2b12      	cmp	r3, #18
 800515e:	d10b      	bne.n	8005178 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a1d      	ldr	r2, [pc, #116]	@ (80051f4 <HAL_ADC_ConfigChannel+0x254>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d12b      	bne.n	80051da <HAL_ADC_ConfigChannel+0x23a>
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a1c      	ldr	r2, [pc, #112]	@ (80051f8 <HAL_ADC_ConfigChannel+0x258>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d003      	beq.n	8005194 <HAL_ADC_ConfigChannel+0x1f4>
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b11      	cmp	r3, #17
 8005192:	d122      	bne.n	80051da <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a11      	ldr	r2, [pc, #68]	@ (80051f8 <HAL_ADC_ConfigChannel+0x258>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d111      	bne.n	80051da <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80051b6:	4b11      	ldr	r3, [pc, #68]	@ (80051fc <HAL_ADC_ConfigChannel+0x25c>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a11      	ldr	r2, [pc, #68]	@ (8005200 <HAL_ADC_ConfigChannel+0x260>)
 80051bc:	fba2 2303 	umull	r2, r3, r2, r3
 80051c0:	0c9a      	lsrs	r2, r3, #18
 80051c2:	4613      	mov	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	005b      	lsls	r3, r3, #1
 80051ca:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80051cc:	e002      	b.n	80051d4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	3b01      	subs	r3, #1
 80051d2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1f9      	bne.n	80051ce <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr
 80051f0:	40012300 	.word	0x40012300
 80051f4:	40012000 	.word	0x40012000
 80051f8:	10000012 	.word	0x10000012
 80051fc:	20000004 	.word	0x20000004
 8005200:	431bde83 	.word	0x431bde83

08005204 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800520c:	4b79      	ldr	r3, [pc, #484]	@ (80053f4 <ADC_Init+0x1f0>)
 800520e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	685a      	ldr	r2, [r3, #4]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	431a      	orrs	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005238:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6859      	ldr	r1, [r3, #4]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	021a      	lsls	r2, r3, #8
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800525c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	6859      	ldr	r1, [r3, #4]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689a      	ldr	r2, [r3, #8]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800527e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	6899      	ldr	r1, [r3, #8]
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68da      	ldr	r2, [r3, #12]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005296:	4a58      	ldr	r2, [pc, #352]	@ (80053f8 <ADC_Init+0x1f4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d022      	beq.n	80052e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	689a      	ldr	r2, [r3, #8]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80052aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	6899      	ldr	r1, [r3, #8]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	430a      	orrs	r2, r1
 80052bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	689a      	ldr	r2, [r3, #8]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80052cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6899      	ldr	r1, [r3, #8]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	609a      	str	r2, [r3, #8]
 80052e0:	e00f      	b.n	8005302 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689a      	ldr	r2, [r3, #8]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80052f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005300:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	689a      	ldr	r2, [r3, #8]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 0202 	bic.w	r2, r2, #2
 8005310:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6899      	ldr	r1, [r3, #8]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	7e1b      	ldrb	r3, [r3, #24]
 800531c:	005a      	lsls	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3020 	ldrb.w	r3, [r3, #32]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d01b      	beq.n	8005368 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800533e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800534e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	6859      	ldr	r1, [r3, #4]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535a:	3b01      	subs	r3, #1
 800535c:	035a      	lsls	r2, r3, #13
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	605a      	str	r2, [r3, #4]
 8005366:	e007      	b.n	8005378 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	685a      	ldr	r2, [r3, #4]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005376:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005386:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	3b01      	subs	r3, #1
 8005394:	051a      	lsls	r2, r3, #20
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	689a      	ldr	r2, [r3, #8]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80053ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	6899      	ldr	r1, [r3, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80053ba:	025a      	lsls	r2, r3, #9
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	430a      	orrs	r2, r1
 80053c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6899      	ldr	r1, [r3, #8]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	029a      	lsls	r2, r3, #10
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	430a      	orrs	r2, r1
 80053e6:	609a      	str	r2, [r3, #8]
}
 80053e8:	bf00      	nop
 80053ea:	3714      	adds	r7, #20
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	40012300 	.word	0x40012300
 80053f8:	0f000001 	.word	0x0f000001

080053fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b085      	sub	sp, #20
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f003 0307 	and.w	r3, r3, #7
 800540a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800540c:	4b0c      	ldr	r3, [pc, #48]	@ (8005440 <__NVIC_SetPriorityGrouping+0x44>)
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005412:	68ba      	ldr	r2, [r7, #8]
 8005414:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005418:	4013      	ands	r3, r2
 800541a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005424:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005428:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800542c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800542e:	4a04      	ldr	r2, [pc, #16]	@ (8005440 <__NVIC_SetPriorityGrouping+0x44>)
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	60d3      	str	r3, [r2, #12]
}
 8005434:	bf00      	nop
 8005436:	3714      	adds	r7, #20
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	e000ed00 	.word	0xe000ed00

08005444 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005444:	b480      	push	{r7}
 8005446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005448:	4b04      	ldr	r3, [pc, #16]	@ (800545c <__NVIC_GetPriorityGrouping+0x18>)
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	0a1b      	lsrs	r3, r3, #8
 800544e:	f003 0307 	and.w	r3, r3, #7
}
 8005452:	4618      	mov	r0, r3
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr
 800545c:	e000ed00 	.word	0xe000ed00

08005460 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	4603      	mov	r3, r0
 8005468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800546a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800546e:	2b00      	cmp	r3, #0
 8005470:	db0b      	blt.n	800548a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005472:	79fb      	ldrb	r3, [r7, #7]
 8005474:	f003 021f 	and.w	r2, r3, #31
 8005478:	4907      	ldr	r1, [pc, #28]	@ (8005498 <__NVIC_EnableIRQ+0x38>)
 800547a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800547e:	095b      	lsrs	r3, r3, #5
 8005480:	2001      	movs	r0, #1
 8005482:	fa00 f202 	lsl.w	r2, r0, r2
 8005486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800548a:	bf00      	nop
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	e000e100 	.word	0xe000e100

0800549c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	4603      	mov	r3, r0
 80054a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	db12      	blt.n	80054d4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054ae:	79fb      	ldrb	r3, [r7, #7]
 80054b0:	f003 021f 	and.w	r2, r3, #31
 80054b4:	490a      	ldr	r1, [pc, #40]	@ (80054e0 <__NVIC_DisableIRQ+0x44>)
 80054b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ba:	095b      	lsrs	r3, r3, #5
 80054bc:	2001      	movs	r0, #1
 80054be:	fa00 f202 	lsl.w	r2, r0, r2
 80054c2:	3320      	adds	r3, #32
 80054c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80054c8:	f3bf 8f4f 	dsb	sy
}
 80054cc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80054ce:	f3bf 8f6f 	isb	sy
}
 80054d2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	e000e100 	.word	0xe000e100

080054e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	4603      	mov	r3, r0
 80054ec:	6039      	str	r1, [r7, #0]
 80054ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	db0a      	blt.n	800550e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	b2da      	uxtb	r2, r3
 80054fc:	490c      	ldr	r1, [pc, #48]	@ (8005530 <__NVIC_SetPriority+0x4c>)
 80054fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005502:	0112      	lsls	r2, r2, #4
 8005504:	b2d2      	uxtb	r2, r2
 8005506:	440b      	add	r3, r1
 8005508:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800550c:	e00a      	b.n	8005524 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	b2da      	uxtb	r2, r3
 8005512:	4908      	ldr	r1, [pc, #32]	@ (8005534 <__NVIC_SetPriority+0x50>)
 8005514:	79fb      	ldrb	r3, [r7, #7]
 8005516:	f003 030f 	and.w	r3, r3, #15
 800551a:	3b04      	subs	r3, #4
 800551c:	0112      	lsls	r2, r2, #4
 800551e:	b2d2      	uxtb	r2, r2
 8005520:	440b      	add	r3, r1
 8005522:	761a      	strb	r2, [r3, #24]
}
 8005524:	bf00      	nop
 8005526:	370c      	adds	r7, #12
 8005528:	46bd      	mov	sp, r7
 800552a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552e:	4770      	bx	lr
 8005530:	e000e100 	.word	0xe000e100
 8005534:	e000ed00 	.word	0xe000ed00

08005538 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005538:	b480      	push	{r7}
 800553a:	b089      	sub	sp, #36	@ 0x24
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f003 0307 	and.w	r3, r3, #7
 800554a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	f1c3 0307 	rsb	r3, r3, #7
 8005552:	2b04      	cmp	r3, #4
 8005554:	bf28      	it	cs
 8005556:	2304      	movcs	r3, #4
 8005558:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	3304      	adds	r3, #4
 800555e:	2b06      	cmp	r3, #6
 8005560:	d902      	bls.n	8005568 <NVIC_EncodePriority+0x30>
 8005562:	69fb      	ldr	r3, [r7, #28]
 8005564:	3b03      	subs	r3, #3
 8005566:	e000      	b.n	800556a <NVIC_EncodePriority+0x32>
 8005568:	2300      	movs	r3, #0
 800556a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800556c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	fa02 f303 	lsl.w	r3, r2, r3
 8005576:	43da      	mvns	r2, r3
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	401a      	ands	r2, r3
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005580:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	fa01 f303 	lsl.w	r3, r1, r3
 800558a:	43d9      	mvns	r1, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005590:	4313      	orrs	r3, r2
         );
}
 8005592:	4618      	mov	r0, r3
 8005594:	3724      	adds	r7, #36	@ 0x24
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
	...

080055a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b082      	sub	sp, #8
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	3b01      	subs	r3, #1
 80055ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80055b0:	d301      	bcc.n	80055b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055b2:	2301      	movs	r3, #1
 80055b4:	e00f      	b.n	80055d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055b6:	4a0a      	ldr	r2, [pc, #40]	@ (80055e0 <SysTick_Config+0x40>)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055be:	210f      	movs	r1, #15
 80055c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80055c4:	f7ff ff8e 	bl	80054e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055c8:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <SysTick_Config+0x40>)
 80055ca:	2200      	movs	r2, #0
 80055cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055ce:	4b04      	ldr	r3, [pc, #16]	@ (80055e0 <SysTick_Config+0x40>)
 80055d0:	2207      	movs	r2, #7
 80055d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	e000e010 	.word	0xe000e010

080055e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7ff ff05 	bl	80053fc <__NVIC_SetPriorityGrouping>
}
 80055f2:	bf00      	nop
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80055fa:	b580      	push	{r7, lr}
 80055fc:	b086      	sub	sp, #24
 80055fe:	af00      	add	r7, sp, #0
 8005600:	4603      	mov	r3, r0
 8005602:	60b9      	str	r1, [r7, #8]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005608:	2300      	movs	r3, #0
 800560a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800560c:	f7ff ff1a 	bl	8005444 <__NVIC_GetPriorityGrouping>
 8005610:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	68b9      	ldr	r1, [r7, #8]
 8005616:	6978      	ldr	r0, [r7, #20]
 8005618:	f7ff ff8e 	bl	8005538 <NVIC_EncodePriority>
 800561c:	4602      	mov	r2, r0
 800561e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005622:	4611      	mov	r1, r2
 8005624:	4618      	mov	r0, r3
 8005626:	f7ff ff5d 	bl	80054e4 <__NVIC_SetPriority>
}
 800562a:	bf00      	nop
 800562c:	3718      	adds	r7, #24
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}

08005632 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005632:	b580      	push	{r7, lr}
 8005634:	b082      	sub	sp, #8
 8005636:	af00      	add	r7, sp, #0
 8005638:	4603      	mov	r3, r0
 800563a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800563c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005640:	4618      	mov	r0, r3
 8005642:	f7ff ff0d 	bl	8005460 <__NVIC_EnableIRQ>
}
 8005646:	bf00      	nop
 8005648:	3708      	adds	r7, #8
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b082      	sub	sp, #8
 8005652:	af00      	add	r7, sp, #0
 8005654:	4603      	mov	r3, r0
 8005656:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565c:	4618      	mov	r0, r3
 800565e:	f7ff ff1d 	bl	800549c <__NVIC_DisableIRQ>
}
 8005662:	bf00      	nop
 8005664:	3708      	adds	r7, #8
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800566a:	b580      	push	{r7, lr}
 800566c:	b082      	sub	sp, #8
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff ff94 	bl	80055a0 <SysTick_Config>
 8005678:	4603      	mov	r3, r0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3708      	adds	r7, #8
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
	...

08005684 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b086      	sub	sp, #24
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800568c:	2300      	movs	r3, #0
 800568e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005690:	f7ff faa8 	bl	8004be4 <HAL_GetTick>
 8005694:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e099      	b.n	80057d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2202      	movs	r2, #2
 80056a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0201 	bic.w	r2, r2, #1
 80056be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056c0:	e00f      	b.n	80056e2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056c2:	f7ff fa8f 	bl	8004be4 <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	2b05      	cmp	r3, #5
 80056ce:	d908      	bls.n	80056e2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2203      	movs	r2, #3
 80056da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e078      	b.n	80057d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0301 	and.w	r3, r3, #1
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1e8      	bne.n	80056c2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	4b38      	ldr	r3, [pc, #224]	@ (80057dc <HAL_DMA_Init+0x158>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800570e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800571a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005726:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a1b      	ldr	r3, [r3, #32]
 800572c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800572e:	697a      	ldr	r2, [r7, #20]
 8005730:	4313      	orrs	r3, r2
 8005732:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005738:	2b04      	cmp	r3, #4
 800573a:	d107      	bne.n	800574c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005744:	4313      	orrs	r3, r2
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	4313      	orrs	r3, r2
 800574a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f023 0307 	bic.w	r3, r3, #7
 8005762:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005768:	697a      	ldr	r2, [r7, #20]
 800576a:	4313      	orrs	r3, r2
 800576c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005772:	2b04      	cmp	r3, #4
 8005774:	d117      	bne.n	80057a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800577a:	697a      	ldr	r2, [r7, #20]
 800577c:	4313      	orrs	r3, r2
 800577e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00e      	beq.n	80057a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 fb5f 	bl	8005e4c <DMA_CheckFifoParam>
 800578e:	4603      	mov	r3, r0
 8005790:	2b00      	cmp	r3, #0
 8005792:	d008      	beq.n	80057a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2240      	movs	r2, #64	@ 0x40
 8005798:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2201      	movs	r2, #1
 800579e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80057a2:	2301      	movs	r3, #1
 80057a4:	e016      	b.n	80057d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	697a      	ldr	r2, [r7, #20]
 80057ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 fb16 	bl	8005de0 <DMA_CalcBaseAndBitshift>
 80057b4:	4603      	mov	r3, r0
 80057b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057bc:	223f      	movs	r2, #63	@ 0x3f
 80057be:	409a      	lsls	r2, r3
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3718      	adds	r7, #24
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	f010803f 	.word	0xf010803f

080057e0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e050      	b.n	8005894 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d101      	bne.n	8005802 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80057fe:	2302      	movs	r3, #2
 8005800:	e048      	b.n	8005894 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f022 0201 	bic.w	r2, r2, #1
 8005810:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2200      	movs	r2, #0
 8005818:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2200      	movs	r2, #0
 8005820:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2200      	movs	r2, #0
 8005828:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2200      	movs	r2, #0
 8005830:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	2200      	movs	r2, #0
 8005838:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2221      	movs	r2, #33	@ 0x21
 8005840:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 facc 	bl	8005de0 <DMA_CalcBaseAndBitshift>
 8005848:	4603      	mov	r3, r0
 800584a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2200      	movs	r2, #0
 8005862:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2200      	movs	r2, #0
 8005868:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005874:	223f      	movs	r2, #63	@ 0x3f
 8005876:	409a      	lsls	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b086      	sub	sp, #24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
 80058a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d101      	bne.n	80058c2 <HAL_DMA_Start_IT+0x26>
 80058be:	2302      	movs	r3, #2
 80058c0:	e040      	b.n	8005944 <HAL_DMA_Start_IT+0xa8>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d12f      	bne.n	8005936 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2202      	movs	r2, #2
 80058da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 fa4a 	bl	8005d84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058f4:	223f      	movs	r2, #63	@ 0x3f
 80058f6:	409a      	lsls	r2, r3
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f042 0216 	orr.w	r2, r2, #22
 800590a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005910:	2b00      	cmp	r3, #0
 8005912:	d007      	beq.n	8005924 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0208 	orr.w	r2, r2, #8
 8005922:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f042 0201 	orr.w	r2, r2, #1
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	e005      	b.n	8005942 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800593e:	2302      	movs	r3, #2
 8005940:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005942:	7dfb      	ldrb	r3, [r7, #23]
}
 8005944:	4618      	mov	r0, r3
 8005946:	3718      	adds	r7, #24
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005958:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800595a:	f7ff f943 	bl	8004be4 <HAL_GetTick>
 800595e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b02      	cmp	r3, #2
 800596a:	d008      	beq.n	800597e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2280      	movs	r2, #128	@ 0x80
 8005970:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e052      	b.n	8005a24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0216 	bic.w	r2, r2, #22
 800598c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695a      	ldr	r2, [r3, #20]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800599c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d103      	bne.n	80059ae <HAL_DMA_Abort+0x62>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d007      	beq.n	80059be <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f022 0208 	bic.w	r2, r2, #8
 80059bc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 0201 	bic.w	r2, r2, #1
 80059cc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059ce:	e013      	b.n	80059f8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059d0:	f7ff f908 	bl	8004be4 <HAL_GetTick>
 80059d4:	4602      	mov	r2, r0
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	2b05      	cmp	r3, #5
 80059dc:	d90c      	bls.n	80059f8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2220      	movs	r2, #32
 80059e2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2203      	movs	r2, #3
 80059e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80059f4:	2303      	movs	r3, #3
 80059f6:	e015      	b.n	8005a24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d1e4      	bne.n	80059d0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a0a:	223f      	movs	r2, #63	@ 0x3f
 8005a0c:	409a      	lsls	r2, r3
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d004      	beq.n	8005a4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2280      	movs	r2, #128	@ 0x80
 8005a44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e00c      	b.n	8005a64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2205      	movs	r2, #5
 8005a4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f022 0201 	bic.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	370c      	adds	r7, #12
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005a7c:	4b8e      	ldr	r3, [pc, #568]	@ (8005cb8 <HAL_DMA_IRQHandler+0x248>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a8e      	ldr	r2, [pc, #568]	@ (8005cbc <HAL_DMA_IRQHandler+0x24c>)
 8005a82:	fba2 2303 	umull	r2, r3, r2, r3
 8005a86:	0a9b      	lsrs	r3, r3, #10
 8005a88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a9a:	2208      	movs	r2, #8
 8005a9c:	409a      	lsls	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d01a      	beq.n	8005adc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0304 	and.w	r3, r3, #4
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d013      	beq.n	8005adc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f022 0204 	bic.w	r2, r2, #4
 8005ac2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac8:	2208      	movs	r2, #8
 8005aca:	409a      	lsls	r2, r3
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad4:	f043 0201 	orr.w	r2, r3, #1
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	409a      	lsls	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d012      	beq.n	8005b12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00b      	beq.n	8005b12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005afe:	2201      	movs	r2, #1
 8005b00:	409a      	lsls	r2, r3
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b0a:	f043 0202 	orr.w	r2, r3, #2
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b16:	2204      	movs	r2, #4
 8005b18:	409a      	lsls	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d012      	beq.n	8005b48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00b      	beq.n	8005b48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b34:	2204      	movs	r2, #4
 8005b36:	409a      	lsls	r2, r3
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b40:	f043 0204 	orr.w	r2, r3, #4
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b4c:	2210      	movs	r2, #16
 8005b4e:	409a      	lsls	r2, r3
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4013      	ands	r3, r2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d043      	beq.n	8005be0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0308 	and.w	r3, r3, #8
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d03c      	beq.n	8005be0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b6a:	2210      	movs	r2, #16
 8005b6c:	409a      	lsls	r2, r3
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d018      	beq.n	8005bb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d108      	bne.n	8005ba0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d024      	beq.n	8005be0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	4798      	blx	r3
 8005b9e:	e01f      	b.n	8005be0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d01b      	beq.n	8005be0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	4798      	blx	r3
 8005bb0:	e016      	b.n	8005be0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d107      	bne.n	8005bd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f022 0208 	bic.w	r2, r2, #8
 8005bce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d003      	beq.n	8005be0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005be4:	2220      	movs	r2, #32
 8005be6:	409a      	lsls	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	4013      	ands	r3, r2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f000 808f 	beq.w	8005d10 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0310 	and.w	r3, r3, #16
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f000 8087 	beq.w	8005d10 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c06:	2220      	movs	r2, #32
 8005c08:	409a      	lsls	r2, r3
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b05      	cmp	r3, #5
 8005c18:	d136      	bne.n	8005c88 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f022 0216 	bic.w	r2, r2, #22
 8005c28:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	695a      	ldr	r2, [r3, #20]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c38:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d103      	bne.n	8005c4a <HAL_DMA_IRQHandler+0x1da>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d007      	beq.n	8005c5a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f022 0208 	bic.w	r2, r2, #8
 8005c58:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c5e:	223f      	movs	r2, #63	@ 0x3f
 8005c60:	409a      	lsls	r2, r3
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d07e      	beq.n	8005d7c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	4798      	blx	r3
        }
        return;
 8005c86:	e079      	b.n	8005d7c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d01d      	beq.n	8005cd2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d10d      	bne.n	8005cc0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d031      	beq.n	8005d10 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	4798      	blx	r3
 8005cb4:	e02c      	b.n	8005d10 <HAL_DMA_IRQHandler+0x2a0>
 8005cb6:	bf00      	nop
 8005cb8:	20000004 	.word	0x20000004
 8005cbc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d023      	beq.n	8005d10 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	4798      	blx	r3
 8005cd0:	e01e      	b.n	8005d10 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10f      	bne.n	8005d00 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f022 0210 	bic.w	r2, r2, #16
 8005cee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d003      	beq.n	8005d10 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d032      	beq.n	8005d7e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d1c:	f003 0301 	and.w	r3, r3, #1
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d022      	beq.n	8005d6a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2205      	movs	r2, #5
 8005d28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 0201 	bic.w	r2, r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	3301      	adds	r3, #1
 8005d40:	60bb      	str	r3, [r7, #8]
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d307      	bcc.n	8005d58 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1f2      	bne.n	8005d3c <HAL_DMA_IRQHandler+0x2cc>
 8005d56:	e000      	b.n	8005d5a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005d58:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	4798      	blx	r3
 8005d7a:	e000      	b.n	8005d7e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005d7c:	bf00      	nop
    }
  }
}
 8005d7e:	3718      	adds	r7, #24
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005da0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	2b40      	cmp	r3, #64	@ 0x40
 8005db0:	d108      	bne.n	8005dc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68ba      	ldr	r2, [r7, #8]
 8005dc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005dc2:	e007      	b.n	8005dd4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	60da      	str	r2, [r3, #12]
}
 8005dd4:	bf00      	nop
 8005dd6:	3714      	adds	r7, #20
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	3b10      	subs	r3, #16
 8005df0:	4a14      	ldr	r2, [pc, #80]	@ (8005e44 <DMA_CalcBaseAndBitshift+0x64>)
 8005df2:	fba2 2303 	umull	r2, r3, r2, r3
 8005df6:	091b      	lsrs	r3, r3, #4
 8005df8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005dfa:	4a13      	ldr	r2, [pc, #76]	@ (8005e48 <DMA_CalcBaseAndBitshift+0x68>)
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4413      	add	r3, r2
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	d909      	bls.n	8005e22 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005e16:	f023 0303 	bic.w	r3, r3, #3
 8005e1a:	1d1a      	adds	r2, r3, #4
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e20:	e007      	b.n	8005e32 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005e2a:	f023 0303 	bic.w	r3, r3, #3
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3714      	adds	r7, #20
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	aaaaaaab 	.word	0xaaaaaaab
 8005e48:	080132f0 	.word	0x080132f0

08005e4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e54:	2300      	movs	r3, #0
 8005e56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d11f      	bne.n	8005ea6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2b03      	cmp	r3, #3
 8005e6a:	d856      	bhi.n	8005f1a <DMA_CheckFifoParam+0xce>
 8005e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8005e74 <DMA_CheckFifoParam+0x28>)
 8005e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e72:	bf00      	nop
 8005e74:	08005e85 	.word	0x08005e85
 8005e78:	08005e97 	.word	0x08005e97
 8005e7c:	08005e85 	.word	0x08005e85
 8005e80:	08005f1b 	.word	0x08005f1b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d046      	beq.n	8005f1e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e94:	e043      	b.n	8005f1e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005e9e:	d140      	bne.n	8005f22 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ea4:	e03d      	b.n	8005f22 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eae:	d121      	bne.n	8005ef4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	2b03      	cmp	r3, #3
 8005eb4:	d837      	bhi.n	8005f26 <DMA_CheckFifoParam+0xda>
 8005eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ebc <DMA_CheckFifoParam+0x70>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005ecd 	.word	0x08005ecd
 8005ec0:	08005ed3 	.word	0x08005ed3
 8005ec4:	08005ecd 	.word	0x08005ecd
 8005ec8:	08005ee5 	.word	0x08005ee5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	73fb      	strb	r3, [r7, #15]
      break;
 8005ed0:	e030      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ed6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d025      	beq.n	8005f2a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ee2:	e022      	b.n	8005f2a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005eec:	d11f      	bne.n	8005f2e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005ef2:	e01c      	b.n	8005f2e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d903      	bls.n	8005f02 <DMA_CheckFifoParam+0xb6>
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2b03      	cmp	r3, #3
 8005efe:	d003      	beq.n	8005f08 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005f00:	e018      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	73fb      	strb	r3, [r7, #15]
      break;
 8005f06:	e015      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00e      	beq.n	8005f32 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	73fb      	strb	r3, [r7, #15]
      break;
 8005f18:	e00b      	b.n	8005f32 <DMA_CheckFifoParam+0xe6>
      break;
 8005f1a:	bf00      	nop
 8005f1c:	e00a      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      break;
 8005f1e:	bf00      	nop
 8005f20:	e008      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      break;
 8005f22:	bf00      	nop
 8005f24:	e006      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      break;
 8005f26:	bf00      	nop
 8005f28:	e004      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      break;
 8005f2a:	bf00      	nop
 8005f2c:	e002      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      break;   
 8005f2e:	bf00      	nop
 8005f30:	e000      	b.n	8005f34 <DMA_CheckFifoParam+0xe8>
      break;
 8005f32:	bf00      	nop
    }
  } 
  
  return status; 
 8005f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3714      	adds	r7, #20
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop

08005f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b089      	sub	sp, #36	@ 0x24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f52:	2300      	movs	r3, #0
 8005f54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f56:	2300      	movs	r3, #0
 8005f58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	61fb      	str	r3, [r7, #28]
 8005f5e:	e165      	b.n	800622c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f60:	2201      	movs	r2, #1
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	fa02 f303 	lsl.w	r3, r2, r3
 8005f68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	4013      	ands	r3, r2
 8005f72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f74:	693a      	ldr	r2, [r7, #16]
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	f040 8154 	bne.w	8006226 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	f003 0303 	and.w	r3, r3, #3
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d005      	beq.n	8005f96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d130      	bne.n	8005ff8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	005b      	lsls	r3, r3, #1
 8005fa0:	2203      	movs	r2, #3
 8005fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa6:	43db      	mvns	r3, r3
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	4013      	ands	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	68da      	ldr	r2, [r3, #12]
 8005fb2:	69fb      	ldr	r3, [r7, #28]
 8005fb4:	005b      	lsls	r3, r3, #1
 8005fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fba:	69ba      	ldr	r2, [r7, #24]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005fcc:	2201      	movs	r2, #1
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd4:	43db      	mvns	r3, r3
 8005fd6:	69ba      	ldr	r2, [r7, #24]
 8005fd8:	4013      	ands	r3, r2
 8005fda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	091b      	lsrs	r3, r3, #4
 8005fe2:	f003 0201 	and.w	r2, r3, #1
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	69ba      	ldr	r2, [r7, #24]
 8005ff6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f003 0303 	and.w	r3, r3, #3
 8006000:	2b03      	cmp	r3, #3
 8006002:	d017      	beq.n	8006034 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	005b      	lsls	r3, r3, #1
 800600e:	2203      	movs	r2, #3
 8006010:	fa02 f303 	lsl.w	r3, r2, r3
 8006014:	43db      	mvns	r3, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	4013      	ands	r3, r2
 800601a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	689a      	ldr	r2, [r3, #8]
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	005b      	lsls	r3, r3, #1
 8006024:	fa02 f303 	lsl.w	r3, r2, r3
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	4313      	orrs	r3, r2
 800602c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f003 0303 	and.w	r3, r3, #3
 800603c:	2b02      	cmp	r3, #2
 800603e:	d123      	bne.n	8006088 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	08da      	lsrs	r2, r3, #3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	3208      	adds	r2, #8
 8006048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800604c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	f003 0307 	and.w	r3, r3, #7
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	220f      	movs	r2, #15
 8006058:	fa02 f303 	lsl.w	r3, r2, r3
 800605c:	43db      	mvns	r3, r3
 800605e:	69ba      	ldr	r2, [r7, #24]
 8006060:	4013      	ands	r3, r2
 8006062:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	691a      	ldr	r2, [r3, #16]
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	f003 0307 	and.w	r3, r3, #7
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	fa02 f303 	lsl.w	r3, r2, r3
 8006074:	69ba      	ldr	r2, [r7, #24]
 8006076:	4313      	orrs	r3, r2
 8006078:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	08da      	lsrs	r2, r3, #3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	3208      	adds	r2, #8
 8006082:	69b9      	ldr	r1, [r7, #24]
 8006084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	005b      	lsls	r3, r3, #1
 8006092:	2203      	movs	r2, #3
 8006094:	fa02 f303 	lsl.w	r3, r2, r3
 8006098:	43db      	mvns	r3, r3
 800609a:	69ba      	ldr	r2, [r7, #24]
 800609c:	4013      	ands	r3, r2
 800609e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f003 0203 	and.w	r2, r3, #3
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	005b      	lsls	r3, r3, #1
 80060ac:	fa02 f303 	lsl.w	r3, r2, r3
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	69ba      	ldr	r2, [r7, #24]
 80060ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f000 80ae 	beq.w	8006226 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060ca:	2300      	movs	r3, #0
 80060cc:	60fb      	str	r3, [r7, #12]
 80060ce:	4b5d      	ldr	r3, [pc, #372]	@ (8006244 <HAL_GPIO_Init+0x300>)
 80060d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d2:	4a5c      	ldr	r2, [pc, #368]	@ (8006244 <HAL_GPIO_Init+0x300>)
 80060d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80060d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80060da:	4b5a      	ldr	r3, [pc, #360]	@ (8006244 <HAL_GPIO_Init+0x300>)
 80060dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060e2:	60fb      	str	r3, [r7, #12]
 80060e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060e6:	4a58      	ldr	r2, [pc, #352]	@ (8006248 <HAL_GPIO_Init+0x304>)
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	089b      	lsrs	r3, r3, #2
 80060ec:	3302      	adds	r3, #2
 80060ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	f003 0303 	and.w	r3, r3, #3
 80060fa:	009b      	lsls	r3, r3, #2
 80060fc:	220f      	movs	r2, #15
 80060fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006102:	43db      	mvns	r3, r3
 8006104:	69ba      	ldr	r2, [r7, #24]
 8006106:	4013      	ands	r3, r2
 8006108:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a4f      	ldr	r2, [pc, #316]	@ (800624c <HAL_GPIO_Init+0x308>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d025      	beq.n	800615e <HAL_GPIO_Init+0x21a>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a4e      	ldr	r2, [pc, #312]	@ (8006250 <HAL_GPIO_Init+0x30c>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d01f      	beq.n	800615a <HAL_GPIO_Init+0x216>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a4d      	ldr	r2, [pc, #308]	@ (8006254 <HAL_GPIO_Init+0x310>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d019      	beq.n	8006156 <HAL_GPIO_Init+0x212>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a4c      	ldr	r2, [pc, #304]	@ (8006258 <HAL_GPIO_Init+0x314>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d013      	beq.n	8006152 <HAL_GPIO_Init+0x20e>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a4b      	ldr	r2, [pc, #300]	@ (800625c <HAL_GPIO_Init+0x318>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00d      	beq.n	800614e <HAL_GPIO_Init+0x20a>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a4a      	ldr	r2, [pc, #296]	@ (8006260 <HAL_GPIO_Init+0x31c>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d007      	beq.n	800614a <HAL_GPIO_Init+0x206>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a49      	ldr	r2, [pc, #292]	@ (8006264 <HAL_GPIO_Init+0x320>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d101      	bne.n	8006146 <HAL_GPIO_Init+0x202>
 8006142:	2306      	movs	r3, #6
 8006144:	e00c      	b.n	8006160 <HAL_GPIO_Init+0x21c>
 8006146:	2307      	movs	r3, #7
 8006148:	e00a      	b.n	8006160 <HAL_GPIO_Init+0x21c>
 800614a:	2305      	movs	r3, #5
 800614c:	e008      	b.n	8006160 <HAL_GPIO_Init+0x21c>
 800614e:	2304      	movs	r3, #4
 8006150:	e006      	b.n	8006160 <HAL_GPIO_Init+0x21c>
 8006152:	2303      	movs	r3, #3
 8006154:	e004      	b.n	8006160 <HAL_GPIO_Init+0x21c>
 8006156:	2302      	movs	r3, #2
 8006158:	e002      	b.n	8006160 <HAL_GPIO_Init+0x21c>
 800615a:	2301      	movs	r3, #1
 800615c:	e000      	b.n	8006160 <HAL_GPIO_Init+0x21c>
 800615e:	2300      	movs	r3, #0
 8006160:	69fa      	ldr	r2, [r7, #28]
 8006162:	f002 0203 	and.w	r2, r2, #3
 8006166:	0092      	lsls	r2, r2, #2
 8006168:	4093      	lsls	r3, r2
 800616a:	69ba      	ldr	r2, [r7, #24]
 800616c:	4313      	orrs	r3, r2
 800616e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006170:	4935      	ldr	r1, [pc, #212]	@ (8006248 <HAL_GPIO_Init+0x304>)
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	089b      	lsrs	r3, r3, #2
 8006176:	3302      	adds	r3, #2
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800617e:	4b3a      	ldr	r3, [pc, #232]	@ (8006268 <HAL_GPIO_Init+0x324>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	43db      	mvns	r3, r3
 8006188:	69ba      	ldr	r2, [r7, #24]
 800618a:	4013      	ands	r3, r2
 800618c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006196:	2b00      	cmp	r3, #0
 8006198:	d003      	beq.n	80061a2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800619a:	69ba      	ldr	r2, [r7, #24]
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	4313      	orrs	r3, r2
 80061a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061a2:	4a31      	ldr	r2, [pc, #196]	@ (8006268 <HAL_GPIO_Init+0x324>)
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061a8:	4b2f      	ldr	r3, [pc, #188]	@ (8006268 <HAL_GPIO_Init+0x324>)
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	43db      	mvns	r3, r3
 80061b2:	69ba      	ldr	r2, [r7, #24]
 80061b4:	4013      	ands	r3, r2
 80061b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d003      	beq.n	80061cc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80061c4:	69ba      	ldr	r2, [r7, #24]
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061cc:	4a26      	ldr	r2, [pc, #152]	@ (8006268 <HAL_GPIO_Init+0x324>)
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80061d2:	4b25      	ldr	r3, [pc, #148]	@ (8006268 <HAL_GPIO_Init+0x324>)
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	43db      	mvns	r3, r3
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	4013      	ands	r3, r2
 80061e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d003      	beq.n	80061f6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80061f6:	4a1c      	ldr	r2, [pc, #112]	@ (8006268 <HAL_GPIO_Init+0x324>)
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80061fc:	4b1a      	ldr	r3, [pc, #104]	@ (8006268 <HAL_GPIO_Init+0x324>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	43db      	mvns	r3, r3
 8006206:	69ba      	ldr	r2, [r7, #24]
 8006208:	4013      	ands	r3, r2
 800620a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006214:	2b00      	cmp	r3, #0
 8006216:	d003      	beq.n	8006220 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	4313      	orrs	r3, r2
 800621e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006220:	4a11      	ldr	r2, [pc, #68]	@ (8006268 <HAL_GPIO_Init+0x324>)
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	3301      	adds	r3, #1
 800622a:	61fb      	str	r3, [r7, #28]
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	2b0f      	cmp	r3, #15
 8006230:	f67f ae96 	bls.w	8005f60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006234:	bf00      	nop
 8006236:	bf00      	nop
 8006238:	3724      	adds	r7, #36	@ 0x24
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr
 8006242:	bf00      	nop
 8006244:	40023800 	.word	0x40023800
 8006248:	40013800 	.word	0x40013800
 800624c:	40020000 	.word	0x40020000
 8006250:	40020400 	.word	0x40020400
 8006254:	40020800 	.word	0x40020800
 8006258:	40020c00 	.word	0x40020c00
 800625c:	40021000 	.word	0x40021000
 8006260:	40021400 	.word	0x40021400
 8006264:	40021800 	.word	0x40021800
 8006268:	40013c00 	.word	0x40013c00

0800626c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006276:	2300      	movs	r3, #0
 8006278:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800627a:	2300      	movs	r3, #0
 800627c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800627e:	2300      	movs	r3, #0
 8006280:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006282:	2300      	movs	r3, #0
 8006284:	617b      	str	r3, [r7, #20]
 8006286:	e0c7      	b.n	8006418 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006288:	2201      	movs	r2, #1
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	fa02 f303 	lsl.w	r3, r2, r3
 8006290:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006292:	683a      	ldr	r2, [r7, #0]
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	4013      	ands	r3, r2
 8006298:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	429a      	cmp	r2, r3
 80062a0:	f040 80b7 	bne.w	8006412 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80062a4:	4a62      	ldr	r2, [pc, #392]	@ (8006430 <HAL_GPIO_DeInit+0x1c4>)
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	089b      	lsrs	r3, r3, #2
 80062aa:	3302      	adds	r3, #2
 80062ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f003 0303 	and.w	r3, r3, #3
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	220f      	movs	r2, #15
 80062bc:	fa02 f303 	lsl.w	r3, r2, r3
 80062c0:	68ba      	ldr	r2, [r7, #8]
 80062c2:	4013      	ands	r3, r2
 80062c4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a5a      	ldr	r2, [pc, #360]	@ (8006434 <HAL_GPIO_DeInit+0x1c8>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d025      	beq.n	800631a <HAL_GPIO_DeInit+0xae>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a59      	ldr	r2, [pc, #356]	@ (8006438 <HAL_GPIO_DeInit+0x1cc>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d01f      	beq.n	8006316 <HAL_GPIO_DeInit+0xaa>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a58      	ldr	r2, [pc, #352]	@ (800643c <HAL_GPIO_DeInit+0x1d0>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d019      	beq.n	8006312 <HAL_GPIO_DeInit+0xa6>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a57      	ldr	r2, [pc, #348]	@ (8006440 <HAL_GPIO_DeInit+0x1d4>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d013      	beq.n	800630e <HAL_GPIO_DeInit+0xa2>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a56      	ldr	r2, [pc, #344]	@ (8006444 <HAL_GPIO_DeInit+0x1d8>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d00d      	beq.n	800630a <HAL_GPIO_DeInit+0x9e>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a55      	ldr	r2, [pc, #340]	@ (8006448 <HAL_GPIO_DeInit+0x1dc>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d007      	beq.n	8006306 <HAL_GPIO_DeInit+0x9a>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	4a54      	ldr	r2, [pc, #336]	@ (800644c <HAL_GPIO_DeInit+0x1e0>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d101      	bne.n	8006302 <HAL_GPIO_DeInit+0x96>
 80062fe:	2306      	movs	r3, #6
 8006300:	e00c      	b.n	800631c <HAL_GPIO_DeInit+0xb0>
 8006302:	2307      	movs	r3, #7
 8006304:	e00a      	b.n	800631c <HAL_GPIO_DeInit+0xb0>
 8006306:	2305      	movs	r3, #5
 8006308:	e008      	b.n	800631c <HAL_GPIO_DeInit+0xb0>
 800630a:	2304      	movs	r3, #4
 800630c:	e006      	b.n	800631c <HAL_GPIO_DeInit+0xb0>
 800630e:	2303      	movs	r3, #3
 8006310:	e004      	b.n	800631c <HAL_GPIO_DeInit+0xb0>
 8006312:	2302      	movs	r3, #2
 8006314:	e002      	b.n	800631c <HAL_GPIO_DeInit+0xb0>
 8006316:	2301      	movs	r3, #1
 8006318:	e000      	b.n	800631c <HAL_GPIO_DeInit+0xb0>
 800631a:	2300      	movs	r3, #0
 800631c:	697a      	ldr	r2, [r7, #20]
 800631e:	f002 0203 	and.w	r2, r2, #3
 8006322:	0092      	lsls	r2, r2, #2
 8006324:	4093      	lsls	r3, r2
 8006326:	68ba      	ldr	r2, [r7, #8]
 8006328:	429a      	cmp	r2, r3
 800632a:	d132      	bne.n	8006392 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800632c:	4b48      	ldr	r3, [pc, #288]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	43db      	mvns	r3, r3
 8006334:	4946      	ldr	r1, [pc, #280]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 8006336:	4013      	ands	r3, r2
 8006338:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800633a:	4b45      	ldr	r3, [pc, #276]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 800633c:	685a      	ldr	r2, [r3, #4]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	43db      	mvns	r3, r3
 8006342:	4943      	ldr	r1, [pc, #268]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 8006344:	4013      	ands	r3, r2
 8006346:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006348:	4b41      	ldr	r3, [pc, #260]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	43db      	mvns	r3, r3
 8006350:	493f      	ldr	r1, [pc, #252]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 8006352:	4013      	ands	r3, r2
 8006354:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006356:	4b3e      	ldr	r3, [pc, #248]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 8006358:	689a      	ldr	r2, [r3, #8]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	43db      	mvns	r3, r3
 800635e:	493c      	ldr	r1, [pc, #240]	@ (8006450 <HAL_GPIO_DeInit+0x1e4>)
 8006360:	4013      	ands	r3, r2
 8006362:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	220f      	movs	r2, #15
 800636e:	fa02 f303 	lsl.w	r3, r2, r3
 8006372:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006374:	4a2e      	ldr	r2, [pc, #184]	@ (8006430 <HAL_GPIO_DeInit+0x1c4>)
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	089b      	lsrs	r3, r3, #2
 800637a:	3302      	adds	r3, #2
 800637c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	43da      	mvns	r2, r3
 8006384:	482a      	ldr	r0, [pc, #168]	@ (8006430 <HAL_GPIO_DeInit+0x1c4>)
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	089b      	lsrs	r3, r3, #2
 800638a:	400a      	ands	r2, r1
 800638c:	3302      	adds	r3, #2
 800638e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	2103      	movs	r1, #3
 800639c:	fa01 f303 	lsl.w	r3, r1, r3
 80063a0:	43db      	mvns	r3, r3
 80063a2:	401a      	ands	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	08da      	lsrs	r2, r3, #3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	3208      	adds	r2, #8
 80063b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	f003 0307 	and.w	r3, r3, #7
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	220f      	movs	r2, #15
 80063be:	fa02 f303 	lsl.w	r3, r2, r3
 80063c2:	43db      	mvns	r3, r3
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	08d2      	lsrs	r2, r2, #3
 80063c8:	4019      	ands	r1, r3
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	3208      	adds	r2, #8
 80063ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	68da      	ldr	r2, [r3, #12]
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	005b      	lsls	r3, r3, #1
 80063da:	2103      	movs	r1, #3
 80063dc:	fa01 f303 	lsl.w	r3, r1, r3
 80063e0:	43db      	mvns	r3, r3
 80063e2:	401a      	ands	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	2101      	movs	r1, #1
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	fa01 f303 	lsl.w	r3, r1, r3
 80063f4:	43db      	mvns	r3, r3
 80063f6:	401a      	ands	r2, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	689a      	ldr	r2, [r3, #8]
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	005b      	lsls	r3, r3, #1
 8006404:	2103      	movs	r1, #3
 8006406:	fa01 f303 	lsl.w	r3, r1, r3
 800640a:	43db      	mvns	r3, r3
 800640c:	401a      	ands	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	3301      	adds	r3, #1
 8006416:	617b      	str	r3, [r7, #20]
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	2b0f      	cmp	r3, #15
 800641c:	f67f af34 	bls.w	8006288 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006420:	bf00      	nop
 8006422:	bf00      	nop
 8006424:	371c      	adds	r7, #28
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	40013800 	.word	0x40013800
 8006434:	40020000 	.word	0x40020000
 8006438:	40020400 	.word	0x40020400
 800643c:	40020800 	.word	0x40020800
 8006440:	40020c00 	.word	0x40020c00
 8006444:	40021000 	.word	0x40021000
 8006448:	40021400 	.word	0x40021400
 800644c:	40021800 	.word	0x40021800
 8006450:	40013c00 	.word	0x40013c00

08006454 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	460b      	mov	r3, r1
 800645e:	807b      	strh	r3, [r7, #2]
 8006460:	4613      	mov	r3, r2
 8006462:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006464:	787b      	ldrb	r3, [r7, #1]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d003      	beq.n	8006472 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800646a:	887a      	ldrh	r2, [r7, #2]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006470:	e003      	b.n	800647a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006472:	887b      	ldrh	r3, [r7, #2]
 8006474:	041a      	lsls	r2, r3, #16
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	619a      	str	r2, [r3, #24]
}
 800647a:	bf00      	nop
 800647c:	370c      	adds	r7, #12
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr
	...

08006488 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b082      	sub	sp, #8
 800648c:	af00      	add	r7, sp, #0
 800648e:	4603      	mov	r3, r0
 8006490:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006492:	4b08      	ldr	r3, [pc, #32]	@ (80064b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006494:	695a      	ldr	r2, [r3, #20]
 8006496:	88fb      	ldrh	r3, [r7, #6]
 8006498:	4013      	ands	r3, r2
 800649a:	2b00      	cmp	r3, #0
 800649c:	d006      	beq.n	80064ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800649e:	4a05      	ldr	r2, [pc, #20]	@ (80064b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064a0:	88fb      	ldrh	r3, [r7, #6]
 80064a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80064a4:	88fb      	ldrh	r3, [r7, #6]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f7fc f8b2 	bl	8002610 <HAL_GPIO_EXTI_Callback>
  }
}
 80064ac:	bf00      	nop
 80064ae:	3708      	adds	r7, #8
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}
 80064b4:	40013c00 	.word	0x40013c00

080064b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e12b      	b.n	8006722 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d106      	bne.n	80064e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7fb fcc4 	bl	8001e6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2224      	movs	r2, #36	@ 0x24
 80064e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f022 0201 	bic.w	r2, r2, #1
 80064fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800650a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800651a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800651c:	f001 f99c 	bl	8007858 <HAL_RCC_GetPCLK1Freq>
 8006520:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	4a81      	ldr	r2, [pc, #516]	@ (800672c <HAL_I2C_Init+0x274>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d807      	bhi.n	800653c <HAL_I2C_Init+0x84>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4a80      	ldr	r2, [pc, #512]	@ (8006730 <HAL_I2C_Init+0x278>)
 8006530:	4293      	cmp	r3, r2
 8006532:	bf94      	ite	ls
 8006534:	2301      	movls	r3, #1
 8006536:	2300      	movhi	r3, #0
 8006538:	b2db      	uxtb	r3, r3
 800653a:	e006      	b.n	800654a <HAL_I2C_Init+0x92>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4a7d      	ldr	r2, [pc, #500]	@ (8006734 <HAL_I2C_Init+0x27c>)
 8006540:	4293      	cmp	r3, r2
 8006542:	bf94      	ite	ls
 8006544:	2301      	movls	r3, #1
 8006546:	2300      	movhi	r3, #0
 8006548:	b2db      	uxtb	r3, r3
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	e0e7      	b.n	8006722 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	4a78      	ldr	r2, [pc, #480]	@ (8006738 <HAL_I2C_Init+0x280>)
 8006556:	fba2 2303 	umull	r2, r3, r2, r3
 800655a:	0c9b      	lsrs	r3, r3, #18
 800655c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68ba      	ldr	r2, [r7, #8]
 800656e:	430a      	orrs	r2, r1
 8006570:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	4a6a      	ldr	r2, [pc, #424]	@ (800672c <HAL_I2C_Init+0x274>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d802      	bhi.n	800658c <HAL_I2C_Init+0xd4>
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	3301      	adds	r3, #1
 800658a:	e009      	b.n	80065a0 <HAL_I2C_Init+0xe8>
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006592:	fb02 f303 	mul.w	r3, r2, r3
 8006596:	4a69      	ldr	r2, [pc, #420]	@ (800673c <HAL_I2C_Init+0x284>)
 8006598:	fba2 2303 	umull	r2, r3, r2, r3
 800659c:	099b      	lsrs	r3, r3, #6
 800659e:	3301      	adds	r3, #1
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	6812      	ldr	r2, [r2, #0]
 80065a4:	430b      	orrs	r3, r1
 80065a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80065b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	495c      	ldr	r1, [pc, #368]	@ (800672c <HAL_I2C_Init+0x274>)
 80065bc:	428b      	cmp	r3, r1
 80065be:	d819      	bhi.n	80065f4 <HAL_I2C_Init+0x13c>
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	1e59      	subs	r1, r3, #1
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80065ce:	1c59      	adds	r1, r3, #1
 80065d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80065d4:	400b      	ands	r3, r1
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <HAL_I2C_Init+0x138>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	1e59      	subs	r1, r3, #1
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80065e8:	3301      	adds	r3, #1
 80065ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065ee:	e051      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 80065f0:	2304      	movs	r3, #4
 80065f2:	e04f      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d111      	bne.n	8006620 <HAL_I2C_Init+0x168>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	1e58      	subs	r0, r3, #1
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6859      	ldr	r1, [r3, #4]
 8006604:	460b      	mov	r3, r1
 8006606:	005b      	lsls	r3, r3, #1
 8006608:	440b      	add	r3, r1
 800660a:	fbb0 f3f3 	udiv	r3, r0, r3
 800660e:	3301      	adds	r3, #1
 8006610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006614:	2b00      	cmp	r3, #0
 8006616:	bf0c      	ite	eq
 8006618:	2301      	moveq	r3, #1
 800661a:	2300      	movne	r3, #0
 800661c:	b2db      	uxtb	r3, r3
 800661e:	e012      	b.n	8006646 <HAL_I2C_Init+0x18e>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	1e58      	subs	r0, r3, #1
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6859      	ldr	r1, [r3, #4]
 8006628:	460b      	mov	r3, r1
 800662a:	009b      	lsls	r3, r3, #2
 800662c:	440b      	add	r3, r1
 800662e:	0099      	lsls	r1, r3, #2
 8006630:	440b      	add	r3, r1
 8006632:	fbb0 f3f3 	udiv	r3, r0, r3
 8006636:	3301      	adds	r3, #1
 8006638:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800663c:	2b00      	cmp	r3, #0
 800663e:	bf0c      	ite	eq
 8006640:	2301      	moveq	r3, #1
 8006642:	2300      	movne	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <HAL_I2C_Init+0x196>
 800664a:	2301      	movs	r3, #1
 800664c:	e022      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d10e      	bne.n	8006674 <HAL_I2C_Init+0x1bc>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	1e58      	subs	r0, r3, #1
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6859      	ldr	r1, [r3, #4]
 800665e:	460b      	mov	r3, r1
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	440b      	add	r3, r1
 8006664:	fbb0 f3f3 	udiv	r3, r0, r3
 8006668:	3301      	adds	r3, #1
 800666a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800666e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006672:	e00f      	b.n	8006694 <HAL_I2C_Init+0x1dc>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	1e58      	subs	r0, r3, #1
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6859      	ldr	r1, [r3, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	440b      	add	r3, r1
 8006682:	0099      	lsls	r1, r3, #2
 8006684:	440b      	add	r3, r1
 8006686:	fbb0 f3f3 	udiv	r3, r0, r3
 800668a:	3301      	adds	r3, #1
 800668c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006690:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	6809      	ldr	r1, [r1, #0]
 8006698:	4313      	orrs	r3, r2
 800669a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	69da      	ldr	r2, [r3, #28]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	431a      	orrs	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	430a      	orrs	r2, r1
 80066b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80066c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	6911      	ldr	r1, [r2, #16]
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	68d2      	ldr	r2, [r2, #12]
 80066ce:	4311      	orrs	r1, r2
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	6812      	ldr	r2, [r2, #0]
 80066d4:	430b      	orrs	r3, r1
 80066d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	695a      	ldr	r2, [r3, #20]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	431a      	orrs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	430a      	orrs	r2, r1
 80066f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f042 0201 	orr.w	r2, r2, #1
 8006702:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2220      	movs	r2, #32
 800670e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	000186a0 	.word	0x000186a0
 8006730:	001e847f 	.word	0x001e847f
 8006734:	003d08ff 	.word	0x003d08ff
 8006738:	431bde83 	.word	0x431bde83
 800673c:	10624dd3 	.word	0x10624dd3

08006740 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b082      	sub	sp, #8
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d101      	bne.n	8006752 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e021      	b.n	8006796 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2224      	movs	r2, #36	@ 0x24
 8006756:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f022 0201 	bic.w	r2, r2, #1
 8006768:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7fb fc1e 	bl	8001fac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	3708      	adds	r7, #8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
	...

080067a0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b088      	sub	sp, #32
 80067a4:	af02      	add	r7, sp, #8
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	4608      	mov	r0, r1
 80067aa:	4611      	mov	r1, r2
 80067ac:	461a      	mov	r2, r3
 80067ae:	4603      	mov	r3, r0
 80067b0:	817b      	strh	r3, [r7, #10]
 80067b2:	460b      	mov	r3, r1
 80067b4:	813b      	strh	r3, [r7, #8]
 80067b6:	4613      	mov	r3, r2
 80067b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80067ba:	f7fe fa13 	bl	8004be4 <HAL_GetTick>
 80067be:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b20      	cmp	r3, #32
 80067ca:	f040 80d9 	bne.w	8006980 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	9300      	str	r3, [sp, #0]
 80067d2:	2319      	movs	r3, #25
 80067d4:	2201      	movs	r2, #1
 80067d6:	496d      	ldr	r1, [pc, #436]	@ (800698c <HAL_I2C_Mem_Write+0x1ec>)
 80067d8:	68f8      	ldr	r0, [r7, #12]
 80067da:	f000 fc8b 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d001      	beq.n	80067e8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80067e4:	2302      	movs	r3, #2
 80067e6:	e0cc      	b.n	8006982 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d101      	bne.n	80067f6 <HAL_I2C_Mem_Write+0x56>
 80067f2:	2302      	movs	r3, #2
 80067f4:	e0c5      	b.n	8006982 <HAL_I2C_Mem_Write+0x1e2>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2201      	movs	r2, #1
 80067fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b01      	cmp	r3, #1
 800680a:	d007      	beq.n	800681c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0201 	orr.w	r2, r2, #1
 800681a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800682a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2221      	movs	r2, #33	@ 0x21
 8006830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2240      	movs	r2, #64	@ 0x40
 8006838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6a3a      	ldr	r2, [r7, #32]
 8006846:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800684c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006852:	b29a      	uxth	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4a4d      	ldr	r2, [pc, #308]	@ (8006990 <HAL_I2C_Mem_Write+0x1f0>)
 800685c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800685e:	88f8      	ldrh	r0, [r7, #6]
 8006860:	893a      	ldrh	r2, [r7, #8]
 8006862:	8979      	ldrh	r1, [r7, #10]
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	9301      	str	r3, [sp, #4]
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	4603      	mov	r3, r0
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f000 fac2 	bl	8006df8 <I2C_RequestMemoryWrite>
 8006874:	4603      	mov	r3, r0
 8006876:	2b00      	cmp	r3, #0
 8006878:	d052      	beq.n	8006920 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e081      	b.n	8006982 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006882:	68f8      	ldr	r0, [r7, #12]
 8006884:	f000 fd50 	bl	8007328 <I2C_WaitOnTXEFlagUntilTimeout>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00d      	beq.n	80068aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006892:	2b04      	cmp	r3, #4
 8006894:	d107      	bne.n	80068a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e06b      	b.n	8006982 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ae:	781a      	ldrb	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ba:	1c5a      	adds	r2, r3, #1
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068c4:	3b01      	subs	r3, #1
 80068c6:	b29a      	uxth	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	3b01      	subs	r3, #1
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	695b      	ldr	r3, [r3, #20]
 80068e0:	f003 0304 	and.w	r3, r3, #4
 80068e4:	2b04      	cmp	r3, #4
 80068e6:	d11b      	bne.n	8006920 <HAL_I2C_Mem_Write+0x180>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d017      	beq.n	8006920 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f4:	781a      	ldrb	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006900:	1c5a      	adds	r2, r3, #1
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800690a:	3b01      	subs	r3, #1
 800690c:	b29a      	uxth	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006916:	b29b      	uxth	r3, r3
 8006918:	3b01      	subs	r3, #1
 800691a:	b29a      	uxth	r2, r3
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1aa      	bne.n	800687e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f000 fd43 	bl	80073b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00d      	beq.n	8006954 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800693c:	2b04      	cmp	r3, #4
 800693e:	d107      	bne.n	8006950 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800694e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e016      	b.n	8006982 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006962:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2220      	movs	r2, #32
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800697c:	2300      	movs	r3, #0
 800697e:	e000      	b.n	8006982 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006980:	2302      	movs	r3, #2
  }
}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	00100002 	.word	0x00100002
 8006990:	ffff0000 	.word	0xffff0000

08006994 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b08c      	sub	sp, #48	@ 0x30
 8006998:	af02      	add	r7, sp, #8
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	4608      	mov	r0, r1
 800699e:	4611      	mov	r1, r2
 80069a0:	461a      	mov	r2, r3
 80069a2:	4603      	mov	r3, r0
 80069a4:	817b      	strh	r3, [r7, #10]
 80069a6:	460b      	mov	r3, r1
 80069a8:	813b      	strh	r3, [r7, #8]
 80069aa:	4613      	mov	r3, r2
 80069ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80069ae:	f7fe f919 	bl	8004be4 <HAL_GetTick>
 80069b2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	2b20      	cmp	r3, #32
 80069be:	f040 8214 	bne.w	8006dea <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c4:	9300      	str	r3, [sp, #0]
 80069c6:	2319      	movs	r3, #25
 80069c8:	2201      	movs	r2, #1
 80069ca:	497b      	ldr	r1, [pc, #492]	@ (8006bb8 <HAL_I2C_Mem_Read+0x224>)
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 fb91 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80069d8:	2302      	movs	r3, #2
 80069da:	e207      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	d101      	bne.n	80069ea <HAL_I2C_Mem_Read+0x56>
 80069e6:	2302      	movs	r3, #2
 80069e8:	e200      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0301 	and.w	r3, r3, #1
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d007      	beq.n	8006a10 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f042 0201 	orr.w	r2, r2, #1
 8006a0e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a1e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	2222      	movs	r2, #34	@ 0x22
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2240      	movs	r2, #64	@ 0x40
 8006a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	2200      	movs	r2, #0
 8006a34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006a40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8006bbc <HAL_I2C_Mem_Read+0x228>)
 8006a50:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a52:	88f8      	ldrh	r0, [r7, #6]
 8006a54:	893a      	ldrh	r2, [r7, #8]
 8006a56:	8979      	ldrh	r1, [r7, #10]
 8006a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5a:	9301      	str	r3, [sp, #4]
 8006a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a5e:	9300      	str	r3, [sp, #0]
 8006a60:	4603      	mov	r3, r0
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f000 fa5e 	bl	8006f24 <I2C_RequestMemoryRead>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d001      	beq.n	8006a72 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e1bc      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d113      	bne.n	8006aa2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	623b      	str	r3, [r7, #32]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	695b      	ldr	r3, [r3, #20]
 8006a84:	623b      	str	r3, [r7, #32]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	623b      	str	r3, [r7, #32]
 8006a8e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	681a      	ldr	r2, [r3, #0]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a9e:	601a      	str	r2, [r3, #0]
 8006aa0:	e190      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d11b      	bne.n	8006ae2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ab8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006aba:	2300      	movs	r3, #0
 8006abc:	61fb      	str	r3, [r7, #28]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	695b      	ldr	r3, [r3, #20]
 8006ac4:	61fb      	str	r3, [r7, #28]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	61fb      	str	r3, [r7, #28]
 8006ace:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ade:	601a      	str	r2, [r3, #0]
 8006ae0:	e170      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	d11b      	bne.n	8006b22 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006af8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006b08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	61bb      	str	r3, [r7, #24]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	695b      	ldr	r3, [r3, #20]
 8006b14:	61bb      	str	r3, [r7, #24]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	61bb      	str	r3, [r7, #24]
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	e150      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b22:	2300      	movs	r3, #0
 8006b24:	617b      	str	r3, [r7, #20]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	695b      	ldr	r3, [r3, #20]
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	617b      	str	r3, [r7, #20]
 8006b36:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006b38:	e144      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b3e:	2b03      	cmp	r3, #3
 8006b40:	f200 80f1 	bhi.w	8006d26 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d123      	bne.n	8006b94 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b4e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 fc79 	bl	8007448 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d001      	beq.n	8006b60 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e145      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	691a      	ldr	r2, [r3, #16]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6a:	b2d2      	uxtb	r2, r2
 8006b6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b72:	1c5a      	adds	r2, r3, #1
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b7c:	3b01      	subs	r3, #1
 8006b7e:	b29a      	uxth	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	3b01      	subs	r3, #1
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006b92:	e117      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b98:	2b02      	cmp	r3, #2
 8006b9a:	d14e      	bne.n	8006c3a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	4906      	ldr	r1, [pc, #24]	@ (8006bc0 <HAL_I2C_Mem_Read+0x22c>)
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f000 faa4 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d008      	beq.n	8006bc4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e11a      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
 8006bb6:	bf00      	nop
 8006bb8:	00100002 	.word	0x00100002
 8006bbc:	ffff0000 	.word	0xffff0000
 8006bc0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bd2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	691a      	ldr	r2, [r3, #16]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bde:	b2d2      	uxtb	r2, r2
 8006be0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be6:	1c5a      	adds	r2, r3, #1
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	691a      	ldr	r2, [r3, #16]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c10:	b2d2      	uxtb	r2, r2
 8006c12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c18:	1c5a      	adds	r2, r3, #1
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c22:	3b01      	subs	r3, #1
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	3b01      	subs	r3, #1
 8006c32:	b29a      	uxth	r2, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006c38:	e0c4      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c40:	2200      	movs	r2, #0
 8006c42:	496c      	ldr	r1, [pc, #432]	@ (8006df4 <HAL_I2C_Mem_Read+0x460>)
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f000 fa55 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d001      	beq.n	8006c54 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e0cb      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681a      	ldr	r2, [r3, #0]
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	691a      	ldr	r2, [r3, #16]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6e:	b2d2      	uxtb	r2, r2
 8006c70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c76:	1c5a      	adds	r2, r3, #1
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c80:	3b01      	subs	r3, #1
 8006c82:	b29a      	uxth	r2, r3
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	4955      	ldr	r1, [pc, #340]	@ (8006df4 <HAL_I2C_Mem_Read+0x460>)
 8006ca0:	68f8      	ldr	r0, [r7, #12]
 8006ca2:	f000 fa27 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d001      	beq.n	8006cb0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e09d      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	681a      	ldr	r2, [r3, #0]
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cbe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	691a      	ldr	r2, [r3, #16]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cca:	b2d2      	uxtb	r2, r2
 8006ccc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd2:	1c5a      	adds	r2, r3, #1
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	3b01      	subs	r3, #1
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	691a      	ldr	r2, [r3, #16]
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cfc:	b2d2      	uxtb	r2, r2
 8006cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d04:	1c5a      	adds	r2, r3, #1
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d0e:	3b01      	subs	r3, #1
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006d24:	e04e      	b.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d28:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006d2a:	68f8      	ldr	r0, [r7, #12]
 8006d2c:	f000 fb8c 	bl	8007448 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d001      	beq.n	8006d3a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e058      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	691a      	ldr	r2, [r3, #16]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d44:	b2d2      	uxtb	r2, r2
 8006d46:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d4c:	1c5a      	adds	r2, r3, #1
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	3b01      	subs	r3, #1
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	695b      	ldr	r3, [r3, #20]
 8006d72:	f003 0304 	and.w	r3, r3, #4
 8006d76:	2b04      	cmp	r3, #4
 8006d78:	d124      	bne.n	8006dc4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d7e:	2b03      	cmp	r3, #3
 8006d80:	d107      	bne.n	8006d92 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d90:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	691a      	ldr	r2, [r3, #16]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d9c:	b2d2      	uxtb	r2, r2
 8006d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da4:	1c5a      	adds	r2, r3, #1
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f47f aeb6 	bne.w	8006b3a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2220      	movs	r2, #32
 8006dd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006de6:	2300      	movs	r3, #0
 8006de8:	e000      	b.n	8006dec <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006dea:	2302      	movs	r3, #2
  }
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3728      	adds	r7, #40	@ 0x28
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	00010004 	.word	0x00010004

08006df8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b088      	sub	sp, #32
 8006dfc:	af02      	add	r7, sp, #8
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	4608      	mov	r0, r1
 8006e02:	4611      	mov	r1, r2
 8006e04:	461a      	mov	r2, r3
 8006e06:	4603      	mov	r3, r0
 8006e08:	817b      	strh	r3, [r7, #10]
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	813b      	strh	r3, [r7, #8]
 8006e0e:	4613      	mov	r3, r2
 8006e10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681a      	ldr	r2, [r3, #0]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	6a3b      	ldr	r3, [r7, #32]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e2e:	68f8      	ldr	r0, [r7, #12]
 8006e30:	f000 f960 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00d      	beq.n	8006e56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e48:	d103      	bne.n	8006e52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e05f      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e56:	897b      	ldrh	r3, [r7, #10]
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006e64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e68:	6a3a      	ldr	r2, [r7, #32]
 8006e6a:	492d      	ldr	r1, [pc, #180]	@ (8006f20 <I2C_RequestMemoryWrite+0x128>)
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f000 f9bb 	bl	80071e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d001      	beq.n	8006e7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	e04c      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	617b      	str	r3, [r7, #20]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	617b      	str	r3, [r7, #20]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	699b      	ldr	r3, [r3, #24]
 8006e8e:	617b      	str	r3, [r7, #20]
 8006e90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e94:	6a39      	ldr	r1, [r7, #32]
 8006e96:	68f8      	ldr	r0, [r7, #12]
 8006e98:	f000 fa46 	bl	8007328 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00d      	beq.n	8006ebe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea6:	2b04      	cmp	r3, #4
 8006ea8:	d107      	bne.n	8006eba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006eb8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e02b      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ebe:	88fb      	ldrh	r3, [r7, #6]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d105      	bne.n	8006ed0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ec4:	893b      	ldrh	r3, [r7, #8]
 8006ec6:	b2da      	uxtb	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	611a      	str	r2, [r3, #16]
 8006ece:	e021      	b.n	8006f14 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ed0:	893b      	ldrh	r3, [r7, #8]
 8006ed2:	0a1b      	lsrs	r3, r3, #8
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee0:	6a39      	ldr	r1, [r7, #32]
 8006ee2:	68f8      	ldr	r0, [r7, #12]
 8006ee4:	f000 fa20 	bl	8007328 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00d      	beq.n	8006f0a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef2:	2b04      	cmp	r3, #4
 8006ef4:	d107      	bne.n	8006f06 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e005      	b.n	8006f16 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f0a:	893b      	ldrh	r3, [r7, #8]
 8006f0c:	b2da      	uxtb	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3718      	adds	r7, #24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	00010002 	.word	0x00010002

08006f24 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b088      	sub	sp, #32
 8006f28:	af02      	add	r7, sp, #8
 8006f2a:	60f8      	str	r0, [r7, #12]
 8006f2c:	4608      	mov	r0, r1
 8006f2e:	4611      	mov	r1, r2
 8006f30:	461a      	mov	r2, r3
 8006f32:	4603      	mov	r3, r0
 8006f34:	817b      	strh	r3, [r7, #10]
 8006f36:	460b      	mov	r3, r1
 8006f38:	813b      	strh	r3, [r7, #8]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f4c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f6a:	68f8      	ldr	r0, [r7, #12]
 8006f6c:	f000 f8c2 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 8006f70:	4603      	mov	r3, r0
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00d      	beq.n	8006f92 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f84:	d103      	bne.n	8006f8e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006f8e:	2303      	movs	r3, #3
 8006f90:	e0aa      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f92:	897b      	ldrh	r3, [r7, #10]
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	461a      	mov	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006fa0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa4:	6a3a      	ldr	r2, [r7, #32]
 8006fa6:	4952      	ldr	r1, [pc, #328]	@ (80070f0 <I2C_RequestMemoryRead+0x1cc>)
 8006fa8:	68f8      	ldr	r0, [r7, #12]
 8006faa:	f000 f91d 	bl	80071e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d001      	beq.n	8006fb8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e097      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fb8:	2300      	movs	r3, #0
 8006fba:	617b      	str	r3, [r7, #20]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	695b      	ldr	r3, [r3, #20]
 8006fc2:	617b      	str	r3, [r7, #20]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	699b      	ldr	r3, [r3, #24]
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fd0:	6a39      	ldr	r1, [r7, #32]
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f000 f9a8 	bl	8007328 <I2C_WaitOnTXEFlagUntilTimeout>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00d      	beq.n	8006ffa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d107      	bne.n	8006ff6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ff4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e076      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ffa:	88fb      	ldrh	r3, [r7, #6]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d105      	bne.n	800700c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007000:	893b      	ldrh	r3, [r7, #8]
 8007002:	b2da      	uxtb	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	611a      	str	r2, [r3, #16]
 800700a:	e021      	b.n	8007050 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800700c:	893b      	ldrh	r3, [r7, #8]
 800700e:	0a1b      	lsrs	r3, r3, #8
 8007010:	b29b      	uxth	r3, r3
 8007012:	b2da      	uxtb	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800701a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800701c:	6a39      	ldr	r1, [r7, #32]
 800701e:	68f8      	ldr	r0, [r7, #12]
 8007020:	f000 f982 	bl	8007328 <I2C_WaitOnTXEFlagUntilTimeout>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00d      	beq.n	8007046 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702e:	2b04      	cmp	r3, #4
 8007030:	d107      	bne.n	8007042 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007040:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e050      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007046:	893b      	ldrh	r3, [r7, #8]
 8007048:	b2da      	uxtb	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007052:	6a39      	ldr	r1, [r7, #32]
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 f967 	bl	8007328 <I2C_WaitOnTXEFlagUntilTimeout>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00d      	beq.n	800707c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007064:	2b04      	cmp	r3, #4
 8007066:	d107      	bne.n	8007078 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007076:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e035      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800708a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800708c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708e:	9300      	str	r3, [sp, #0]
 8007090:	6a3b      	ldr	r3, [r7, #32]
 8007092:	2200      	movs	r2, #0
 8007094:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f000 f82b 	bl	80070f4 <I2C_WaitOnFlagUntilTimeout>
 800709e:	4603      	mov	r3, r0
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00d      	beq.n	80070c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070b2:	d103      	bne.n	80070bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80070bc:	2303      	movs	r3, #3
 80070be:	e013      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80070c0:	897b      	ldrh	r3, [r7, #10]
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	f043 0301 	orr.w	r3, r3, #1
 80070c8:	b2da      	uxtb	r2, r3
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d2:	6a3a      	ldr	r2, [r7, #32]
 80070d4:	4906      	ldr	r1, [pc, #24]	@ (80070f0 <I2C_RequestMemoryRead+0x1cc>)
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f000 f886 	bl	80071e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070dc:	4603      	mov	r3, r0
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d001      	beq.n	80070e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e000      	b.n	80070e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3718      	adds	r7, #24
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}
 80070f0:	00010002 	.word	0x00010002

080070f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	60f8      	str	r0, [r7, #12]
 80070fc:	60b9      	str	r1, [r7, #8]
 80070fe:	603b      	str	r3, [r7, #0]
 8007100:	4613      	mov	r3, r2
 8007102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007104:	e048      	b.n	8007198 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800710c:	d044      	beq.n	8007198 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800710e:	f7fd fd69 	bl	8004be4 <HAL_GetTick>
 8007112:	4602      	mov	r2, r0
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	683a      	ldr	r2, [r7, #0]
 800711a:	429a      	cmp	r2, r3
 800711c:	d302      	bcc.n	8007124 <I2C_WaitOnFlagUntilTimeout+0x30>
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d139      	bne.n	8007198 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	0c1b      	lsrs	r3, r3, #16
 8007128:	b2db      	uxtb	r3, r3
 800712a:	2b01      	cmp	r3, #1
 800712c:	d10d      	bne.n	800714a <I2C_WaitOnFlagUntilTimeout+0x56>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	695b      	ldr	r3, [r3, #20]
 8007134:	43da      	mvns	r2, r3
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	4013      	ands	r3, r2
 800713a:	b29b      	uxth	r3, r3
 800713c:	2b00      	cmp	r3, #0
 800713e:	bf0c      	ite	eq
 8007140:	2301      	moveq	r3, #1
 8007142:	2300      	movne	r3, #0
 8007144:	b2db      	uxtb	r3, r3
 8007146:	461a      	mov	r2, r3
 8007148:	e00c      	b.n	8007164 <I2C_WaitOnFlagUntilTimeout+0x70>
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	43da      	mvns	r2, r3
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	4013      	ands	r3, r2
 8007156:	b29b      	uxth	r3, r3
 8007158:	2b00      	cmp	r3, #0
 800715a:	bf0c      	ite	eq
 800715c:	2301      	moveq	r3, #1
 800715e:	2300      	movne	r3, #0
 8007160:	b2db      	uxtb	r3, r3
 8007162:	461a      	mov	r2, r3
 8007164:	79fb      	ldrb	r3, [r7, #7]
 8007166:	429a      	cmp	r2, r3
 8007168:	d116      	bne.n	8007198 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2220      	movs	r2, #32
 8007174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007184:	f043 0220 	orr.w	r2, r3, #32
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e023      	b.n	80071e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	0c1b      	lsrs	r3, r3, #16
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d10d      	bne.n	80071be <I2C_WaitOnFlagUntilTimeout+0xca>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	43da      	mvns	r2, r3
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	4013      	ands	r3, r2
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	bf0c      	ite	eq
 80071b4:	2301      	moveq	r3, #1
 80071b6:	2300      	movne	r3, #0
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	461a      	mov	r2, r3
 80071bc:	e00c      	b.n	80071d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	699b      	ldr	r3, [r3, #24]
 80071c4:	43da      	mvns	r2, r3
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	4013      	ands	r3, r2
 80071ca:	b29b      	uxth	r3, r3
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	bf0c      	ite	eq
 80071d0:	2301      	moveq	r3, #1
 80071d2:	2300      	movne	r3, #0
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	461a      	mov	r2, r3
 80071d8:	79fb      	ldrb	r3, [r7, #7]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d093      	beq.n	8007106 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
 80071f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80071f6:	e071      	b.n	80072dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007206:	d123      	bne.n	8007250 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007216:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007220:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2220      	movs	r2, #32
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800723c:	f043 0204 	orr.w	r2, r3, #4
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	e067      	b.n	8007320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007256:	d041      	beq.n	80072dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007258:	f7fd fcc4 	bl	8004be4 <HAL_GetTick>
 800725c:	4602      	mov	r2, r0
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	429a      	cmp	r2, r3
 8007266:	d302      	bcc.n	800726e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d136      	bne.n	80072dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	0c1b      	lsrs	r3, r3, #16
 8007272:	b2db      	uxtb	r3, r3
 8007274:	2b01      	cmp	r3, #1
 8007276:	d10c      	bne.n	8007292 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	43da      	mvns	r2, r3
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	4013      	ands	r3, r2
 8007284:	b29b      	uxth	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	bf14      	ite	ne
 800728a:	2301      	movne	r3, #1
 800728c:	2300      	moveq	r3, #0
 800728e:	b2db      	uxtb	r3, r3
 8007290:	e00b      	b.n	80072aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	699b      	ldr	r3, [r3, #24]
 8007298:	43da      	mvns	r2, r3
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	4013      	ands	r3, r2
 800729e:	b29b      	uxth	r3, r3
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	bf14      	ite	ne
 80072a4:	2301      	movne	r3, #1
 80072a6:	2300      	moveq	r3, #0
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d016      	beq.n	80072dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2200      	movs	r2, #0
 80072b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2220      	movs	r2, #32
 80072b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c8:	f043 0220 	orr.w	r2, r3, #32
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e021      	b.n	8007320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	0c1b      	lsrs	r3, r3, #16
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d10c      	bne.n	8007300 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	695b      	ldr	r3, [r3, #20]
 80072ec:	43da      	mvns	r2, r3
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	4013      	ands	r3, r2
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	bf14      	ite	ne
 80072f8:	2301      	movne	r3, #1
 80072fa:	2300      	moveq	r3, #0
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	e00b      	b.n	8007318 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	43da      	mvns	r2, r3
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	4013      	ands	r3, r2
 800730c:	b29b      	uxth	r3, r3
 800730e:	2b00      	cmp	r3, #0
 8007310:	bf14      	ite	ne
 8007312:	2301      	movne	r3, #1
 8007314:	2300      	moveq	r3, #0
 8007316:	b2db      	uxtb	r3, r3
 8007318:	2b00      	cmp	r3, #0
 800731a:	f47f af6d 	bne.w	80071f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007334:	e034      	b.n	80073a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007336:	68f8      	ldr	r0, [r7, #12]
 8007338:	f000 f8e3 	bl	8007502 <I2C_IsAcknowledgeFailed>
 800733c:	4603      	mov	r3, r0
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e034      	b.n	80073b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800734c:	d028      	beq.n	80073a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800734e:	f7fd fc49 	bl	8004be4 <HAL_GetTick>
 8007352:	4602      	mov	r2, r0
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	1ad3      	subs	r3, r2, r3
 8007358:	68ba      	ldr	r2, [r7, #8]
 800735a:	429a      	cmp	r2, r3
 800735c:	d302      	bcc.n	8007364 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d11d      	bne.n	80073a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800736e:	2b80      	cmp	r3, #128	@ 0x80
 8007370:	d016      	beq.n	80073a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2220      	movs	r2, #32
 800737c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	2200      	movs	r2, #0
 8007384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738c:	f043 0220 	orr.w	r2, r3, #32
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e007      	b.n	80073b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	695b      	ldr	r3, [r3, #20]
 80073a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073aa:	2b80      	cmp	r3, #128	@ 0x80
 80073ac:	d1c3      	bne.n	8007336 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80073ae:	2300      	movs	r3, #0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3710      	adds	r7, #16
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073c4:	e034      	b.n	8007430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80073c6:	68f8      	ldr	r0, [r7, #12]
 80073c8:	f000 f89b 	bl	8007502 <I2C_IsAcknowledgeFailed>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d001      	beq.n	80073d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e034      	b.n	8007440 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073dc:	d028      	beq.n	8007430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073de:	f7fd fc01 	bl	8004be4 <HAL_GetTick>
 80073e2:	4602      	mov	r2, r0
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d302      	bcc.n	80073f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d11d      	bne.n	8007430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	695b      	ldr	r3, [r3, #20]
 80073fa:	f003 0304 	and.w	r3, r3, #4
 80073fe:	2b04      	cmp	r3, #4
 8007400:	d016      	beq.n	8007430 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2200      	movs	r2, #0
 8007406:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2220      	movs	r2, #32
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800741c:	f043 0220 	orr.w	r2, r3, #32
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e007      	b.n	8007440 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	f003 0304 	and.w	r3, r3, #4
 800743a:	2b04      	cmp	r3, #4
 800743c:	d1c3      	bne.n	80073c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007454:	e049      	b.n	80074ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	695b      	ldr	r3, [r3, #20]
 800745c:	f003 0310 	and.w	r3, r3, #16
 8007460:	2b10      	cmp	r3, #16
 8007462:	d119      	bne.n	8007498 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f06f 0210 	mvn.w	r2, #16
 800746c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2220      	movs	r2, #32
 8007478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e030      	b.n	80074fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007498:	f7fd fba4 	bl	8004be4 <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	68ba      	ldr	r2, [r7, #8]
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d302      	bcc.n	80074ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d11d      	bne.n	80074ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	695b      	ldr	r3, [r3, #20]
 80074b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074b8:	2b40      	cmp	r3, #64	@ 0x40
 80074ba:	d016      	beq.n	80074ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074d6:	f043 0220 	orr.w	r2, r3, #32
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2200      	movs	r2, #0
 80074e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e007      	b.n	80074fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	695b      	ldr	r3, [r3, #20]
 80074f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f4:	2b40      	cmp	r3, #64	@ 0x40
 80074f6:	d1ae      	bne.n	8007456 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3710      	adds	r7, #16
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007502:	b480      	push	{r7}
 8007504:	b083      	sub	sp, #12
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	695b      	ldr	r3, [r3, #20]
 8007510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007514:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007518:	d11b      	bne.n	8007552 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007522:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2220      	movs	r2, #32
 800752e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753e:	f043 0204 	orr.w	r2, r3, #4
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e000      	b.n	8007554 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007552:	2300      	movs	r3, #0
}
 8007554:	4618      	mov	r0, r3
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr

08007560 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8007566:	4b06      	ldr	r3, [pc, #24]	@ (8007580 <HAL_PWR_EnableBkUpAccess+0x20>)
 8007568:	2201      	movs	r2, #1
 800756a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800756c:	4b05      	ldr	r3, [pc, #20]	@ (8007584 <HAL_PWR_EnableBkUpAccess+0x24>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8007572:	687b      	ldr	r3, [r7, #4]
}
 8007574:	bf00      	nop
 8007576:	370c      	adds	r7, #12
 8007578:	46bd      	mov	sp, r7
 800757a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757e:	4770      	bx	lr
 8007580:	420e0020 	.word	0x420e0020
 8007584:	40007000 	.word	0x40007000

08007588 <HAL_PWREx_EnableBkUpReg>:
/**
  * @brief Enables the Backup Regulator.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800758e:	2300      	movs	r3, #0
 8007590:	607b      	str	r3, [r7, #4]

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
 8007592:	4b0e      	ldr	r3, [pc, #56]	@ (80075cc <HAL_PWREx_EnableBkUpReg+0x44>)
 8007594:	2201      	movs	r2, #1
 8007596:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007598:	f7fd fb24 	bl	8004be4 <HAL_GetTick>
 800759c:	6078      	str	r0, [r7, #4]

  /* Wait till Backup regulator ready flag is set */  
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 800759e:	e009      	b.n	80075b4 <HAL_PWREx_EnableBkUpReg+0x2c>
  {
    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
 80075a0:	f7fd fb20 	bl	8004be4 <HAL_GetTick>
 80075a4:	4602      	mov	r2, r0
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80075ae:	d901      	bls.n	80075b4 <HAL_PWREx_EnableBkUpReg+0x2c>
    {
      return HAL_TIMEOUT;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e006      	b.n	80075c2 <HAL_PWREx_EnableBkUpReg+0x3a>
  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
 80075b4:	4b06      	ldr	r3, [pc, #24]	@ (80075d0 <HAL_PWREx_EnableBkUpReg+0x48>)
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	f003 0308 	and.w	r3, r3, #8
 80075bc:	2b08      	cmp	r3, #8
 80075be:	d1ef      	bne.n	80075a0 <HAL_PWREx_EnableBkUpReg+0x18>
    } 
  }
  return HAL_OK;
 80075c0:	2300      	movs	r3, #0
}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3708      	adds	r7, #8
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	420e00a4 	.word	0x420e00a4
 80075d0:	40007000 	.word	0x40007000

080075d4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80075da:	2300      	movs	r3, #0
 80075dc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80075de:	2300      	movs	r3, #0
 80075e0:	603b      	str	r3, [r7, #0]
 80075e2:	4b20      	ldr	r3, [pc, #128]	@ (8007664 <HAL_PWREx_EnableOverDrive+0x90>)
 80075e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075e6:	4a1f      	ldr	r2, [pc, #124]	@ (8007664 <HAL_PWREx_EnableOverDrive+0x90>)
 80075e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80075ee:	4b1d      	ldr	r3, [pc, #116]	@ (8007664 <HAL_PWREx_EnableOverDrive+0x90>)
 80075f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075f6:	603b      	str	r3, [r7, #0]
 80075f8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80075fa:	4b1b      	ldr	r3, [pc, #108]	@ (8007668 <HAL_PWREx_EnableOverDrive+0x94>)
 80075fc:	2201      	movs	r2, #1
 80075fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007600:	f7fd faf0 	bl	8004be4 <HAL_GetTick>
 8007604:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007606:	e009      	b.n	800761c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007608:	f7fd faec 	bl	8004be4 <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007616:	d901      	bls.n	800761c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e01f      	b.n	800765c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800761c:	4b13      	ldr	r3, [pc, #76]	@ (800766c <HAL_PWREx_EnableOverDrive+0x98>)
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007628:	d1ee      	bne.n	8007608 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800762a:	4b11      	ldr	r3, [pc, #68]	@ (8007670 <HAL_PWREx_EnableOverDrive+0x9c>)
 800762c:	2201      	movs	r2, #1
 800762e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007630:	f7fd fad8 	bl	8004be4 <HAL_GetTick>
 8007634:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007636:	e009      	b.n	800764c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007638:	f7fd fad4 	bl	8004be4 <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007646:	d901      	bls.n	800764c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007648:	2303      	movs	r3, #3
 800764a:	e007      	b.n	800765c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800764c:	4b07      	ldr	r3, [pc, #28]	@ (800766c <HAL_PWREx_EnableOverDrive+0x98>)
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007654:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007658:	d1ee      	bne.n	8007638 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3708      	adds	r7, #8
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	40023800 	.word	0x40023800
 8007668:	420e0040 	.word	0x420e0040
 800766c:	40007000 	.word	0x40007000
 8007670:	420e0044 	.word	0x420e0044

08007674 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d101      	bne.n	8007688 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e0cc      	b.n	8007822 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007688:	4b68      	ldr	r3, [pc, #416]	@ (800782c <HAL_RCC_ClockConfig+0x1b8>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 030f 	and.w	r3, r3, #15
 8007690:	683a      	ldr	r2, [r7, #0]
 8007692:	429a      	cmp	r2, r3
 8007694:	d90c      	bls.n	80076b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007696:	4b65      	ldr	r3, [pc, #404]	@ (800782c <HAL_RCC_ClockConfig+0x1b8>)
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	b2d2      	uxtb	r2, r2
 800769c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800769e:	4b63      	ldr	r3, [pc, #396]	@ (800782c <HAL_RCC_ClockConfig+0x1b8>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 030f 	and.w	r3, r3, #15
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d001      	beq.n	80076b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	e0b8      	b.n	8007822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f003 0302 	and.w	r3, r3, #2
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d020      	beq.n	80076fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 0304 	and.w	r3, r3, #4
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d005      	beq.n	80076d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80076c8:	4b59      	ldr	r3, [pc, #356]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	4a58      	ldr	r2, [pc, #352]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80076ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80076d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 0308 	and.w	r3, r3, #8
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d005      	beq.n	80076ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80076e0:	4b53      	ldr	r3, [pc, #332]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	4a52      	ldr	r2, [pc, #328]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80076e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80076ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076ec:	4b50      	ldr	r3, [pc, #320]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	494d      	ldr	r1, [pc, #308]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80076fa:	4313      	orrs	r3, r2
 80076fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	2b00      	cmp	r3, #0
 8007708:	d044      	beq.n	8007794 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	2b01      	cmp	r3, #1
 8007710:	d107      	bne.n	8007722 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007712:	4b47      	ldr	r3, [pc, #284]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800771a:	2b00      	cmp	r3, #0
 800771c:	d119      	bne.n	8007752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e07f      	b.n	8007822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	2b02      	cmp	r3, #2
 8007728:	d003      	beq.n	8007732 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800772e:	2b03      	cmp	r3, #3
 8007730:	d107      	bne.n	8007742 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007732:	4b3f      	ldr	r3, [pc, #252]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d109      	bne.n	8007752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e06f      	b.n	8007822 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007742:	4b3b      	ldr	r3, [pc, #236]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f003 0302 	and.w	r3, r3, #2
 800774a:	2b00      	cmp	r3, #0
 800774c:	d101      	bne.n	8007752 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e067      	b.n	8007822 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007752:	4b37      	ldr	r3, [pc, #220]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f023 0203 	bic.w	r2, r3, #3
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	4934      	ldr	r1, [pc, #208]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 8007760:	4313      	orrs	r3, r2
 8007762:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007764:	f7fd fa3e 	bl	8004be4 <HAL_GetTick>
 8007768:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800776a:	e00a      	b.n	8007782 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800776c:	f7fd fa3a 	bl	8004be4 <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	f241 3288 	movw	r2, #5000	@ 0x1388
 800777a:	4293      	cmp	r3, r2
 800777c:	d901      	bls.n	8007782 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800777e:	2303      	movs	r3, #3
 8007780:	e04f      	b.n	8007822 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007782:	4b2b      	ldr	r3, [pc, #172]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 020c 	and.w	r2, r3, #12
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	429a      	cmp	r2, r3
 8007792:	d1eb      	bne.n	800776c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007794:	4b25      	ldr	r3, [pc, #148]	@ (800782c <HAL_RCC_ClockConfig+0x1b8>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f003 030f 	and.w	r3, r3, #15
 800779c:	683a      	ldr	r2, [r7, #0]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d20c      	bcs.n	80077bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077a2:	4b22      	ldr	r3, [pc, #136]	@ (800782c <HAL_RCC_ClockConfig+0x1b8>)
 80077a4:	683a      	ldr	r2, [r7, #0]
 80077a6:	b2d2      	uxtb	r2, r2
 80077a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077aa:	4b20      	ldr	r3, [pc, #128]	@ (800782c <HAL_RCC_ClockConfig+0x1b8>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f003 030f 	and.w	r3, r3, #15
 80077b2:	683a      	ldr	r2, [r7, #0]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d001      	beq.n	80077bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80077b8:	2301      	movs	r3, #1
 80077ba:	e032      	b.n	8007822 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0304 	and.w	r3, r3, #4
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d008      	beq.n	80077da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80077c8:	4b19      	ldr	r3, [pc, #100]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	4916      	ldr	r1, [pc, #88]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80077d6:	4313      	orrs	r3, r2
 80077d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f003 0308 	and.w	r3, r3, #8
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d009      	beq.n	80077fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80077e6:	4b12      	ldr	r3, [pc, #72]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80077e8:	689b      	ldr	r3, [r3, #8]
 80077ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	691b      	ldr	r3, [r3, #16]
 80077f2:	00db      	lsls	r3, r3, #3
 80077f4:	490e      	ldr	r1, [pc, #56]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80077fa:	f000 fb7f 	bl	8007efc <HAL_RCC_GetSysClockFreq>
 80077fe:	4602      	mov	r2, r0
 8007800:	4b0b      	ldr	r3, [pc, #44]	@ (8007830 <HAL_RCC_ClockConfig+0x1bc>)
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	091b      	lsrs	r3, r3, #4
 8007806:	f003 030f 	and.w	r3, r3, #15
 800780a:	490a      	ldr	r1, [pc, #40]	@ (8007834 <HAL_RCC_ClockConfig+0x1c0>)
 800780c:	5ccb      	ldrb	r3, [r1, r3]
 800780e:	fa22 f303 	lsr.w	r3, r2, r3
 8007812:	4a09      	ldr	r2, [pc, #36]	@ (8007838 <HAL_RCC_ClockConfig+0x1c4>)
 8007814:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007816:	4b09      	ldr	r3, [pc, #36]	@ (800783c <HAL_RCC_ClockConfig+0x1c8>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4618      	mov	r0, r3
 800781c:	f7fd f99e 	bl	8004b5c <HAL_InitTick>

  return HAL_OK;
 8007820:	2300      	movs	r3, #0
}
 8007822:	4618      	mov	r0, r3
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
 800782a:	bf00      	nop
 800782c:	40023c00 	.word	0x40023c00
 8007830:	40023800 	.word	0x40023800
 8007834:	080132d8 	.word	0x080132d8
 8007838:	20000004 	.word	0x20000004
 800783c:	20000020 	.word	0x20000020

08007840 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007840:	b480      	push	{r7}
 8007842:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007844:	4b03      	ldr	r3, [pc, #12]	@ (8007854 <HAL_RCC_GetHCLKFreq+0x14>)
 8007846:	681b      	ldr	r3, [r3, #0]
}
 8007848:	4618      	mov	r0, r3
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	20000004 	.word	0x20000004

08007858 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800785c:	f7ff fff0 	bl	8007840 <HAL_RCC_GetHCLKFreq>
 8007860:	4602      	mov	r2, r0
 8007862:	4b05      	ldr	r3, [pc, #20]	@ (8007878 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	0a9b      	lsrs	r3, r3, #10
 8007868:	f003 0307 	and.w	r3, r3, #7
 800786c:	4903      	ldr	r1, [pc, #12]	@ (800787c <HAL_RCC_GetPCLK1Freq+0x24>)
 800786e:	5ccb      	ldrb	r3, [r1, r3]
 8007870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007874:	4618      	mov	r0, r3
 8007876:	bd80      	pop	{r7, pc}
 8007878:	40023800 	.word	0x40023800
 800787c:	080132e8 	.word	0x080132e8

08007880 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007880:	b580      	push	{r7, lr}
 8007882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007884:	f7ff ffdc 	bl	8007840 <HAL_RCC_GetHCLKFreq>
 8007888:	4602      	mov	r2, r0
 800788a:	4b05      	ldr	r3, [pc, #20]	@ (80078a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	0b5b      	lsrs	r3, r3, #13
 8007890:	f003 0307 	and.w	r3, r3, #7
 8007894:	4903      	ldr	r1, [pc, #12]	@ (80078a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007896:	5ccb      	ldrb	r3, [r1, r3]
 8007898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800789c:	4618      	mov	r0, r3
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	40023800 	.word	0x40023800
 80078a4:	080132e8 	.word	0x080132e8

080078a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b08c      	sub	sp, #48	@ 0x30
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80078b0:	2300      	movs	r3, #0
 80078b2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 80078b4:	2300      	movs	r3, #0
 80078b6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80078b8:	2300      	movs	r3, #0
 80078ba:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80078bc:	2300      	movs	r3, #0
 80078be:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80078c0:	2300      	movs	r3, #0
 80078c2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80078c8:	2300      	movs	r3, #0
 80078ca:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80078cc:	2300      	movs	r3, #0
 80078ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d010      	beq.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80078e0:	4b6f      	ldr	r3, [pc, #444]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078e6:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078ee:	496c      	ldr	r1, [pc, #432]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078f0:	4313      	orrs	r3, r2
 80078f2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d101      	bne.n	8007902 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80078fe:	2301      	movs	r3, #1
 8007900:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b00      	cmp	r3, #0
 800790c:	d010      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800790e:	4b64      	ldr	r3, [pc, #400]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007910:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007914:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800791c:	4960      	ldr	r1, [pc, #384]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800791e:	4313      	orrs	r3, r2
 8007920:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007928:	2b00      	cmp	r3, #0
 800792a:	d101      	bne.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800792c:	2301      	movs	r3, #1
 800792e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0304 	and.w	r3, r3, #4
 8007938:	2b00      	cmp	r3, #0
 800793a:	d017      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800793c:	4b58      	ldr	r3, [pc, #352]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800793e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007942:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800794a:	4955      	ldr	r1, [pc, #340]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800794c:	4313      	orrs	r3, r2
 800794e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007956:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800795a:	d101      	bne.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800795c:	2301      	movs	r3, #1
 800795e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007964:	2b00      	cmp	r3, #0
 8007966:	d101      	bne.n	800796c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007968:	2301      	movs	r3, #1
 800796a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0308 	and.w	r3, r3, #8
 8007974:	2b00      	cmp	r3, #0
 8007976:	d017      	beq.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007978:	4b49      	ldr	r3, [pc, #292]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800797a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800797e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007986:	4946      	ldr	r1, [pc, #280]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007988:	4313      	orrs	r3, r2
 800798a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007992:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007996:	d101      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007998:	2301      	movs	r3, #1
 800799a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d101      	bne.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80079a4:	2301      	movs	r3, #1
 80079a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0320 	and.w	r3, r3, #32
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	f000 808a 	beq.w	8007aca <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80079b6:	2300      	movs	r3, #0
 80079b8:	60bb      	str	r3, [r7, #8]
 80079ba:	4b39      	ldr	r3, [pc, #228]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079be:	4a38      	ldr	r2, [pc, #224]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80079c6:	4b36      	ldr	r3, [pc, #216]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079ce:	60bb      	str	r3, [r7, #8]
 80079d0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80079d2:	4b34      	ldr	r3, [pc, #208]	@ (8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a33      	ldr	r2, [pc, #204]	@ (8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80079d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079dc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80079de:	f7fd f901 	bl	8004be4 <HAL_GetTick>
 80079e2:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80079e4:	e008      	b.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079e6:	f7fd f8fd 	bl	8004be4 <HAL_GetTick>
 80079ea:	4602      	mov	r2, r0
 80079ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ee:	1ad3      	subs	r3, r2, r3
 80079f0:	2b02      	cmp	r3, #2
 80079f2:	d901      	bls.n	80079f8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80079f4:	2303      	movs	r3, #3
 80079f6:	e278      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80079f8:	4b2a      	ldr	r3, [pc, #168]	@ (8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d0f0      	beq.n	80079e6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007a04:	4b26      	ldr	r3, [pc, #152]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a0c:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007a0e:	6a3b      	ldr	r3, [r7, #32]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d02f      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a1c:	6a3a      	ldr	r2, [r7, #32]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d028      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a22:	4b1f      	ldr	r3, [pc, #124]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a2a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007a2e:	2201      	movs	r2, #1
 8007a30:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a32:	4b1d      	ldr	r3, [pc, #116]	@ (8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007a34:	2200      	movs	r2, #0
 8007a36:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007a38:	4a19      	ldr	r2, [pc, #100]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a3a:	6a3b      	ldr	r3, [r7, #32]
 8007a3c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a3e:	4b18      	ldr	r3, [pc, #96]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d114      	bne.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007a4a:	f7fd f8cb 	bl	8004be4 <HAL_GetTick>
 8007a4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a50:	e00a      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a52:	f7fd f8c7 	bl	8004be4 <HAL_GetTick>
 8007a56:	4602      	mov	r2, r0
 8007a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a5a:	1ad3      	subs	r3, r2, r3
 8007a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d901      	bls.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e240      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a68:	4b0d      	ldr	r3, [pc, #52]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a6c:	f003 0302 	and.w	r3, r3, #2
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d0ee      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a80:	d114      	bne.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007a82:	4b07      	ldr	r3, [pc, #28]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a8e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007a92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a96:	4902      	ldr	r1, [pc, #8]	@ (8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	608b      	str	r3, [r1, #8]
 8007a9c:	e00c      	b.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007a9e:	bf00      	nop
 8007aa0:	40023800 	.word	0x40023800
 8007aa4:	40007000 	.word	0x40007000
 8007aa8:	42470e40 	.word	0x42470e40
 8007aac:	4b4a      	ldr	r3, [pc, #296]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	4a49      	ldr	r2, [pc, #292]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ab2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007ab6:	6093      	str	r3, [r2, #8]
 8007ab8:	4b47      	ldr	r3, [pc, #284]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007aba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ac4:	4944      	ldr	r1, [pc, #272]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 0310 	and.w	r3, r3, #16
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d004      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8007adc:	4b3f      	ldr	r3, [pc, #252]	@ (8007bdc <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007ade:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d00a      	beq.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007aec:	4b3a      	ldr	r3, [pc, #232]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007af2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007afa:	4937      	ldr	r1, [pc, #220]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007afc:	4313      	orrs	r3, r2
 8007afe:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d00a      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007b0e:	4b32      	ldr	r3, [pc, #200]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b14:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007b1c:	492e      	ldr	r1, [pc, #184]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d011      	beq.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007b30:	4b29      	ldr	r3, [pc, #164]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b36:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b3e:	4926      	ldr	r1, [pc, #152]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b40:	4313      	orrs	r3, r2
 8007b42:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007b4e:	d101      	bne.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007b50:	2301      	movs	r3, #1
 8007b52:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00a      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007b60:	4b1d      	ldr	r3, [pc, #116]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b66:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b6e:	491a      	ldr	r1, [pc, #104]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d011      	beq.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007b82:	4b15      	ldr	r3, [pc, #84]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b88:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b90:	4911      	ldr	r1, [pc, #68]	@ (8007bd8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ba0:	d101      	bne.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d005      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bb4:	f040 80ff 	bne.w	8007db6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007bb8:	4b09      	ldr	r3, [pc, #36]	@ (8007be0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007bba:	2200      	movs	r2, #0
 8007bbc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007bbe:	f7fd f811 	bl	8004be4 <HAL_GetTick>
 8007bc2:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bc4:	e00e      	b.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007bc6:	f7fd f80d 	bl	8004be4 <HAL_GetTick>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bce:	1ad3      	subs	r3, r2, r3
 8007bd0:	2b02      	cmp	r3, #2
 8007bd2:	d907      	bls.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	e188      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007bd8:	40023800 	.word	0x40023800
 8007bdc:	424711e0 	.word	0x424711e0
 8007be0:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007be4:	4b7e      	ldr	r3, [pc, #504]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d1ea      	bne.n	8007bc6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0301 	and.w	r3, r3, #1
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d003      	beq.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d009      	beq.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d028      	beq.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d124      	bne.n	8007c62 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007c18:	4b71      	ldr	r3, [pc, #452]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c1e:	0c1b      	lsrs	r3, r3, #16
 8007c20:	f003 0303 	and.w	r3, r3, #3
 8007c24:	3301      	adds	r3, #1
 8007c26:	005b      	lsls	r3, r3, #1
 8007c28:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007c2a:	4b6d      	ldr	r3, [pc, #436]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c30:	0e1b      	lsrs	r3, r3, #24
 8007c32:	f003 030f 	and.w	r3, r3, #15
 8007c36:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685a      	ldr	r2, [r3, #4]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	019b      	lsls	r3, r3, #6
 8007c42:	431a      	orrs	r2, r3
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	085b      	lsrs	r3, r3, #1
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	041b      	lsls	r3, r3, #16
 8007c4c:	431a      	orrs	r2, r3
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	061b      	lsls	r3, r3, #24
 8007c52:	431a      	orrs	r2, r3
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	695b      	ldr	r3, [r3, #20]
 8007c58:	071b      	lsls	r3, r3, #28
 8007c5a:	4961      	ldr	r1, [pc, #388]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f003 0304 	and.w	r3, r3, #4
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d004      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c76:	d00a      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d035      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007c8c:	d130      	bne.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007c8e:	4b54      	ldr	r3, [pc, #336]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c94:	0c1b      	lsrs	r3, r3, #16
 8007c96:	f003 0303 	and.w	r3, r3, #3
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	005b      	lsls	r3, r3, #1
 8007c9e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007ca0:	4b4f      	ldr	r3, [pc, #316]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ca6:	0f1b      	lsrs	r3, r3, #28
 8007ca8:	f003 0307 	and.w	r3, r3, #7
 8007cac:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	685a      	ldr	r2, [r3, #4]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	019b      	lsls	r3, r3, #6
 8007cb8:	431a      	orrs	r2, r3
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	085b      	lsrs	r3, r3, #1
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	041b      	lsls	r3, r3, #16
 8007cc2:	431a      	orrs	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	691b      	ldr	r3, [r3, #16]
 8007cc8:	061b      	lsls	r3, r3, #24
 8007cca:	431a      	orrs	r2, r3
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	071b      	lsls	r3, r3, #28
 8007cd0:	4943      	ldr	r1, [pc, #268]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007cd8:	4b41      	ldr	r3, [pc, #260]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cde:	f023 021f 	bic.w	r2, r3, #31
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce6:	3b01      	subs	r3, #1
 8007ce8:	493d      	ldr	r1, [pc, #244]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cea:	4313      	orrs	r3, r2
 8007cec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d029      	beq.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d04:	d124      	bne.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007d06:	4b36      	ldr	r3, [pc, #216]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d0c:	0c1b      	lsrs	r3, r3, #16
 8007d0e:	f003 0303 	and.w	r3, r3, #3
 8007d12:	3301      	adds	r3, #1
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007d18:	4b31      	ldr	r3, [pc, #196]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d1e:	0f1b      	lsrs	r3, r3, #28
 8007d20:	f003 0307 	and.w	r3, r3, #7
 8007d24:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	685a      	ldr	r2, [r3, #4]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	019b      	lsls	r3, r3, #6
 8007d30:	431a      	orrs	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	085b      	lsrs	r3, r3, #1
 8007d38:	3b01      	subs	r3, #1
 8007d3a:	041b      	lsls	r3, r3, #16
 8007d3c:	431a      	orrs	r2, r3
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	061b      	lsls	r3, r3, #24
 8007d42:	431a      	orrs	r2, r3
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	071b      	lsls	r3, r3, #28
 8007d48:	4925      	ldr	r1, [pc, #148]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d016      	beq.n	8007d8a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685a      	ldr	r2, [r3, #4]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	019b      	lsls	r3, r3, #6
 8007d66:	431a      	orrs	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	085b      	lsrs	r3, r3, #1
 8007d6e:	3b01      	subs	r3, #1
 8007d70:	041b      	lsls	r3, r3, #16
 8007d72:	431a      	orrs	r2, r3
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	691b      	ldr	r3, [r3, #16]
 8007d78:	061b      	lsls	r3, r3, #24
 8007d7a:	431a      	orrs	r2, r3
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	695b      	ldr	r3, [r3, #20]
 8007d80:	071b      	lsls	r3, r3, #28
 8007d82:	4917      	ldr	r1, [pc, #92]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d84:	4313      	orrs	r3, r2
 8007d86:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007d8a:	4b16      	ldr	r3, [pc, #88]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d90:	f7fc ff28 	bl	8004be4 <HAL_GetTick>
 8007d94:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d96:	e008      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007d98:	f7fc ff24 	bl	8004be4 <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	2b02      	cmp	r3, #2
 8007da4:	d901      	bls.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007da6:	2303      	movs	r3, #3
 8007da8:	e09f      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007daa:	4b0d      	ldr	r3, [pc, #52]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d0f0      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8007db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	f040 8095 	bne.w	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007dc4:	f7fc ff0e 	bl	8004be4 <HAL_GetTick>
 8007dc8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007dca:	e00f      	b.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007dcc:	f7fc ff0a 	bl	8004be4 <HAL_GetTick>
 8007dd0:	4602      	mov	r2, r0
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	1ad3      	subs	r3, r2, r3
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d908      	bls.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007dda:	2303      	movs	r3, #3
 8007ddc:	e085      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007dde:	bf00      	nop
 8007de0:	40023800 	.word	0x40023800
 8007de4:	42470068 	.word	0x42470068
 8007de8:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007dec:	4b41      	ldr	r3, [pc, #260]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007df4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007df8:	d0e8      	beq.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0304 	and.w	r3, r3, #4
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d003      	beq.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d009      	beq.n	8007e22 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d02b      	beq.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d127      	bne.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007e22:	4b34      	ldr	r3, [pc, #208]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e28:	0c1b      	lsrs	r3, r3, #16
 8007e2a:	f003 0303 	and.w	r3, r3, #3
 8007e2e:	3301      	adds	r3, #1
 8007e30:	005b      	lsls	r3, r3, #1
 8007e32:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	699a      	ldr	r2, [r3, #24]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	69db      	ldr	r3, [r3, #28]
 8007e3c:	019b      	lsls	r3, r3, #6
 8007e3e:	431a      	orrs	r2, r3
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	085b      	lsrs	r3, r3, #1
 8007e44:	3b01      	subs	r3, #1
 8007e46:	041b      	lsls	r3, r3, #16
 8007e48:	431a      	orrs	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e4e:	061b      	lsls	r3, r3, #24
 8007e50:	4928      	ldr	r1, [pc, #160]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007e58:	4b26      	ldr	r3, [pc, #152]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e5e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e66:	3b01      	subs	r3, #1
 8007e68:	021b      	lsls	r3, r3, #8
 8007e6a:	4922      	ldr	r1, [pc, #136]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d01d      	beq.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e86:	d118      	bne.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e88:	4b1a      	ldr	r3, [pc, #104]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e8e:	0e1b      	lsrs	r3, r3, #24
 8007e90:	f003 030f 	and.w	r3, r3, #15
 8007e94:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	699a      	ldr	r2, [r3, #24]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	69db      	ldr	r3, [r3, #28]
 8007e9e:	019b      	lsls	r3, r3, #6
 8007ea0:	431a      	orrs	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a1b      	ldr	r3, [r3, #32]
 8007ea6:	085b      	lsrs	r3, r3, #1
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	041b      	lsls	r3, r3, #16
 8007eac:	431a      	orrs	r2, r3
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	061b      	lsls	r3, r3, #24
 8007eb2:	4910      	ldr	r1, [pc, #64]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007eba:	4b0f      	ldr	r3, [pc, #60]	@ (8007ef8 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ec0:	f7fc fe90 	bl	8004be4 <HAL_GetTick>
 8007ec4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ec6:	e008      	b.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007ec8:	f7fc fe8c 	bl	8004be4 <HAL_GetTick>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed0:	1ad3      	subs	r3, r2, r3
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d901      	bls.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ed6:	2303      	movs	r3, #3
 8007ed8:	e007      	b.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007eda:	4b06      	ldr	r3, [pc, #24]	@ (8007ef4 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ee6:	d1ef      	bne.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3730      	adds	r7, #48	@ 0x30
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	bf00      	nop
 8007ef4:	40023800 	.word	0x40023800
 8007ef8:	42470070 	.word	0x42470070

08007efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f00:	b0ae      	sub	sp, #184	@ 0xb8
 8007f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8007f10:	2300      	movs	r3, #0
 8007f12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8007f16:	2300      	movs	r3, #0
 8007f18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f22:	4bcb      	ldr	r3, [pc, #812]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	f003 030c 	and.w	r3, r3, #12
 8007f2a:	2b0c      	cmp	r3, #12
 8007f2c:	f200 8206 	bhi.w	800833c <HAL_RCC_GetSysClockFreq+0x440>
 8007f30:	a201      	add	r2, pc, #4	@ (adr r2, 8007f38 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f36:	bf00      	nop
 8007f38:	08007f6d 	.word	0x08007f6d
 8007f3c:	0800833d 	.word	0x0800833d
 8007f40:	0800833d 	.word	0x0800833d
 8007f44:	0800833d 	.word	0x0800833d
 8007f48:	08007f75 	.word	0x08007f75
 8007f4c:	0800833d 	.word	0x0800833d
 8007f50:	0800833d 	.word	0x0800833d
 8007f54:	0800833d 	.word	0x0800833d
 8007f58:	08007f7d 	.word	0x08007f7d
 8007f5c:	0800833d 	.word	0x0800833d
 8007f60:	0800833d 	.word	0x0800833d
 8007f64:	0800833d 	.word	0x0800833d
 8007f68:	0800816d 	.word	0x0800816d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007f6c:	4bb9      	ldr	r3, [pc, #740]	@ (8008254 <HAL_RCC_GetSysClockFreq+0x358>)
 8007f6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007f72:	e1e7      	b.n	8008344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007f74:	4bb8      	ldr	r3, [pc, #736]	@ (8008258 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007f76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007f7a:	e1e3      	b.n	8008344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f7c:	4bb4      	ldr	r3, [pc, #720]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f88:	4bb1      	ldr	r3, [pc, #708]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d071      	beq.n	8008078 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f94:	4bae      	ldr	r3, [pc, #696]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	099b      	lsrs	r3, r3, #6
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007fa0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8007fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fb6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007fba:	4622      	mov	r2, r4
 8007fbc:	462b      	mov	r3, r5
 8007fbe:	f04f 0000 	mov.w	r0, #0
 8007fc2:	f04f 0100 	mov.w	r1, #0
 8007fc6:	0159      	lsls	r1, r3, #5
 8007fc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fcc:	0150      	lsls	r0, r2, #5
 8007fce:	4602      	mov	r2, r0
 8007fd0:	460b      	mov	r3, r1
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	1a51      	subs	r1, r2, r1
 8007fd6:	6439      	str	r1, [r7, #64]	@ 0x40
 8007fd8:	4629      	mov	r1, r5
 8007fda:	eb63 0301 	sbc.w	r3, r3, r1
 8007fde:	647b      	str	r3, [r7, #68]	@ 0x44
 8007fe0:	f04f 0200 	mov.w	r2, #0
 8007fe4:	f04f 0300 	mov.w	r3, #0
 8007fe8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007fec:	4649      	mov	r1, r9
 8007fee:	018b      	lsls	r3, r1, #6
 8007ff0:	4641      	mov	r1, r8
 8007ff2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007ff6:	4641      	mov	r1, r8
 8007ff8:	018a      	lsls	r2, r1, #6
 8007ffa:	4641      	mov	r1, r8
 8007ffc:	1a51      	subs	r1, r2, r1
 8007ffe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008000:	4649      	mov	r1, r9
 8008002:	eb63 0301 	sbc.w	r3, r3, r1
 8008006:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008008:	f04f 0200 	mov.w	r2, #0
 800800c:	f04f 0300 	mov.w	r3, #0
 8008010:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8008014:	4649      	mov	r1, r9
 8008016:	00cb      	lsls	r3, r1, #3
 8008018:	4641      	mov	r1, r8
 800801a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800801e:	4641      	mov	r1, r8
 8008020:	00ca      	lsls	r2, r1, #3
 8008022:	4610      	mov	r0, r2
 8008024:	4619      	mov	r1, r3
 8008026:	4603      	mov	r3, r0
 8008028:	4622      	mov	r2, r4
 800802a:	189b      	adds	r3, r3, r2
 800802c:	633b      	str	r3, [r7, #48]	@ 0x30
 800802e:	462b      	mov	r3, r5
 8008030:	460a      	mov	r2, r1
 8008032:	eb42 0303 	adc.w	r3, r2, r3
 8008036:	637b      	str	r3, [r7, #52]	@ 0x34
 8008038:	f04f 0200 	mov.w	r2, #0
 800803c:	f04f 0300 	mov.w	r3, #0
 8008040:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008044:	4629      	mov	r1, r5
 8008046:	024b      	lsls	r3, r1, #9
 8008048:	4621      	mov	r1, r4
 800804a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800804e:	4621      	mov	r1, r4
 8008050:	024a      	lsls	r2, r1, #9
 8008052:	4610      	mov	r0, r2
 8008054:	4619      	mov	r1, r3
 8008056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800805a:	2200      	movs	r2, #0
 800805c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008060:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008064:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8008068:	f7f8 ff8c 	bl	8000f84 <__aeabi_uldivmod>
 800806c:	4602      	mov	r2, r0
 800806e:	460b      	mov	r3, r1
 8008070:	4613      	mov	r3, r2
 8008072:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008076:	e067      	b.n	8008148 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008078:	4b75      	ldr	r3, [pc, #468]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	099b      	lsrs	r3, r3, #6
 800807e:	2200      	movs	r2, #0
 8008080:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008084:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8008088:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800808c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008090:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008092:	2300      	movs	r3, #0
 8008094:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008096:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800809a:	4622      	mov	r2, r4
 800809c:	462b      	mov	r3, r5
 800809e:	f04f 0000 	mov.w	r0, #0
 80080a2:	f04f 0100 	mov.w	r1, #0
 80080a6:	0159      	lsls	r1, r3, #5
 80080a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80080ac:	0150      	lsls	r0, r2, #5
 80080ae:	4602      	mov	r2, r0
 80080b0:	460b      	mov	r3, r1
 80080b2:	4621      	mov	r1, r4
 80080b4:	1a51      	subs	r1, r2, r1
 80080b6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80080b8:	4629      	mov	r1, r5
 80080ba:	eb63 0301 	sbc.w	r3, r3, r1
 80080be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80080c0:	f04f 0200 	mov.w	r2, #0
 80080c4:	f04f 0300 	mov.w	r3, #0
 80080c8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80080cc:	4649      	mov	r1, r9
 80080ce:	018b      	lsls	r3, r1, #6
 80080d0:	4641      	mov	r1, r8
 80080d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80080d6:	4641      	mov	r1, r8
 80080d8:	018a      	lsls	r2, r1, #6
 80080da:	4641      	mov	r1, r8
 80080dc:	ebb2 0a01 	subs.w	sl, r2, r1
 80080e0:	4649      	mov	r1, r9
 80080e2:	eb63 0b01 	sbc.w	fp, r3, r1
 80080e6:	f04f 0200 	mov.w	r2, #0
 80080ea:	f04f 0300 	mov.w	r3, #0
 80080ee:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80080f2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80080f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080fa:	4692      	mov	sl, r2
 80080fc:	469b      	mov	fp, r3
 80080fe:	4623      	mov	r3, r4
 8008100:	eb1a 0303 	adds.w	r3, sl, r3
 8008104:	623b      	str	r3, [r7, #32]
 8008106:	462b      	mov	r3, r5
 8008108:	eb4b 0303 	adc.w	r3, fp, r3
 800810c:	627b      	str	r3, [r7, #36]	@ 0x24
 800810e:	f04f 0200 	mov.w	r2, #0
 8008112:	f04f 0300 	mov.w	r3, #0
 8008116:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800811a:	4629      	mov	r1, r5
 800811c:	028b      	lsls	r3, r1, #10
 800811e:	4621      	mov	r1, r4
 8008120:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008124:	4621      	mov	r1, r4
 8008126:	028a      	lsls	r2, r1, #10
 8008128:	4610      	mov	r0, r2
 800812a:	4619      	mov	r1, r3
 800812c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008130:	2200      	movs	r2, #0
 8008132:	673b      	str	r3, [r7, #112]	@ 0x70
 8008134:	677a      	str	r2, [r7, #116]	@ 0x74
 8008136:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800813a:	f7f8 ff23 	bl	8000f84 <__aeabi_uldivmod>
 800813e:	4602      	mov	r2, r0
 8008140:	460b      	mov	r3, r1
 8008142:	4613      	mov	r3, r2
 8008144:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008148:	4b41      	ldr	r3, [pc, #260]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	0c1b      	lsrs	r3, r3, #16
 800814e:	f003 0303 	and.w	r3, r3, #3
 8008152:	3301      	adds	r3, #1
 8008154:	005b      	lsls	r3, r3, #1
 8008156:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800815a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800815e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008162:	fbb2 f3f3 	udiv	r3, r2, r3
 8008166:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800816a:	e0eb      	b.n	8008344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800816c:	4b38      	ldr	r3, [pc, #224]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008174:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008178:	4b35      	ldr	r3, [pc, #212]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d06b      	beq.n	800825c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008184:	4b32      	ldr	r3, [pc, #200]	@ (8008250 <HAL_RCC_GetSysClockFreq+0x354>)
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	099b      	lsrs	r3, r3, #6
 800818a:	2200      	movs	r2, #0
 800818c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800818e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008190:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008196:	663b      	str	r3, [r7, #96]	@ 0x60
 8008198:	2300      	movs	r3, #0
 800819a:	667b      	str	r3, [r7, #100]	@ 0x64
 800819c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80081a0:	4622      	mov	r2, r4
 80081a2:	462b      	mov	r3, r5
 80081a4:	f04f 0000 	mov.w	r0, #0
 80081a8:	f04f 0100 	mov.w	r1, #0
 80081ac:	0159      	lsls	r1, r3, #5
 80081ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80081b2:	0150      	lsls	r0, r2, #5
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4621      	mov	r1, r4
 80081ba:	1a51      	subs	r1, r2, r1
 80081bc:	61b9      	str	r1, [r7, #24]
 80081be:	4629      	mov	r1, r5
 80081c0:	eb63 0301 	sbc.w	r3, r3, r1
 80081c4:	61fb      	str	r3, [r7, #28]
 80081c6:	f04f 0200 	mov.w	r2, #0
 80081ca:	f04f 0300 	mov.w	r3, #0
 80081ce:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80081d2:	4659      	mov	r1, fp
 80081d4:	018b      	lsls	r3, r1, #6
 80081d6:	4651      	mov	r1, sl
 80081d8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80081dc:	4651      	mov	r1, sl
 80081de:	018a      	lsls	r2, r1, #6
 80081e0:	4651      	mov	r1, sl
 80081e2:	ebb2 0801 	subs.w	r8, r2, r1
 80081e6:	4659      	mov	r1, fp
 80081e8:	eb63 0901 	sbc.w	r9, r3, r1
 80081ec:	f04f 0200 	mov.w	r2, #0
 80081f0:	f04f 0300 	mov.w	r3, #0
 80081f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80081f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80081fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008200:	4690      	mov	r8, r2
 8008202:	4699      	mov	r9, r3
 8008204:	4623      	mov	r3, r4
 8008206:	eb18 0303 	adds.w	r3, r8, r3
 800820a:	613b      	str	r3, [r7, #16]
 800820c:	462b      	mov	r3, r5
 800820e:	eb49 0303 	adc.w	r3, r9, r3
 8008212:	617b      	str	r3, [r7, #20]
 8008214:	f04f 0200 	mov.w	r2, #0
 8008218:	f04f 0300 	mov.w	r3, #0
 800821c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008220:	4629      	mov	r1, r5
 8008222:	024b      	lsls	r3, r1, #9
 8008224:	4621      	mov	r1, r4
 8008226:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800822a:	4621      	mov	r1, r4
 800822c:	024a      	lsls	r2, r1, #9
 800822e:	4610      	mov	r0, r2
 8008230:	4619      	mov	r1, r3
 8008232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008236:	2200      	movs	r2, #0
 8008238:	65bb      	str	r3, [r7, #88]	@ 0x58
 800823a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800823c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008240:	f7f8 fea0 	bl	8000f84 <__aeabi_uldivmod>
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	4613      	mov	r3, r2
 800824a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800824e:	e065      	b.n	800831c <HAL_RCC_GetSysClockFreq+0x420>
 8008250:	40023800 	.word	0x40023800
 8008254:	00f42400 	.word	0x00f42400
 8008258:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800825c:	4b3d      	ldr	r3, [pc, #244]	@ (8008354 <HAL_RCC_GetSysClockFreq+0x458>)
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	099b      	lsrs	r3, r3, #6
 8008262:	2200      	movs	r2, #0
 8008264:	4618      	mov	r0, r3
 8008266:	4611      	mov	r1, r2
 8008268:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800826c:	653b      	str	r3, [r7, #80]	@ 0x50
 800826e:	2300      	movs	r3, #0
 8008270:	657b      	str	r3, [r7, #84]	@ 0x54
 8008272:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008276:	4642      	mov	r2, r8
 8008278:	464b      	mov	r3, r9
 800827a:	f04f 0000 	mov.w	r0, #0
 800827e:	f04f 0100 	mov.w	r1, #0
 8008282:	0159      	lsls	r1, r3, #5
 8008284:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008288:	0150      	lsls	r0, r2, #5
 800828a:	4602      	mov	r2, r0
 800828c:	460b      	mov	r3, r1
 800828e:	4641      	mov	r1, r8
 8008290:	1a51      	subs	r1, r2, r1
 8008292:	60b9      	str	r1, [r7, #8]
 8008294:	4649      	mov	r1, r9
 8008296:	eb63 0301 	sbc.w	r3, r3, r1
 800829a:	60fb      	str	r3, [r7, #12]
 800829c:	f04f 0200 	mov.w	r2, #0
 80082a0:	f04f 0300 	mov.w	r3, #0
 80082a4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80082a8:	4659      	mov	r1, fp
 80082aa:	018b      	lsls	r3, r1, #6
 80082ac:	4651      	mov	r1, sl
 80082ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80082b2:	4651      	mov	r1, sl
 80082b4:	018a      	lsls	r2, r1, #6
 80082b6:	4651      	mov	r1, sl
 80082b8:	1a54      	subs	r4, r2, r1
 80082ba:	4659      	mov	r1, fp
 80082bc:	eb63 0501 	sbc.w	r5, r3, r1
 80082c0:	f04f 0200 	mov.w	r2, #0
 80082c4:	f04f 0300 	mov.w	r3, #0
 80082c8:	00eb      	lsls	r3, r5, #3
 80082ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80082ce:	00e2      	lsls	r2, r4, #3
 80082d0:	4614      	mov	r4, r2
 80082d2:	461d      	mov	r5, r3
 80082d4:	4643      	mov	r3, r8
 80082d6:	18e3      	adds	r3, r4, r3
 80082d8:	603b      	str	r3, [r7, #0]
 80082da:	464b      	mov	r3, r9
 80082dc:	eb45 0303 	adc.w	r3, r5, r3
 80082e0:	607b      	str	r3, [r7, #4]
 80082e2:	f04f 0200 	mov.w	r2, #0
 80082e6:	f04f 0300 	mov.w	r3, #0
 80082ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80082ee:	4629      	mov	r1, r5
 80082f0:	028b      	lsls	r3, r1, #10
 80082f2:	4621      	mov	r1, r4
 80082f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80082f8:	4621      	mov	r1, r4
 80082fa:	028a      	lsls	r2, r1, #10
 80082fc:	4610      	mov	r0, r2
 80082fe:	4619      	mov	r1, r3
 8008300:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008304:	2200      	movs	r2, #0
 8008306:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008308:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800830a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800830e:	f7f8 fe39 	bl	8000f84 <__aeabi_uldivmod>
 8008312:	4602      	mov	r2, r0
 8008314:	460b      	mov	r3, r1
 8008316:	4613      	mov	r3, r2
 8008318:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800831c:	4b0d      	ldr	r3, [pc, #52]	@ (8008354 <HAL_RCC_GetSysClockFreq+0x458>)
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	0f1b      	lsrs	r3, r3, #28
 8008322:	f003 0307 	and.w	r3, r3, #7
 8008326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800832a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800832e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008332:	fbb2 f3f3 	udiv	r3, r2, r3
 8008336:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800833a:	e003      	b.n	8008344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800833c:	4b06      	ldr	r3, [pc, #24]	@ (8008358 <HAL_RCC_GetSysClockFreq+0x45c>)
 800833e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8008342:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008344:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8008348:	4618      	mov	r0, r3
 800834a:	37b8      	adds	r7, #184	@ 0xb8
 800834c:	46bd      	mov	sp, r7
 800834e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008352:	bf00      	nop
 8008354:	40023800 	.word	0x40023800
 8008358:	00f42400 	.word	0x00f42400

0800835c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e28d      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f003 0301 	and.w	r3, r3, #1
 8008376:	2b00      	cmp	r3, #0
 8008378:	f000 8083 	beq.w	8008482 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800837c:	4b94      	ldr	r3, [pc, #592]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f003 030c 	and.w	r3, r3, #12
 8008384:	2b04      	cmp	r3, #4
 8008386:	d019      	beq.n	80083bc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008388:	4b91      	ldr	r3, [pc, #580]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	f003 030c 	and.w	r3, r3, #12
        || \
 8008390:	2b08      	cmp	r3, #8
 8008392:	d106      	bne.n	80083a2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008394:	4b8e      	ldr	r3, [pc, #568]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800839c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083a0:	d00c      	beq.n	80083bc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083a2:	4b8b      	ldr	r3, [pc, #556]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80083aa:	2b0c      	cmp	r3, #12
 80083ac:	d112      	bne.n	80083d4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80083ae:	4b88      	ldr	r3, [pc, #544]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80083b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083ba:	d10b      	bne.n	80083d4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083bc:	4b84      	ldr	r3, [pc, #528]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d05b      	beq.n	8008480 <HAL_RCC_OscConfig+0x124>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d157      	bne.n	8008480 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e25a      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083dc:	d106      	bne.n	80083ec <HAL_RCC_OscConfig+0x90>
 80083de:	4b7c      	ldr	r3, [pc, #496]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a7b      	ldr	r2, [pc, #492]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80083e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083e8:	6013      	str	r3, [r2, #0]
 80083ea:	e01d      	b.n	8008428 <HAL_RCC_OscConfig+0xcc>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80083f4:	d10c      	bne.n	8008410 <HAL_RCC_OscConfig+0xb4>
 80083f6:	4b76      	ldr	r3, [pc, #472]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a75      	ldr	r2, [pc, #468]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80083fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008400:	6013      	str	r3, [r2, #0]
 8008402:	4b73      	ldr	r3, [pc, #460]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a72      	ldr	r2, [pc, #456]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	e00b      	b.n	8008428 <HAL_RCC_OscConfig+0xcc>
 8008410:	4b6f      	ldr	r3, [pc, #444]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a6e      	ldr	r2, [pc, #440]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800841a:	6013      	str	r3, [r2, #0]
 800841c:	4b6c      	ldr	r3, [pc, #432]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a6b      	ldr	r2, [pc, #428]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d013      	beq.n	8008458 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008430:	f7fc fbd8 	bl	8004be4 <HAL_GetTick>
 8008434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008436:	e008      	b.n	800844a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008438:	f7fc fbd4 	bl	8004be4 <HAL_GetTick>
 800843c:	4602      	mov	r2, r0
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	2b64      	cmp	r3, #100	@ 0x64
 8008444:	d901      	bls.n	800844a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e21f      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800844a:	4b61      	ldr	r3, [pc, #388]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008452:	2b00      	cmp	r3, #0
 8008454:	d0f0      	beq.n	8008438 <HAL_RCC_OscConfig+0xdc>
 8008456:	e014      	b.n	8008482 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008458:	f7fc fbc4 	bl	8004be4 <HAL_GetTick>
 800845c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800845e:	e008      	b.n	8008472 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008460:	f7fc fbc0 	bl	8004be4 <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	2b64      	cmp	r3, #100	@ 0x64
 800846c:	d901      	bls.n	8008472 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e20b      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008472:	4b57      	ldr	r3, [pc, #348]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1f0      	bne.n	8008460 <HAL_RCC_OscConfig+0x104>
 800847e:	e000      	b.n	8008482 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f003 0302 	and.w	r3, r3, #2
 800848a:	2b00      	cmp	r3, #0
 800848c:	d06f      	beq.n	800856e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800848e:	4b50      	ldr	r3, [pc, #320]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f003 030c 	and.w	r3, r3, #12
 8008496:	2b00      	cmp	r3, #0
 8008498:	d017      	beq.n	80084ca <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800849a:	4b4d      	ldr	r3, [pc, #308]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f003 030c 	and.w	r3, r3, #12
        || \
 80084a2:	2b08      	cmp	r3, #8
 80084a4:	d105      	bne.n	80084b2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80084a6:	4b4a      	ldr	r3, [pc, #296]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00b      	beq.n	80084ca <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80084b2:	4b47      	ldr	r3, [pc, #284]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80084ba:	2b0c      	cmp	r3, #12
 80084bc:	d11c      	bne.n	80084f8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80084be:	4b44      	ldr	r3, [pc, #272]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80084c0:	685b      	ldr	r3, [r3, #4]
 80084c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d116      	bne.n	80084f8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084ca:	4b41      	ldr	r3, [pc, #260]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f003 0302 	and.w	r3, r3, #2
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d005      	beq.n	80084e2 <HAL_RCC_OscConfig+0x186>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	2b01      	cmp	r3, #1
 80084dc:	d001      	beq.n	80084e2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80084de:	2301      	movs	r3, #1
 80084e0:	e1d3      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084e2:	4b3b      	ldr	r3, [pc, #236]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	00db      	lsls	r3, r3, #3
 80084f0:	4937      	ldr	r1, [pc, #220]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80084f2:	4313      	orrs	r3, r2
 80084f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084f6:	e03a      	b.n	800856e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	68db      	ldr	r3, [r3, #12]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d020      	beq.n	8008542 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008500:	4b34      	ldr	r3, [pc, #208]	@ (80085d4 <HAL_RCC_OscConfig+0x278>)
 8008502:	2201      	movs	r2, #1
 8008504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008506:	f7fc fb6d 	bl	8004be4 <HAL_GetTick>
 800850a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800850c:	e008      	b.n	8008520 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800850e:	f7fc fb69 	bl	8004be4 <HAL_GetTick>
 8008512:	4602      	mov	r2, r0
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	2b02      	cmp	r3, #2
 800851a:	d901      	bls.n	8008520 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800851c:	2303      	movs	r3, #3
 800851e:	e1b4      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008520:	4b2b      	ldr	r3, [pc, #172]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0302 	and.w	r3, r3, #2
 8008528:	2b00      	cmp	r3, #0
 800852a:	d0f0      	beq.n	800850e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800852c:	4b28      	ldr	r3, [pc, #160]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	691b      	ldr	r3, [r3, #16]
 8008538:	00db      	lsls	r3, r3, #3
 800853a:	4925      	ldr	r1, [pc, #148]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 800853c:	4313      	orrs	r3, r2
 800853e:	600b      	str	r3, [r1, #0]
 8008540:	e015      	b.n	800856e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008542:	4b24      	ldr	r3, [pc, #144]	@ (80085d4 <HAL_RCC_OscConfig+0x278>)
 8008544:	2200      	movs	r2, #0
 8008546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008548:	f7fc fb4c 	bl	8004be4 <HAL_GetTick>
 800854c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800854e:	e008      	b.n	8008562 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008550:	f7fc fb48 	bl	8004be4 <HAL_GetTick>
 8008554:	4602      	mov	r2, r0
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	1ad3      	subs	r3, r2, r3
 800855a:	2b02      	cmp	r3, #2
 800855c:	d901      	bls.n	8008562 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e193      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008562:	4b1b      	ldr	r3, [pc, #108]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0302 	and.w	r3, r3, #2
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1f0      	bne.n	8008550 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f003 0308 	and.w	r3, r3, #8
 8008576:	2b00      	cmp	r3, #0
 8008578:	d036      	beq.n	80085e8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	695b      	ldr	r3, [r3, #20]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d016      	beq.n	80085b0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008582:	4b15      	ldr	r3, [pc, #84]	@ (80085d8 <HAL_RCC_OscConfig+0x27c>)
 8008584:	2201      	movs	r2, #1
 8008586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008588:	f7fc fb2c 	bl	8004be4 <HAL_GetTick>
 800858c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800858e:	e008      	b.n	80085a2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008590:	f7fc fb28 	bl	8004be4 <HAL_GetTick>
 8008594:	4602      	mov	r2, r0
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	1ad3      	subs	r3, r2, r3
 800859a:	2b02      	cmp	r3, #2
 800859c:	d901      	bls.n	80085a2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800859e:	2303      	movs	r3, #3
 80085a0:	e173      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80085a2:	4b0b      	ldr	r3, [pc, #44]	@ (80085d0 <HAL_RCC_OscConfig+0x274>)
 80085a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085a6:	f003 0302 	and.w	r3, r3, #2
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d0f0      	beq.n	8008590 <HAL_RCC_OscConfig+0x234>
 80085ae:	e01b      	b.n	80085e8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80085b0:	4b09      	ldr	r3, [pc, #36]	@ (80085d8 <HAL_RCC_OscConfig+0x27c>)
 80085b2:	2200      	movs	r2, #0
 80085b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085b6:	f7fc fb15 	bl	8004be4 <HAL_GetTick>
 80085ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085bc:	e00e      	b.n	80085dc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80085be:	f7fc fb11 	bl	8004be4 <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d907      	bls.n	80085dc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80085cc:	2303      	movs	r3, #3
 80085ce:	e15c      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
 80085d0:	40023800 	.word	0x40023800
 80085d4:	42470000 	.word	0x42470000
 80085d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085dc:	4b8a      	ldr	r3, [pc, #552]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80085de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085e0:	f003 0302 	and.w	r3, r3, #2
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d1ea      	bne.n	80085be <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f003 0304 	and.w	r3, r3, #4
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	f000 8097 	beq.w	8008724 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80085f6:	2300      	movs	r3, #0
 80085f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80085fa:	4b83      	ldr	r3, [pc, #524]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80085fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008602:	2b00      	cmp	r3, #0
 8008604:	d10f      	bne.n	8008626 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008606:	2300      	movs	r3, #0
 8008608:	60bb      	str	r3, [r7, #8]
 800860a:	4b7f      	ldr	r3, [pc, #508]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 800860c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800860e:	4a7e      	ldr	r2, [pc, #504]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008614:	6413      	str	r3, [r2, #64]	@ 0x40
 8008616:	4b7c      	ldr	r3, [pc, #496]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800861a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800861e:	60bb      	str	r3, [r7, #8]
 8008620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008622:	2301      	movs	r3, #1
 8008624:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008626:	4b79      	ldr	r3, [pc, #484]	@ (800880c <HAL_RCC_OscConfig+0x4b0>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800862e:	2b00      	cmp	r3, #0
 8008630:	d118      	bne.n	8008664 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008632:	4b76      	ldr	r3, [pc, #472]	@ (800880c <HAL_RCC_OscConfig+0x4b0>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a75      	ldr	r2, [pc, #468]	@ (800880c <HAL_RCC_OscConfig+0x4b0>)
 8008638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800863c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800863e:	f7fc fad1 	bl	8004be4 <HAL_GetTick>
 8008642:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008644:	e008      	b.n	8008658 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008646:	f7fc facd 	bl	8004be4 <HAL_GetTick>
 800864a:	4602      	mov	r2, r0
 800864c:	693b      	ldr	r3, [r7, #16]
 800864e:	1ad3      	subs	r3, r2, r3
 8008650:	2b02      	cmp	r3, #2
 8008652:	d901      	bls.n	8008658 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008654:	2303      	movs	r3, #3
 8008656:	e118      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008658:	4b6c      	ldr	r3, [pc, #432]	@ (800880c <HAL_RCC_OscConfig+0x4b0>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008660:	2b00      	cmp	r3, #0
 8008662:	d0f0      	beq.n	8008646 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	2b01      	cmp	r3, #1
 800866a:	d106      	bne.n	800867a <HAL_RCC_OscConfig+0x31e>
 800866c:	4b66      	ldr	r3, [pc, #408]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 800866e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008670:	4a65      	ldr	r2, [pc, #404]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008672:	f043 0301 	orr.w	r3, r3, #1
 8008676:	6713      	str	r3, [r2, #112]	@ 0x70
 8008678:	e01c      	b.n	80086b4 <HAL_RCC_OscConfig+0x358>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	2b05      	cmp	r3, #5
 8008680:	d10c      	bne.n	800869c <HAL_RCC_OscConfig+0x340>
 8008682:	4b61      	ldr	r3, [pc, #388]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008686:	4a60      	ldr	r2, [pc, #384]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008688:	f043 0304 	orr.w	r3, r3, #4
 800868c:	6713      	str	r3, [r2, #112]	@ 0x70
 800868e:	4b5e      	ldr	r3, [pc, #376]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008692:	4a5d      	ldr	r2, [pc, #372]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008694:	f043 0301 	orr.w	r3, r3, #1
 8008698:	6713      	str	r3, [r2, #112]	@ 0x70
 800869a:	e00b      	b.n	80086b4 <HAL_RCC_OscConfig+0x358>
 800869c:	4b5a      	ldr	r3, [pc, #360]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 800869e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086a0:	4a59      	ldr	r2, [pc, #356]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80086a2:	f023 0301 	bic.w	r3, r3, #1
 80086a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80086a8:	4b57      	ldr	r3, [pc, #348]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80086aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086ac:	4a56      	ldr	r2, [pc, #344]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80086ae:	f023 0304 	bic.w	r3, r3, #4
 80086b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	689b      	ldr	r3, [r3, #8]
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d015      	beq.n	80086e8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086bc:	f7fc fa92 	bl	8004be4 <HAL_GetTick>
 80086c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086c2:	e00a      	b.n	80086da <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086c4:	f7fc fa8e 	bl	8004be4 <HAL_GetTick>
 80086c8:	4602      	mov	r2, r0
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	1ad3      	subs	r3, r2, r3
 80086ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d901      	bls.n	80086da <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80086d6:	2303      	movs	r3, #3
 80086d8:	e0d7      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086da:	4b4b      	ldr	r3, [pc, #300]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80086dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d0ee      	beq.n	80086c4 <HAL_RCC_OscConfig+0x368>
 80086e6:	e014      	b.n	8008712 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086e8:	f7fc fa7c 	bl	8004be4 <HAL_GetTick>
 80086ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80086ee:	e00a      	b.n	8008706 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086f0:	f7fc fa78 	bl	8004be4 <HAL_GetTick>
 80086f4:	4602      	mov	r2, r0
 80086f6:	693b      	ldr	r3, [r7, #16]
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086fe:	4293      	cmp	r3, r2
 8008700:	d901      	bls.n	8008706 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008702:	2303      	movs	r3, #3
 8008704:	e0c1      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008706:	4b40      	ldr	r3, [pc, #256]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1ee      	bne.n	80086f0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008712:	7dfb      	ldrb	r3, [r7, #23]
 8008714:	2b01      	cmp	r3, #1
 8008716:	d105      	bne.n	8008724 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008718:	4b3b      	ldr	r3, [pc, #236]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 800871a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871c:	4a3a      	ldr	r2, [pc, #232]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 800871e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008722:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	699b      	ldr	r3, [r3, #24]
 8008728:	2b00      	cmp	r3, #0
 800872a:	f000 80ad 	beq.w	8008888 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800872e:	4b36      	ldr	r3, [pc, #216]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	f003 030c 	and.w	r3, r3, #12
 8008736:	2b08      	cmp	r3, #8
 8008738:	d060      	beq.n	80087fc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	699b      	ldr	r3, [r3, #24]
 800873e:	2b02      	cmp	r3, #2
 8008740:	d145      	bne.n	80087ce <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008742:	4b33      	ldr	r3, [pc, #204]	@ (8008810 <HAL_RCC_OscConfig+0x4b4>)
 8008744:	2200      	movs	r2, #0
 8008746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008748:	f7fc fa4c 	bl	8004be4 <HAL_GetTick>
 800874c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800874e:	e008      	b.n	8008762 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008750:	f7fc fa48 	bl	8004be4 <HAL_GetTick>
 8008754:	4602      	mov	r2, r0
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	1ad3      	subs	r3, r2, r3
 800875a:	2b02      	cmp	r3, #2
 800875c:	d901      	bls.n	8008762 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800875e:	2303      	movs	r3, #3
 8008760:	e093      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008762:	4b29      	ldr	r3, [pc, #164]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800876a:	2b00      	cmp	r3, #0
 800876c:	d1f0      	bne.n	8008750 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	69da      	ldr	r2, [r3, #28]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a1b      	ldr	r3, [r3, #32]
 8008776:	431a      	orrs	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800877c:	019b      	lsls	r3, r3, #6
 800877e:	431a      	orrs	r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008784:	085b      	lsrs	r3, r3, #1
 8008786:	3b01      	subs	r3, #1
 8008788:	041b      	lsls	r3, r3, #16
 800878a:	431a      	orrs	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008790:	061b      	lsls	r3, r3, #24
 8008792:	431a      	orrs	r2, r3
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008798:	071b      	lsls	r3, r3, #28
 800879a:	491b      	ldr	r1, [pc, #108]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 800879c:	4313      	orrs	r3, r2
 800879e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80087a0:	4b1b      	ldr	r3, [pc, #108]	@ (8008810 <HAL_RCC_OscConfig+0x4b4>)
 80087a2:	2201      	movs	r2, #1
 80087a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087a6:	f7fc fa1d 	bl	8004be4 <HAL_GetTick>
 80087aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087ac:	e008      	b.n	80087c0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087ae:	f7fc fa19 	bl	8004be4 <HAL_GetTick>
 80087b2:	4602      	mov	r2, r0
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	1ad3      	subs	r3, r2, r3
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	d901      	bls.n	80087c0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80087bc:	2303      	movs	r3, #3
 80087be:	e064      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80087c0:	4b11      	ldr	r3, [pc, #68]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d0f0      	beq.n	80087ae <HAL_RCC_OscConfig+0x452>
 80087cc:	e05c      	b.n	8008888 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087ce:	4b10      	ldr	r3, [pc, #64]	@ (8008810 <HAL_RCC_OscConfig+0x4b4>)
 80087d0:	2200      	movs	r2, #0
 80087d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087d4:	f7fc fa06 	bl	8004be4 <HAL_GetTick>
 80087d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087da:	e008      	b.n	80087ee <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087dc:	f7fc fa02 	bl	8004be4 <HAL_GetTick>
 80087e0:	4602      	mov	r2, r0
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	1ad3      	subs	r3, r2, r3
 80087e6:	2b02      	cmp	r3, #2
 80087e8:	d901      	bls.n	80087ee <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80087ea:	2303      	movs	r3, #3
 80087ec:	e04d      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087ee:	4b06      	ldr	r3, [pc, #24]	@ (8008808 <HAL_RCC_OscConfig+0x4ac>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1f0      	bne.n	80087dc <HAL_RCC_OscConfig+0x480>
 80087fa:	e045      	b.n	8008888 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	699b      	ldr	r3, [r3, #24]
 8008800:	2b01      	cmp	r3, #1
 8008802:	d107      	bne.n	8008814 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e040      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
 8008808:	40023800 	.word	0x40023800
 800880c:	40007000 	.word	0x40007000
 8008810:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008814:	4b1f      	ldr	r3, [pc, #124]	@ (8008894 <HAL_RCC_OscConfig+0x538>)
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	699b      	ldr	r3, [r3, #24]
 800881e:	2b01      	cmp	r3, #1
 8008820:	d030      	beq.n	8008884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800882c:	429a      	cmp	r2, r3
 800882e:	d129      	bne.n	8008884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800883a:	429a      	cmp	r2, r3
 800883c:	d122      	bne.n	8008884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008844:	4013      	ands	r3, r2
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800884a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800884c:	4293      	cmp	r3, r2
 800884e:	d119      	bne.n	8008884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885a:	085b      	lsrs	r3, r3, #1
 800885c:	3b01      	subs	r3, #1
 800885e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008860:	429a      	cmp	r2, r3
 8008862:	d10f      	bne.n	8008884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008870:	429a      	cmp	r2, r3
 8008872:	d107      	bne.n	8008884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800887e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008880:	429a      	cmp	r2, r3
 8008882:	d001      	beq.n	8008888 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e000      	b.n	800888a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3718      	adds	r7, #24
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	40023800 	.word	0x40023800

08008898 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d101      	bne.n	80088aa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80088a6:	2301      	movs	r3, #1
 80088a8:	e073      	b.n	8008992 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	7f5b      	ldrb	r3, [r3, #29]
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d105      	bne.n	80088c0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f7fa fd3e 	bl	800333c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2202      	movs	r2, #2
 80088c4:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	f003 0310 	and.w	r3, r3, #16
 80088d0:	2b10      	cmp	r3, #16
 80088d2:	d055      	beq.n	8008980 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	22ca      	movs	r2, #202	@ 0xca
 80088da:	625a      	str	r2, [r3, #36]	@ 0x24
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2253      	movs	r2, #83	@ 0x53
 80088e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 f87f 	bl	80089e8 <RTC_EnterInitMode>
 80088ea:	4603      	mov	r3, r0
 80088ec:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80088ee:	7bfb      	ldrb	r3, [r7, #15]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d12c      	bne.n	800894e <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	689b      	ldr	r3, [r3, #8]
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	6812      	ldr	r2, [r2, #0]
 80088fe:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008902:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008906:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	6899      	ldr	r1, [r3, #8]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	685a      	ldr	r2, [r3, #4]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	691b      	ldr	r3, [r3, #16]
 8008916:	431a      	orrs	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	695b      	ldr	r3, [r3, #20]
 800891c:	431a      	orrs	r2, r3
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	430a      	orrs	r2, r1
 8008924:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	68d2      	ldr	r2, [r2, #12]
 800892e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	6919      	ldr	r1, [r3, #16]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	041a      	lsls	r2, r3, #16
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	430a      	orrs	r2, r1
 8008942:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 f886 	bl	8008a56 <RTC_ExitInitMode>
 800894a:	4603      	mov	r3, r0
 800894c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800894e:	7bfb      	ldrb	r3, [r7, #15]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d110      	bne.n	8008976 <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008962:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	699a      	ldr	r2, [r3, #24]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	430a      	orrs	r2, r1
 8008974:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	22ff      	movs	r2, #255	@ 0xff
 800897c:	625a      	str	r2, [r3, #36]	@ 0x24
 800897e:	e001      	b.n	8008984 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008980:	2300      	movs	r3, #0
 8008982:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008984:	7bfb      	ldrb	r3, [r7, #15]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d102      	bne.n	8008990 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2201      	movs	r2, #1
 800898e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008990:	7bfb      	ldrb	r3, [r7, #15]
}
 8008992:	4618      	mov	r0, r3
 8008994:	3710      	adds	r7, #16
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
	...

0800899c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b084      	sub	sp, #16
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089a4:	2300      	movs	r3, #0
 80089a6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a0d      	ldr	r2, [pc, #52]	@ (80089e4 <HAL_RTC_WaitForSynchro+0x48>)
 80089ae:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80089b0:	f7fc f918 	bl	8004be4 <HAL_GetTick>
 80089b4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80089b6:	e009      	b.n	80089cc <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80089b8:	f7fc f914 	bl	8004be4 <HAL_GetTick>
 80089bc:	4602      	mov	r2, r0
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	1ad3      	subs	r3, r2, r3
 80089c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80089c6:	d901      	bls.n	80089cc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80089c8:	2303      	movs	r3, #3
 80089ca:	e007      	b.n	80089dc <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	f003 0320 	and.w	r3, r3, #32
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d0ee      	beq.n	80089b8 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80089da:	2300      	movs	r3, #0
}
 80089dc:	4618      	mov	r0, r3
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}
 80089e4:	00017f5f 	.word	0x00017f5f

080089e8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b084      	sub	sp, #16
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089f0:	2300      	movs	r3, #0
 80089f2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80089f4:	2300      	movs	r3, #0
 80089f6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	68db      	ldr	r3, [r3, #12]
 80089fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d122      	bne.n	8008a4c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68da      	ldr	r2, [r3, #12]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008a14:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008a16:	f7fc f8e5 	bl	8004be4 <HAL_GetTick>
 8008a1a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008a1c:	e00c      	b.n	8008a38 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008a1e:	f7fc f8e1 	bl	8004be4 <HAL_GetTick>
 8008a22:	4602      	mov	r2, r0
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	1ad3      	subs	r3, r2, r3
 8008a28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a2c:	d904      	bls.n	8008a38 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2204      	movs	r2, #4
 8008a32:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008a34:	2301      	movs	r3, #1
 8008a36:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d102      	bne.n	8008a4c <RTC_EnterInitMode+0x64>
 8008a46:	7bfb      	ldrb	r3, [r7, #15]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d1e8      	bne.n	8008a1e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}

08008a56 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b084      	sub	sp, #16
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	68da      	ldr	r2, [r3, #12]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a70:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	689b      	ldr	r3, [r3, #8]
 8008a78:	f003 0320 	and.w	r3, r3, #32
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d10a      	bne.n	8008a96 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f7ff ff8b 	bl	800899c <HAL_RTC_WaitForSynchro>
 8008a86:	4603      	mov	r3, r0
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d004      	beq.n	8008a96 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2204      	movs	r2, #4
 8008a90:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3710      	adds	r7, #16
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d101      	bne.n	8008ab2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e07b      	b.n	8008baa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d108      	bne.n	8008acc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ac2:	d009      	beq.n	8008ad8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	61da      	str	r2, [r3, #28]
 8008aca:	e005      	b.n	8008ad8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2200      	movs	r2, #0
 8008adc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d106      	bne.n	8008af8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2200      	movs	r2, #0
 8008aee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f7fa fcb8 	bl	8003468 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2202      	movs	r2, #2
 8008afc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	689b      	ldr	r3, [r3, #8]
 8008b1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008b20:	431a      	orrs	r2, r3
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b2a:	431a      	orrs	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	691b      	ldr	r3, [r3, #16]
 8008b30:	f003 0302 	and.w	r3, r3, #2
 8008b34:	431a      	orrs	r2, r3
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	f003 0301 	and.w	r3, r3, #1
 8008b3e:	431a      	orrs	r2, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	699b      	ldr	r3, [r3, #24]
 8008b44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b48:	431a      	orrs	r2, r3
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	69db      	ldr	r3, [r3, #28]
 8008b4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b52:	431a      	orrs	r2, r3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6a1b      	ldr	r3, [r3, #32]
 8008b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b5c:	ea42 0103 	orr.w	r1, r2, r3
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b64:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	430a      	orrs	r2, r1
 8008b6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	699b      	ldr	r3, [r3, #24]
 8008b74:	0c1b      	lsrs	r3, r3, #16
 8008b76:	f003 0104 	and.w	r1, r3, #4
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b7e:	f003 0210 	and.w	r2, r3, #16
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	430a      	orrs	r2, r1
 8008b88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	69da      	ldr	r2, [r3, #28]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008b98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008ba8:	2300      	movs	r3, #0
}
 8008baa:	4618      	mov	r0, r3
 8008bac:	3708      	adds	r7, #8
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}

08008bb2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008bb2:	b580      	push	{r7, lr}
 8008bb4:	b082      	sub	sp, #8
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d101      	bne.n	8008bc4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e041      	b.n	8008c48 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d106      	bne.n	8008bde <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f7fa ffdf 	bl	8003b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2202      	movs	r2, #2
 8008be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	3304      	adds	r3, #4
 8008bee:	4619      	mov	r1, r3
 8008bf0:	4610      	mov	r0, r2
 8008bf2:	f000 faab 	bl	800914c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2201      	movs	r2, #1
 8008c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2201      	movs	r2, #1
 8008c0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2201      	movs	r2, #1
 8008c12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2201      	movs	r2, #1
 8008c32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2201      	movs	r2, #1
 8008c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3708      	adds	r7, #8
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c5e:	b2db      	uxtb	r3, r3
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d001      	beq.n	8008c68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008c64:	2301      	movs	r3, #1
 8008c66:	e04e      	b.n	8008d06 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2202      	movs	r2, #2
 8008c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	68da      	ldr	r2, [r3, #12]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f042 0201 	orr.w	r2, r2, #1
 8008c7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a23      	ldr	r2, [pc, #140]	@ (8008d14 <HAL_TIM_Base_Start_IT+0xc4>)
 8008c86:	4293      	cmp	r3, r2
 8008c88:	d022      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x80>
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c92:	d01d      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x80>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	4a1f      	ldr	r2, [pc, #124]	@ (8008d18 <HAL_TIM_Base_Start_IT+0xc8>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d018      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x80>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8008d1c <HAL_TIM_Base_Start_IT+0xcc>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d013      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x80>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a1c      	ldr	r2, [pc, #112]	@ (8008d20 <HAL_TIM_Base_Start_IT+0xd0>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d00e      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x80>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	4a1b      	ldr	r2, [pc, #108]	@ (8008d24 <HAL_TIM_Base_Start_IT+0xd4>)
 8008cb8:	4293      	cmp	r3, r2
 8008cba:	d009      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x80>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4a19      	ldr	r2, [pc, #100]	@ (8008d28 <HAL_TIM_Base_Start_IT+0xd8>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d004      	beq.n	8008cd0 <HAL_TIM_Base_Start_IT+0x80>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	4a18      	ldr	r2, [pc, #96]	@ (8008d2c <HAL_TIM_Base_Start_IT+0xdc>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d111      	bne.n	8008cf4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	f003 0307 	and.w	r3, r3, #7
 8008cda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2b06      	cmp	r3, #6
 8008ce0:	d010      	beq.n	8008d04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f042 0201 	orr.w	r2, r2, #1
 8008cf0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cf2:	e007      	b.n	8008d04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f042 0201 	orr.w	r2, r2, #1
 8008d02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3714      	adds	r7, #20
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr
 8008d12:	bf00      	nop
 8008d14:	40010000 	.word	0x40010000
 8008d18:	40000400 	.word	0x40000400
 8008d1c:	40000800 	.word	0x40000800
 8008d20:	40000c00 	.word	0x40000c00
 8008d24:	40010400 	.word	0x40010400
 8008d28:	40014000 	.word	0x40014000
 8008d2c:	40001800 	.word	0x40001800

08008d30 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	68da      	ldr	r2, [r3, #12]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f022 0201 	bic.w	r2, r2, #1
 8008d46:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	6a1a      	ldr	r2, [r3, #32]
 8008d4e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008d52:	4013      	ands	r3, r2
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d10f      	bne.n	8008d78 <HAL_TIM_Base_Stop_IT+0x48>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	6a1a      	ldr	r2, [r3, #32]
 8008d5e:	f240 4344 	movw	r3, #1092	@ 0x444
 8008d62:	4013      	ands	r3, r2
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d107      	bne.n	8008d78 <HAL_TIM_Base_Stop_IT+0x48>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681a      	ldr	r2, [r3, #0]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f022 0201 	bic.w	r2, r2, #1
 8008d76:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008d80:	2300      	movs	r3, #0
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr

08008d8e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d8e:	b580      	push	{r7, lr}
 8008d90:	b084      	sub	sp, #16
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	691b      	ldr	r3, [r3, #16]
 8008da4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008da6:	68bb      	ldr	r3, [r7, #8]
 8008da8:	f003 0302 	and.w	r3, r3, #2
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d020      	beq.n	8008df2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f003 0302 	and.w	r3, r3, #2
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d01b      	beq.n	8008df2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f06f 0202 	mvn.w	r2, #2
 8008dc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	699b      	ldr	r3, [r3, #24]
 8008dd0:	f003 0303 	and.w	r3, r3, #3
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d003      	beq.n	8008de0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	f000 f999 	bl	8009110 <HAL_TIM_IC_CaptureCallback>
 8008dde:	e005      	b.n	8008dec <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f000 f98b 	bl	80090fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 f99c 	bl	8009124 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	f003 0304 	and.w	r3, r3, #4
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d020      	beq.n	8008e3e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	f003 0304 	and.w	r3, r3, #4
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d01b      	beq.n	8008e3e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f06f 0204 	mvn.w	r2, #4
 8008e0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2202      	movs	r2, #2
 8008e14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	699b      	ldr	r3, [r3, #24]
 8008e1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d003      	beq.n	8008e2c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f000 f973 	bl	8009110 <HAL_TIM_IC_CaptureCallback>
 8008e2a:	e005      	b.n	8008e38 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f965 	bl	80090fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 f976 	bl	8009124 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	f003 0308 	and.w	r3, r3, #8
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d020      	beq.n	8008e8a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f003 0308 	and.w	r3, r3, #8
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d01b      	beq.n	8008e8a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f06f 0208 	mvn.w	r2, #8
 8008e5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2204      	movs	r2, #4
 8008e60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	69db      	ldr	r3, [r3, #28]
 8008e68:	f003 0303 	and.w	r3, r3, #3
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d003      	beq.n	8008e78 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f000 f94d 	bl	8009110 <HAL_TIM_IC_CaptureCallback>
 8008e76:	e005      	b.n	8008e84 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f000 f93f 	bl	80090fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 f950 	bl	8009124 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	f003 0310 	and.w	r3, r3, #16
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d020      	beq.n	8008ed6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f003 0310 	and.w	r3, r3, #16
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d01b      	beq.n	8008ed6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f06f 0210 	mvn.w	r2, #16
 8008ea6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2208      	movs	r2, #8
 8008eac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d003      	beq.n	8008ec4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f000 f927 	bl	8009110 <HAL_TIM_IC_CaptureCallback>
 8008ec2:	e005      	b.n	8008ed0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f919 	bl	80090fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 f92a 	bl	8009124 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f003 0301 	and.w	r3, r3, #1
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00c      	beq.n	8008efa <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	f003 0301 	and.w	r3, r3, #1
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d007      	beq.n	8008efa <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f06f 0201 	mvn.w	r2, #1
 8008ef2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7f9 fba5 	bl	8002644 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d00c      	beq.n	8008f1e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d007      	beq.n	8008f1e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 fadd 	bl	80094d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00c      	beq.n	8008f42 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d007      	beq.n	8008f42 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f000 f8fb 	bl	8009138 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	f003 0320 	and.w	r3, r3, #32
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00c      	beq.n	8008f66 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f003 0320 	and.w	r3, r3, #32
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d007      	beq.n	8008f66 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f06f 0220 	mvn.w	r2, #32
 8008f5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f000 faaf 	bl	80094c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f66:	bf00      	nop
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}

08008f6e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b084      	sub	sp, #16
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
 8008f76:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d101      	bne.n	8008f8a <HAL_TIM_ConfigClockSource+0x1c>
 8008f86:	2302      	movs	r3, #2
 8008f88:	e0b4      	b.n	80090f4 <HAL_TIM_ConfigClockSource+0x186>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2202      	movs	r2, #2
 8008f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008fa8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fb0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68ba      	ldr	r2, [r7, #8]
 8008fb8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fc2:	d03e      	beq.n	8009042 <HAL_TIM_ConfigClockSource+0xd4>
 8008fc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fc8:	f200 8087 	bhi.w	80090da <HAL_TIM_ConfigClockSource+0x16c>
 8008fcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fd0:	f000 8086 	beq.w	80090e0 <HAL_TIM_ConfigClockSource+0x172>
 8008fd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fd8:	d87f      	bhi.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
 8008fda:	2b70      	cmp	r3, #112	@ 0x70
 8008fdc:	d01a      	beq.n	8009014 <HAL_TIM_ConfigClockSource+0xa6>
 8008fde:	2b70      	cmp	r3, #112	@ 0x70
 8008fe0:	d87b      	bhi.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
 8008fe2:	2b60      	cmp	r3, #96	@ 0x60
 8008fe4:	d050      	beq.n	8009088 <HAL_TIM_ConfigClockSource+0x11a>
 8008fe6:	2b60      	cmp	r3, #96	@ 0x60
 8008fe8:	d877      	bhi.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
 8008fea:	2b50      	cmp	r3, #80	@ 0x50
 8008fec:	d03c      	beq.n	8009068 <HAL_TIM_ConfigClockSource+0xfa>
 8008fee:	2b50      	cmp	r3, #80	@ 0x50
 8008ff0:	d873      	bhi.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
 8008ff2:	2b40      	cmp	r3, #64	@ 0x40
 8008ff4:	d058      	beq.n	80090a8 <HAL_TIM_ConfigClockSource+0x13a>
 8008ff6:	2b40      	cmp	r3, #64	@ 0x40
 8008ff8:	d86f      	bhi.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
 8008ffa:	2b30      	cmp	r3, #48	@ 0x30
 8008ffc:	d064      	beq.n	80090c8 <HAL_TIM_ConfigClockSource+0x15a>
 8008ffe:	2b30      	cmp	r3, #48	@ 0x30
 8009000:	d86b      	bhi.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
 8009002:	2b20      	cmp	r3, #32
 8009004:	d060      	beq.n	80090c8 <HAL_TIM_ConfigClockSource+0x15a>
 8009006:	2b20      	cmp	r3, #32
 8009008:	d867      	bhi.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d05c      	beq.n	80090c8 <HAL_TIM_ConfigClockSource+0x15a>
 800900e:	2b10      	cmp	r3, #16
 8009010:	d05a      	beq.n	80090c8 <HAL_TIM_ConfigClockSource+0x15a>
 8009012:	e062      	b.n	80090da <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009024:	f000 f9b2 	bl	800938c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	689b      	ldr	r3, [r3, #8]
 800902e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009036:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	609a      	str	r2, [r3, #8]
      break;
 8009040:	e04f      	b.n	80090e2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009052:	f000 f99b 	bl	800938c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	689a      	ldr	r2, [r3, #8]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009064:	609a      	str	r2, [r3, #8]
      break;
 8009066:	e03c      	b.n	80090e2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009074:	461a      	mov	r2, r3
 8009076:	f000 f90f 	bl	8009298 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	2150      	movs	r1, #80	@ 0x50
 8009080:	4618      	mov	r0, r3
 8009082:	f000 f968 	bl	8009356 <TIM_ITRx_SetConfig>
      break;
 8009086:	e02c      	b.n	80090e2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009094:	461a      	mov	r2, r3
 8009096:	f000 f92e 	bl	80092f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2160      	movs	r1, #96	@ 0x60
 80090a0:	4618      	mov	r0, r3
 80090a2:	f000 f958 	bl	8009356 <TIM_ITRx_SetConfig>
      break;
 80090a6:	e01c      	b.n	80090e2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80090b4:	461a      	mov	r2, r3
 80090b6:	f000 f8ef 	bl	8009298 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2140      	movs	r1, #64	@ 0x40
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 f948 	bl	8009356 <TIM_ITRx_SetConfig>
      break;
 80090c6:	e00c      	b.n	80090e2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4619      	mov	r1, r3
 80090d2:	4610      	mov	r0, r2
 80090d4:	f000 f93f 	bl	8009356 <TIM_ITRx_SetConfig>
      break;
 80090d8:	e003      	b.n	80090e2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80090da:	2301      	movs	r3, #1
 80090dc:	73fb      	strb	r3, [r7, #15]
      break;
 80090de:	e000      	b.n	80090e2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80090e0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80090f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3710      	adds	r7, #16
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}

080090fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b083      	sub	sp, #12
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009118:	bf00      	nop
 800911a:	370c      	adds	r7, #12
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800912c:	bf00      	nop
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009140:	bf00      	nop
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800914c:	b480      	push	{r7}
 800914e:	b085      	sub	sp, #20
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	4a43      	ldr	r2, [pc, #268]	@ (800926c <TIM_Base_SetConfig+0x120>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d013      	beq.n	800918c <TIM_Base_SetConfig+0x40>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800916a:	d00f      	beq.n	800918c <TIM_Base_SetConfig+0x40>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	4a40      	ldr	r2, [pc, #256]	@ (8009270 <TIM_Base_SetConfig+0x124>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d00b      	beq.n	800918c <TIM_Base_SetConfig+0x40>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	4a3f      	ldr	r2, [pc, #252]	@ (8009274 <TIM_Base_SetConfig+0x128>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d007      	beq.n	800918c <TIM_Base_SetConfig+0x40>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	4a3e      	ldr	r2, [pc, #248]	@ (8009278 <TIM_Base_SetConfig+0x12c>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d003      	beq.n	800918c <TIM_Base_SetConfig+0x40>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	4a3d      	ldr	r2, [pc, #244]	@ (800927c <TIM_Base_SetConfig+0x130>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d108      	bne.n	800919e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009192:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	4313      	orrs	r3, r2
 800919c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	4a32      	ldr	r2, [pc, #200]	@ (800926c <TIM_Base_SetConfig+0x120>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d02b      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091ac:	d027      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4a2f      	ldr	r2, [pc, #188]	@ (8009270 <TIM_Base_SetConfig+0x124>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d023      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	4a2e      	ldr	r2, [pc, #184]	@ (8009274 <TIM_Base_SetConfig+0x128>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d01f      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	4a2d      	ldr	r2, [pc, #180]	@ (8009278 <TIM_Base_SetConfig+0x12c>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d01b      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	4a2c      	ldr	r2, [pc, #176]	@ (800927c <TIM_Base_SetConfig+0x130>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d017      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	4a2b      	ldr	r2, [pc, #172]	@ (8009280 <TIM_Base_SetConfig+0x134>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d013      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	4a2a      	ldr	r2, [pc, #168]	@ (8009284 <TIM_Base_SetConfig+0x138>)
 80091da:	4293      	cmp	r3, r2
 80091dc:	d00f      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	4a29      	ldr	r2, [pc, #164]	@ (8009288 <TIM_Base_SetConfig+0x13c>)
 80091e2:	4293      	cmp	r3, r2
 80091e4:	d00b      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	4a28      	ldr	r2, [pc, #160]	@ (800928c <TIM_Base_SetConfig+0x140>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d007      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4a27      	ldr	r2, [pc, #156]	@ (8009290 <TIM_Base_SetConfig+0x144>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d003      	beq.n	80091fe <TIM_Base_SetConfig+0xb2>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	4a26      	ldr	r2, [pc, #152]	@ (8009294 <TIM_Base_SetConfig+0x148>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d108      	bne.n	8009210 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009204:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	68fa      	ldr	r2, [r7, #12]
 800920c:	4313      	orrs	r3, r2
 800920e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	695b      	ldr	r3, [r3, #20]
 800921a:	4313      	orrs	r3, r2
 800921c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	689a      	ldr	r2, [r3, #8]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4a0e      	ldr	r2, [pc, #56]	@ (800926c <TIM_Base_SetConfig+0x120>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d003      	beq.n	800923e <TIM_Base_SetConfig+0xf2>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	4a10      	ldr	r2, [pc, #64]	@ (800927c <TIM_Base_SetConfig+0x130>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d103      	bne.n	8009246 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	691a      	ldr	r2, [r3, #16]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f043 0204 	orr.w	r2, r3, #4
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2201      	movs	r2, #1
 8009256:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	68fa      	ldr	r2, [r7, #12]
 800925c:	601a      	str	r2, [r3, #0]
}
 800925e:	bf00      	nop
 8009260:	3714      	adds	r7, #20
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr
 800926a:	bf00      	nop
 800926c:	40010000 	.word	0x40010000
 8009270:	40000400 	.word	0x40000400
 8009274:	40000800 	.word	0x40000800
 8009278:	40000c00 	.word	0x40000c00
 800927c:	40010400 	.word	0x40010400
 8009280:	40014000 	.word	0x40014000
 8009284:	40014400 	.word	0x40014400
 8009288:	40014800 	.word	0x40014800
 800928c:	40001800 	.word	0x40001800
 8009290:	40001c00 	.word	0x40001c00
 8009294:	40002000 	.word	0x40002000

08009298 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009298:	b480      	push	{r7}
 800929a:	b087      	sub	sp, #28
 800929c:	af00      	add	r7, sp, #0
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6a1b      	ldr	r3, [r3, #32]
 80092a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	6a1b      	ldr	r3, [r3, #32]
 80092ae:	f023 0201 	bic.w	r2, r3, #1
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	699b      	ldr	r3, [r3, #24]
 80092ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80092c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	011b      	lsls	r3, r3, #4
 80092c8:	693a      	ldr	r2, [r7, #16]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	f023 030a 	bic.w	r3, r3, #10
 80092d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80092d6:	697a      	ldr	r2, [r7, #20]
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	4313      	orrs	r3, r2
 80092dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	693a      	ldr	r2, [r7, #16]
 80092e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	697a      	ldr	r2, [r7, #20]
 80092e8:	621a      	str	r2, [r3, #32]
}
 80092ea:	bf00      	nop
 80092ec:	371c      	adds	r7, #28
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr

080092f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80092f6:	b480      	push	{r7}
 80092f8:	b087      	sub	sp, #28
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	60f8      	str	r0, [r7, #12]
 80092fe:	60b9      	str	r1, [r7, #8]
 8009300:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6a1b      	ldr	r3, [r3, #32]
 8009306:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	6a1b      	ldr	r3, [r3, #32]
 800930c:	f023 0210 	bic.w	r2, r3, #16
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009320:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	031b      	lsls	r3, r3, #12
 8009326:	693a      	ldr	r2, [r7, #16]
 8009328:	4313      	orrs	r3, r2
 800932a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009332:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	011b      	lsls	r3, r3, #4
 8009338:	697a      	ldr	r2, [r7, #20]
 800933a:	4313      	orrs	r3, r2
 800933c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	693a      	ldr	r2, [r7, #16]
 8009342:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	697a      	ldr	r2, [r7, #20]
 8009348:	621a      	str	r2, [r3, #32]
}
 800934a:	bf00      	nop
 800934c:	371c      	adds	r7, #28
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009356:	b480      	push	{r7}
 8009358:	b085      	sub	sp, #20
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	689b      	ldr	r3, [r3, #8]
 8009364:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800936c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800936e:	683a      	ldr	r2, [r7, #0]
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	4313      	orrs	r3, r2
 8009374:	f043 0307 	orr.w	r3, r3, #7
 8009378:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	609a      	str	r2, [r3, #8]
}
 8009380:	bf00      	nop
 8009382:	3714      	adds	r7, #20
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800938c:	b480      	push	{r7}
 800938e:	b087      	sub	sp, #28
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	607a      	str	r2, [r7, #4]
 8009398:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80093a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	021a      	lsls	r2, r3, #8
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	431a      	orrs	r2, r3
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	697a      	ldr	r2, [r7, #20]
 80093b6:	4313      	orrs	r3, r2
 80093b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	697a      	ldr	r2, [r7, #20]
 80093be:	609a      	str	r2, [r3, #8]
}
 80093c0:	bf00      	nop
 80093c2:	371c      	adds	r7, #28
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b085      	sub	sp, #20
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d101      	bne.n	80093e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80093e0:	2302      	movs	r3, #2
 80093e2:	e05a      	b.n	800949a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2202      	movs	r2, #2
 80093f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	689b      	ldr	r3, [r3, #8]
 8009402:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800940a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	68fa      	ldr	r2, [r7, #12]
 8009412:	4313      	orrs	r3, r2
 8009414:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	68fa      	ldr	r2, [r7, #12]
 800941c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4a21      	ldr	r2, [pc, #132]	@ (80094a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d022      	beq.n	800946e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009430:	d01d      	beq.n	800946e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a1d      	ldr	r2, [pc, #116]	@ (80094ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d018      	beq.n	800946e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a1b      	ldr	r2, [pc, #108]	@ (80094b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d013      	beq.n	800946e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a1a      	ldr	r2, [pc, #104]	@ (80094b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800944c:	4293      	cmp	r3, r2
 800944e:	d00e      	beq.n	800946e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	4a18      	ldr	r2, [pc, #96]	@ (80094b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009456:	4293      	cmp	r3, r2
 8009458:	d009      	beq.n	800946e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4a17      	ldr	r2, [pc, #92]	@ (80094bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d004      	beq.n	800946e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a15      	ldr	r2, [pc, #84]	@ (80094c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d10c      	bne.n	8009488 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009474:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	68ba      	ldr	r2, [r7, #8]
 800947c:	4313      	orrs	r3, r2
 800947e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	68ba      	ldr	r2, [r7, #8]
 8009486:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2201      	movs	r2, #1
 800948c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009498:	2300      	movs	r3, #0
}
 800949a:	4618      	mov	r0, r3
 800949c:	3714      	adds	r7, #20
 800949e:	46bd      	mov	sp, r7
 80094a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	40010000 	.word	0x40010000
 80094ac:	40000400 	.word	0x40000400
 80094b0:	40000800 	.word	0x40000800
 80094b4:	40000c00 	.word	0x40000c00
 80094b8:	40010400 	.word	0x40010400
 80094bc:	40014000 	.word	0x40014000
 80094c0:	40001800 	.word	0x40001800

080094c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80094cc:	bf00      	nop
 80094ce:	370c      	adds	r7, #12
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr

080094d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80094d8:	b480      	push	{r7}
 80094da:	b083      	sub	sp, #12
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80094e0:	bf00      	nop
 80094e2:	370c      	adds	r7, #12
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr

080094ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d101      	bne.n	80094fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80094fa:	2301      	movs	r3, #1
 80094fc:	e042      	b.n	8009584 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009504:	b2db      	uxtb	r3, r3
 8009506:	2b00      	cmp	r3, #0
 8009508:	d106      	bne.n	8009518 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2200      	movs	r2, #0
 800950e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f7fa fee6 	bl	80042e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2224      	movs	r2, #36	@ 0x24
 800951c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	68da      	ldr	r2, [r3, #12]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800952e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f001 f821 	bl	800a578 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	691a      	ldr	r2, [r3, #16]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009544:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	695a      	ldr	r2, [r3, #20]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009554:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	68da      	ldr	r2, [r3, #12]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009564:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2220      	movs	r2, #32
 8009570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2220      	movs	r2, #32
 8009578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009582:	2300      	movs	r3, #0
}
 8009584:	4618      	mov	r0, r3
 8009586:	3708      	adds	r7, #8
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d101      	bne.n	800959e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	e024      	b.n	80095e8 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2224      	movs	r2, #36	@ 0x24
 80095a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68da      	ldr	r2, [r3, #12]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80095b4:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f7fb f81c 	bl	80045f4 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2200      	movs	r2, #0
 80095c0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2200      	movs	r2, #0
 80095dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3708      	adds	r7, #8
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b08a      	sub	sp, #40	@ 0x28
 80095f4:	af02      	add	r7, sp, #8
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	603b      	str	r3, [r7, #0]
 80095fc:	4613      	mov	r3, r2
 80095fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009600:	2300      	movs	r3, #0
 8009602:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800960a:	b2db      	uxtb	r3, r3
 800960c:	2b20      	cmp	r3, #32
 800960e:	d175      	bne.n	80096fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d002      	beq.n	800961c <HAL_UART_Transmit+0x2c>
 8009616:	88fb      	ldrh	r3, [r7, #6]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d101      	bne.n	8009620 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	e06e      	b.n	80096fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	2200      	movs	r2, #0
 8009624:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	2221      	movs	r2, #33	@ 0x21
 800962a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800962e:	f7fb fad9 	bl	8004be4 <HAL_GetTick>
 8009632:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	88fa      	ldrh	r2, [r7, #6]
 8009638:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	88fa      	ldrh	r2, [r7, #6]
 800963e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009648:	d108      	bne.n	800965c <HAL_UART_Transmit+0x6c>
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	691b      	ldr	r3, [r3, #16]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d104      	bne.n	800965c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009652:	2300      	movs	r3, #0
 8009654:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	61bb      	str	r3, [r7, #24]
 800965a:	e003      	b.n	8009664 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009660:	2300      	movs	r3, #0
 8009662:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009664:	e02e      	b.n	80096c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	9300      	str	r3, [sp, #0]
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	2200      	movs	r2, #0
 800966e:	2180      	movs	r1, #128	@ 0x80
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f000 fcbf 	bl	8009ff4 <UART_WaitOnFlagUntilTimeout>
 8009676:	4603      	mov	r3, r0
 8009678:	2b00      	cmp	r3, #0
 800967a:	d005      	beq.n	8009688 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2220      	movs	r2, #32
 8009680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009684:	2303      	movs	r3, #3
 8009686:	e03a      	b.n	80096fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009688:	69fb      	ldr	r3, [r7, #28]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d10b      	bne.n	80096a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	881b      	ldrh	r3, [r3, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800969c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	3302      	adds	r3, #2
 80096a2:	61bb      	str	r3, [r7, #24]
 80096a4:	e007      	b.n	80096b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80096a6:	69fb      	ldr	r3, [r7, #28]
 80096a8:	781a      	ldrb	r2, [r3, #0]
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80096b0:	69fb      	ldr	r3, [r7, #28]
 80096b2:	3301      	adds	r3, #1
 80096b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80096ba:	b29b      	uxth	r3, r3
 80096bc:	3b01      	subs	r3, #1
 80096be:	b29a      	uxth	r2, r3
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80096c8:	b29b      	uxth	r3, r3
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d1cb      	bne.n	8009666 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	9300      	str	r3, [sp, #0]
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2200      	movs	r2, #0
 80096d6:	2140      	movs	r1, #64	@ 0x40
 80096d8:	68f8      	ldr	r0, [r7, #12]
 80096da:	f000 fc8b 	bl	8009ff4 <UART_WaitOnFlagUntilTimeout>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d005      	beq.n	80096f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	2220      	movs	r2, #32
 80096e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80096ec:	2303      	movs	r3, #3
 80096ee:	e006      	b.n	80096fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2220      	movs	r2, #32
 80096f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80096f8:	2300      	movs	r3, #0
 80096fa:	e000      	b.n	80096fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80096fc:	2302      	movs	r3, #2
  }
}
 80096fe:	4618      	mov	r0, r3
 8009700:	3720      	adds	r7, #32
 8009702:	46bd      	mov	sp, r7
 8009704:	bd80      	pop	{r7, pc}

08009706 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009706:	b580      	push	{r7, lr}
 8009708:	b084      	sub	sp, #16
 800970a:	af00      	add	r7, sp, #0
 800970c:	60f8      	str	r0, [r7, #12]
 800970e:	60b9      	str	r1, [r7, #8]
 8009710:	4613      	mov	r3, r2
 8009712:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800971a:	b2db      	uxtb	r3, r3
 800971c:	2b20      	cmp	r3, #32
 800971e:	d112      	bne.n	8009746 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d002      	beq.n	800972c <HAL_UART_Receive_DMA+0x26>
 8009726:	88fb      	ldrh	r3, [r7, #6]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d101      	bne.n	8009730 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800972c:	2301      	movs	r3, #1
 800972e:	e00b      	b.n	8009748 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	2200      	movs	r2, #0
 8009734:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009736:	88fb      	ldrh	r3, [r7, #6]
 8009738:	461a      	mov	r2, r3
 800973a:	68b9      	ldr	r1, [r7, #8]
 800973c:	68f8      	ldr	r0, [r7, #12]
 800973e:	f000 fcb3 	bl	800a0a8 <UART_Start_Receive_DMA>
 8009742:	4603      	mov	r3, r0
 8009744:	e000      	b.n	8009748 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009746:	2302      	movs	r3, #2
  }
}
 8009748:	4618      	mov	r0, r3
 800974a:	3710      	adds	r7, #16
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b090      	sub	sp, #64	@ 0x40
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009758:	2300      	movs	r3, #0
 800975a:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	695b      	ldr	r3, [r3, #20]
 8009762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009766:	2b80      	cmp	r3, #128	@ 0x80
 8009768:	bf0c      	ite	eq
 800976a:	2301      	moveq	r3, #1
 800976c:	2300      	movne	r3, #0
 800976e:	b2db      	uxtb	r3, r3
 8009770:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009778:	b2db      	uxtb	r3, r3
 800977a:	2b21      	cmp	r3, #33	@ 0x21
 800977c:	d128      	bne.n	80097d0 <HAL_UART_DMAStop+0x80>
 800977e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009780:	2b00      	cmp	r3, #0
 8009782:	d025      	beq.n	80097d0 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	3314      	adds	r3, #20
 800978a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800978e:	e853 3f00 	ldrex	r3, [r3]
 8009792:	623b      	str	r3, [r7, #32]
   return(result);
 8009794:	6a3b      	ldr	r3, [r7, #32]
 8009796:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800979a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	3314      	adds	r3, #20
 80097a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80097a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80097a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097ac:	e841 2300 	strex	r3, r2, [r1]
 80097b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80097b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d1e5      	bne.n	8009784 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d004      	beq.n	80097ca <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7fc f8c1 	bl	800594c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f000 fd12 	bl	800a1f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	695b      	ldr	r3, [r3, #20]
 80097d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097da:	2b40      	cmp	r3, #64	@ 0x40
 80097dc:	bf0c      	ite	eq
 80097de:	2301      	moveq	r3, #1
 80097e0:	2300      	movne	r3, #0
 80097e2:	b2db      	uxtb	r3, r3
 80097e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b22      	cmp	r3, #34	@ 0x22
 80097f0:	d128      	bne.n	8009844 <HAL_UART_DMAStop+0xf4>
 80097f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d025      	beq.n	8009844 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	3314      	adds	r3, #20
 80097fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	e853 3f00 	ldrex	r3, [r3]
 8009806:	60fb      	str	r3, [r7, #12]
   return(result);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800980e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	3314      	adds	r3, #20
 8009816:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009818:	61fa      	str	r2, [r7, #28]
 800981a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981c:	69b9      	ldr	r1, [r7, #24]
 800981e:	69fa      	ldr	r2, [r7, #28]
 8009820:	e841 2300 	strex	r3, r2, [r1]
 8009824:	617b      	str	r3, [r7, #20]
   return(result);
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1e5      	bne.n	80097f8 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009830:	2b00      	cmp	r3, #0
 8009832:	d004      	beq.n	800983e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009838:	4618      	mov	r0, r3
 800983a:	f7fc f887 	bl	800594c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fd00 	bl	800a244 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3740      	adds	r7, #64	@ 0x40
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
	...

08009850 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b0ba      	sub	sp, #232	@ 0xe8
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	68db      	ldr	r3, [r3, #12]
 8009868:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009876:	2300      	movs	r3, #0
 8009878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800987c:	2300      	movs	r3, #0
 800987e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009886:	f003 030f 	and.w	r3, r3, #15
 800988a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800988e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009892:	2b00      	cmp	r3, #0
 8009894:	d10f      	bne.n	80098b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800989a:	f003 0320 	and.w	r3, r3, #32
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d009      	beq.n	80098b6 <HAL_UART_IRQHandler+0x66>
 80098a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098a6:	f003 0320 	and.w	r3, r3, #32
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d003      	beq.n	80098b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 fda4 	bl	800a3fc <UART_Receive_IT>
      return;
 80098b4:	e273      	b.n	8009d9e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80098b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	f000 80de 	beq.w	8009a7c <HAL_UART_IRQHandler+0x22c>
 80098c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098c4:	f003 0301 	and.w	r3, r3, #1
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d106      	bne.n	80098da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80098cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	f000 80d1 	beq.w	8009a7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80098da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098de:	f003 0301 	and.w	r3, r3, #1
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00b      	beq.n	80098fe <HAL_UART_IRQHandler+0xae>
 80098e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d005      	beq.n	80098fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098f6:	f043 0201 	orr.w	r2, r3, #1
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80098fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009902:	f003 0304 	and.w	r3, r3, #4
 8009906:	2b00      	cmp	r3, #0
 8009908:	d00b      	beq.n	8009922 <HAL_UART_IRQHandler+0xd2>
 800990a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800990e:	f003 0301 	and.w	r3, r3, #1
 8009912:	2b00      	cmp	r3, #0
 8009914:	d005      	beq.n	8009922 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800991a:	f043 0202 	orr.w	r2, r3, #2
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009926:	f003 0302 	and.w	r3, r3, #2
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00b      	beq.n	8009946 <HAL_UART_IRQHandler+0xf6>
 800992e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009932:	f003 0301 	and.w	r3, r3, #1
 8009936:	2b00      	cmp	r3, #0
 8009938:	d005      	beq.n	8009946 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800993e:	f043 0204 	orr.w	r2, r3, #4
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800994a:	f003 0308 	and.w	r3, r3, #8
 800994e:	2b00      	cmp	r3, #0
 8009950:	d011      	beq.n	8009976 <HAL_UART_IRQHandler+0x126>
 8009952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009956:	f003 0320 	and.w	r3, r3, #32
 800995a:	2b00      	cmp	r3, #0
 800995c:	d105      	bne.n	800996a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800995e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009962:	f003 0301 	and.w	r3, r3, #1
 8009966:	2b00      	cmp	r3, #0
 8009968:	d005      	beq.n	8009976 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800996e:	f043 0208 	orr.w	r2, r3, #8
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800997a:	2b00      	cmp	r3, #0
 800997c:	f000 820a 	beq.w	8009d94 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009984:	f003 0320 	and.w	r3, r3, #32
 8009988:	2b00      	cmp	r3, #0
 800998a:	d008      	beq.n	800999e <HAL_UART_IRQHandler+0x14e>
 800998c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009990:	f003 0320 	and.w	r3, r3, #32
 8009994:	2b00      	cmp	r3, #0
 8009996:	d002      	beq.n	800999e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f000 fd2f 	bl	800a3fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	695b      	ldr	r3, [r3, #20]
 80099a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099a8:	2b40      	cmp	r3, #64	@ 0x40
 80099aa:	bf0c      	ite	eq
 80099ac:	2301      	moveq	r3, #1
 80099ae:	2300      	movne	r3, #0
 80099b0:	b2db      	uxtb	r3, r3
 80099b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099ba:	f003 0308 	and.w	r3, r3, #8
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d103      	bne.n	80099ca <HAL_UART_IRQHandler+0x17a>
 80099c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d04f      	beq.n	8009a6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fc3a 	bl	800a244 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	695b      	ldr	r3, [r3, #20]
 80099d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099da:	2b40      	cmp	r3, #64	@ 0x40
 80099dc:	d141      	bne.n	8009a62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3314      	adds	r3, #20
 80099e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80099ec:	e853 3f00 	ldrex	r3, [r3]
 80099f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80099f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80099f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	3314      	adds	r3, #20
 8009a06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009a0a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009a16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009a1a:	e841 2300 	strex	r3, r2, [r1]
 8009a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009a22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1d9      	bne.n	80099de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d013      	beq.n	8009a5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a36:	4a8a      	ldr	r2, [pc, #552]	@ (8009c60 <HAL_UART_IRQHandler+0x410>)
 8009a38:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f7fb fff4 	bl	8005a2c <HAL_DMA_Abort_IT>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d016      	beq.n	8009a78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a50:	687a      	ldr	r2, [r7, #4]
 8009a52:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009a54:	4610      	mov	r0, r2
 8009a56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a58:	e00e      	b.n	8009a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009a5a:	6878      	ldr	r0, [r7, #4]
 8009a5c:	f000 f9b6 	bl	8009dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a60:	e00a      	b.n	8009a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 f9b2 	bl	8009dcc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a68:	e006      	b.n	8009a78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 f9ae 	bl	8009dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2200      	movs	r2, #0
 8009a74:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009a76:	e18d      	b.n	8009d94 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a78:	bf00      	nop
    return;
 8009a7a:	e18b      	b.n	8009d94 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a80:	2b01      	cmp	r3, #1
 8009a82:	f040 8167 	bne.w	8009d54 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a8a:	f003 0310 	and.w	r3, r3, #16
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f000 8160 	beq.w	8009d54 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009a94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a98:	f003 0310 	and.w	r3, r3, #16
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	f000 8159 	beq.w	8009d54 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	60bb      	str	r3, [r7, #8]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	60bb      	str	r3, [r7, #8]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	685b      	ldr	r3, [r3, #4]
 8009ab4:	60bb      	str	r3, [r7, #8]
 8009ab6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	695b      	ldr	r3, [r3, #20]
 8009abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ac2:	2b40      	cmp	r3, #64	@ 0x40
 8009ac4:	f040 80ce 	bne.w	8009c64 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009ad4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f000 80a9 	beq.w	8009c30 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009ae2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ae6:	429a      	cmp	r2, r3
 8009ae8:	f080 80a2 	bcs.w	8009c30 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009af2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009af8:	69db      	ldr	r3, [r3, #28]
 8009afa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009afe:	f000 8088 	beq.w	8009c12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	330c      	adds	r3, #12
 8009b08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b10:	e853 3f00 	ldrex	r3, [r3]
 8009b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009b18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	330c      	adds	r3, #12
 8009b2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009b2e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009b32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b36:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009b3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009b3e:	e841 2300 	strex	r3, r2, [r1]
 8009b42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009b46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1d9      	bne.n	8009b02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	3314      	adds	r3, #20
 8009b54:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b58:	e853 3f00 	ldrex	r3, [r3]
 8009b5c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009b5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009b60:	f023 0301 	bic.w	r3, r3, #1
 8009b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	3314      	adds	r3, #20
 8009b6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009b72:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009b76:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b78:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009b7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009b7e:	e841 2300 	strex	r3, r2, [r1]
 8009b82:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009b84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d1e1      	bne.n	8009b4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	3314      	adds	r3, #20
 8009b90:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b94:	e853 3f00 	ldrex	r3, [r3]
 8009b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009b9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ba0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	3314      	adds	r3, #20
 8009baa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009bb4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009bb6:	e841 2300 	strex	r3, r2, [r1]
 8009bba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009bbc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d1e3      	bne.n	8009b8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2220      	movs	r2, #32
 8009bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2200      	movs	r2, #0
 8009bce:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	330c      	adds	r3, #12
 8009bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bda:	e853 3f00 	ldrex	r3, [r3]
 8009bde:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009be0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009be2:	f023 0310 	bic.w	r3, r3, #16
 8009be6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	330c      	adds	r3, #12
 8009bf0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009bf4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009bf6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bfa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bfc:	e841 2300 	strex	r3, r2, [r1]
 8009c00:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009c02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d1e3      	bne.n	8009bd0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	f7fb fe9d 	bl	800594c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2202      	movs	r2, #2
 8009c16:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009c20:	b29b      	uxth	r3, r3
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	4619      	mov	r1, r3
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f000 f8d9 	bl	8009de0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009c2e:	e0b3      	b.n	8009d98 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	f040 80ad 	bne.w	8009d98 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c42:	69db      	ldr	r3, [r3, #28]
 8009c44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c48:	f040 80a6 	bne.w	8009d98 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2202      	movs	r2, #2
 8009c50:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009c56:	4619      	mov	r1, r3
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f000 f8c1 	bl	8009de0 <HAL_UARTEx_RxEventCallback>
      return;
 8009c5e:	e09b      	b.n	8009d98 <HAL_UART_IRQHandler+0x548>
 8009c60:	0800a30b 	.word	0x0800a30b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009c6c:	b29b      	uxth	r3, r3
 8009c6e:	1ad3      	subs	r3, r2, r3
 8009c70:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009c78:	b29b      	uxth	r3, r3
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	f000 808e 	beq.w	8009d9c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009c80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f000 8089 	beq.w	8009d9c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	330c      	adds	r3, #12
 8009c90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c94:	e853 3f00 	ldrex	r3, [r3]
 8009c98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ca0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	330c      	adds	r3, #12
 8009caa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009cae:	647a      	str	r2, [r7, #68]	@ 0x44
 8009cb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009cb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009cb6:	e841 2300 	strex	r3, r2, [r1]
 8009cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1e3      	bne.n	8009c8a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	3314      	adds	r3, #20
 8009cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ccc:	e853 3f00 	ldrex	r3, [r3]
 8009cd0:	623b      	str	r3, [r7, #32]
   return(result);
 8009cd2:	6a3b      	ldr	r3, [r7, #32]
 8009cd4:	f023 0301 	bic.w	r3, r3, #1
 8009cd8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	3314      	adds	r3, #20
 8009ce2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009ce6:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cee:	e841 2300 	strex	r3, r2, [r1]
 8009cf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1e3      	bne.n	8009cc2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2220      	movs	r2, #32
 8009cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	330c      	adds	r3, #12
 8009d0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	e853 3f00 	ldrex	r3, [r3]
 8009d16:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f023 0310 	bic.w	r3, r3, #16
 8009d1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	330c      	adds	r3, #12
 8009d28:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009d2c:	61fa      	str	r2, [r7, #28]
 8009d2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d30:	69b9      	ldr	r1, [r7, #24]
 8009d32:	69fa      	ldr	r2, [r7, #28]
 8009d34:	e841 2300 	strex	r3, r2, [r1]
 8009d38:	617b      	str	r3, [r7, #20]
   return(result);
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d1e3      	bne.n	8009d08 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2202      	movs	r2, #2
 8009d44:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009d46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f000 f847 	bl	8009de0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009d52:	e023      	b.n	8009d9c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d009      	beq.n	8009d74 <HAL_UART_IRQHandler+0x524>
 8009d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d003      	beq.n	8009d74 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f000 fadd 	bl	800a32c <UART_Transmit_IT>
    return;
 8009d72:	e014      	b.n	8009d9e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d00e      	beq.n	8009d9e <HAL_UART_IRQHandler+0x54e>
 8009d80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d008      	beq.n	8009d9e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f000 fb1d 	bl	800a3cc <UART_EndTransmit_IT>
    return;
 8009d92:	e004      	b.n	8009d9e <HAL_UART_IRQHandler+0x54e>
    return;
 8009d94:	bf00      	nop
 8009d96:	e002      	b.n	8009d9e <HAL_UART_IRQHandler+0x54e>
      return;
 8009d98:	bf00      	nop
 8009d9a:	e000      	b.n	8009d9e <HAL_UART_IRQHandler+0x54e>
      return;
 8009d9c:	bf00      	nop
  }
}
 8009d9e:	37e8      	adds	r7, #232	@ 0xe8
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b083      	sub	sp, #12
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009dac:	bf00      	nop
 8009dae:	370c      	adds	r7, #12
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b083      	sub	sp, #12
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009dc0:	bf00      	nop
 8009dc2:	370c      	adds	r7, #12
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b083      	sub	sp, #12
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009dd4:	bf00      	nop
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b083      	sub	sp, #12
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
 8009de8:	460b      	mov	r3, r1
 8009dea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009dec:	bf00      	nop
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr

08009df8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b09c      	sub	sp, #112	@ 0x70
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e04:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d172      	bne.n	8009efa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e16:	2200      	movs	r2, #0
 8009e18:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	330c      	adds	r3, #12
 8009e20:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e24:	e853 3f00 	ldrex	r3, [r3]
 8009e28:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009e32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	330c      	adds	r3, #12
 8009e38:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009e3a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009e3c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e42:	e841 2300 	strex	r3, r2, [r1]
 8009e46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d1e5      	bne.n	8009e1a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	3314      	adds	r3, #20
 8009e54:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e58:	e853 3f00 	ldrex	r3, [r3]
 8009e5c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e60:	f023 0301 	bic.w	r3, r3, #1
 8009e64:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	3314      	adds	r3, #20
 8009e6c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009e6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009e70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009e74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009e76:	e841 2300 	strex	r3, r2, [r1]
 8009e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d1e5      	bne.n	8009e4e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	3314      	adds	r3, #20
 8009e88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8c:	e853 3f00 	ldrex	r3, [r3]
 8009e90:	623b      	str	r3, [r7, #32]
   return(result);
 8009e92:	6a3b      	ldr	r3, [r7, #32]
 8009e94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e98:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3314      	adds	r3, #20
 8009ea0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009ea2:	633a      	str	r2, [r7, #48]	@ 0x30
 8009ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ea8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eaa:	e841 2300 	strex	r3, r2, [r1]
 8009eae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d1e5      	bne.n	8009e82 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009eb8:	2220      	movs	r2, #32
 8009eba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d119      	bne.n	8009efa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	330c      	adds	r3, #12
 8009ecc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	e853 3f00 	ldrex	r3, [r3]
 8009ed4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f023 0310 	bic.w	r3, r3, #16
 8009edc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	330c      	adds	r3, #12
 8009ee4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009ee6:	61fa      	str	r2, [r7, #28]
 8009ee8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eea:	69b9      	ldr	r1, [r7, #24]
 8009eec:	69fa      	ldr	r2, [r7, #28]
 8009eee:	e841 2300 	strex	r3, r2, [r1]
 8009ef2:	617b      	str	r3, [r7, #20]
   return(result);
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d1e5      	bne.n	8009ec6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009efc:	2200      	movs	r2, #0
 8009efe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d106      	bne.n	8009f16 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009f0a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009f10:	f7ff ff66 	bl	8009de0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f14:	e002      	b.n	8009f1c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009f16:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009f18:	f7fa fbea 	bl	80046f0 <HAL_UART_RxCpltCallback>
}
 8009f1c:	bf00      	nop
 8009f1e:	3770      	adds	r7, #112	@ 0x70
 8009f20:	46bd      	mov	sp, r7
 8009f22:	bd80      	pop	{r7, pc}

08009f24 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f30:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2201      	movs	r2, #1
 8009f36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d108      	bne.n	8009f52 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009f44:	085b      	lsrs	r3, r3, #1
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	4619      	mov	r1, r3
 8009f4a:	68f8      	ldr	r0, [r7, #12]
 8009f4c:	f7ff ff48 	bl	8009de0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009f50:	e002      	b.n	8009f58 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009f52:	68f8      	ldr	r0, [r7, #12]
 8009f54:	f7ff ff30 	bl	8009db8 <HAL_UART_RxHalfCpltCallback>
}
 8009f58:	bf00      	nop
 8009f5a:	3710      	adds	r7, #16
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b084      	sub	sp, #16
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f70:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	695b      	ldr	r3, [r3, #20]
 8009f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f7c:	2b80      	cmp	r3, #128	@ 0x80
 8009f7e:	bf0c      	ite	eq
 8009f80:	2301      	moveq	r3, #1
 8009f82:	2300      	movne	r3, #0
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f8e:	b2db      	uxtb	r3, r3
 8009f90:	2b21      	cmp	r3, #33	@ 0x21
 8009f92:	d108      	bne.n	8009fa6 <UART_DMAError+0x46>
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d005      	beq.n	8009fa6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009fa0:	68b8      	ldr	r0, [r7, #8]
 8009fa2:	f000 f927 	bl	800a1f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	695b      	ldr	r3, [r3, #20]
 8009fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fb0:	2b40      	cmp	r3, #64	@ 0x40
 8009fb2:	bf0c      	ite	eq
 8009fb4:	2301      	moveq	r3, #1
 8009fb6:	2300      	movne	r3, #0
 8009fb8:	b2db      	uxtb	r3, r3
 8009fba:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009fc2:	b2db      	uxtb	r3, r3
 8009fc4:	2b22      	cmp	r3, #34	@ 0x22
 8009fc6:	d108      	bne.n	8009fda <UART_DMAError+0x7a>
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d005      	beq.n	8009fda <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	2200      	movs	r2, #0
 8009fd2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009fd4:	68b8      	ldr	r0, [r7, #8]
 8009fd6:	f000 f935 	bl	800a244 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fde:	f043 0210 	orr.w	r2, r3, #16
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009fe6:	68b8      	ldr	r0, [r7, #8]
 8009fe8:	f7ff fef0 	bl	8009dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009fec:	bf00      	nop
 8009fee:	3710      	adds	r7, #16
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009ff4:	b580      	push	{r7, lr}
 8009ff6:	b086      	sub	sp, #24
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	603b      	str	r3, [r7, #0]
 800a000:	4613      	mov	r3, r2
 800a002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a004:	e03b      	b.n	800a07e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a006:	6a3b      	ldr	r3, [r7, #32]
 800a008:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a00c:	d037      	beq.n	800a07e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a00e:	f7fa fde9 	bl	8004be4 <HAL_GetTick>
 800a012:	4602      	mov	r2, r0
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	1ad3      	subs	r3, r2, r3
 800a018:	6a3a      	ldr	r2, [r7, #32]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d302      	bcc.n	800a024 <UART_WaitOnFlagUntilTimeout+0x30>
 800a01e:	6a3b      	ldr	r3, [r7, #32]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d101      	bne.n	800a028 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a024:	2303      	movs	r3, #3
 800a026:	e03a      	b.n	800a09e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	f003 0304 	and.w	r3, r3, #4
 800a032:	2b00      	cmp	r3, #0
 800a034:	d023      	beq.n	800a07e <UART_WaitOnFlagUntilTimeout+0x8a>
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	2b80      	cmp	r3, #128	@ 0x80
 800a03a:	d020      	beq.n	800a07e <UART_WaitOnFlagUntilTimeout+0x8a>
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	2b40      	cmp	r3, #64	@ 0x40
 800a040:	d01d      	beq.n	800a07e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	f003 0308 	and.w	r3, r3, #8
 800a04c:	2b08      	cmp	r3, #8
 800a04e:	d116      	bne.n	800a07e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a050:	2300      	movs	r3, #0
 800a052:	617b      	str	r3, [r7, #20]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	617b      	str	r3, [r7, #20]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	617b      	str	r3, [r7, #20]
 800a064:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a066:	68f8      	ldr	r0, [r7, #12]
 800a068:	f000 f8ec 	bl	800a244 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	2208      	movs	r2, #8
 800a070:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2200      	movs	r2, #0
 800a076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a07a:	2301      	movs	r3, #1
 800a07c:	e00f      	b.n	800a09e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	681a      	ldr	r2, [r3, #0]
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	4013      	ands	r3, r2
 800a088:	68ba      	ldr	r2, [r7, #8]
 800a08a:	429a      	cmp	r2, r3
 800a08c:	bf0c      	ite	eq
 800a08e:	2301      	moveq	r3, #1
 800a090:	2300      	movne	r3, #0
 800a092:	b2db      	uxtb	r3, r3
 800a094:	461a      	mov	r2, r3
 800a096:	79fb      	ldrb	r3, [r7, #7]
 800a098:	429a      	cmp	r2, r3
 800a09a:	d0b4      	beq.n	800a006 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a09c:	2300      	movs	r3, #0
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3718      	adds	r7, #24
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
	...

0800a0a8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b098      	sub	sp, #96	@ 0x60
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a0b6:	68ba      	ldr	r2, [r7, #8]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	88fa      	ldrh	r2, [r7, #6]
 800a0c0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2222      	movs	r2, #34	@ 0x22
 800a0cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0d4:	4a44      	ldr	r2, [pc, #272]	@ (800a1e8 <UART_Start_Receive_DMA+0x140>)
 800a0d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0dc:	4a43      	ldr	r2, [pc, #268]	@ (800a1ec <UART_Start_Receive_DMA+0x144>)
 800a0de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0e4:	4a42      	ldr	r2, [pc, #264]	@ (800a1f0 <UART_Start_Receive_DMA+0x148>)
 800a0e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a0f0:	f107 0308 	add.w	r3, r7, #8
 800a0f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	3304      	adds	r3, #4
 800a100:	4619      	mov	r1, r3
 800a102:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a104:	681a      	ldr	r2, [r3, #0]
 800a106:	88fb      	ldrh	r3, [r7, #6]
 800a108:	f7fb fbc8 	bl	800589c <HAL_DMA_Start_IT>
 800a10c:	4603      	mov	r3, r0
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d008      	beq.n	800a124 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	2210      	movs	r2, #16
 800a116:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2220      	movs	r2, #32
 800a11c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800a120:	2301      	movs	r3, #1
 800a122:	e05d      	b.n	800a1e0 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a124:	2300      	movs	r3, #0
 800a126:	613b      	str	r3, [r7, #16]
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	613b      	str	r3, [r7, #16]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	613b      	str	r3, [r7, #16]
 800a138:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	691b      	ldr	r3, [r3, #16]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d019      	beq.n	800a176 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	330c      	adds	r3, #12
 800a148:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a14c:	e853 3f00 	ldrex	r3, [r3]
 800a150:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a154:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a158:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	330c      	adds	r3, #12
 800a160:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a162:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a164:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a166:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a168:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a16a:	e841 2300 	strex	r3, r2, [r1]
 800a16e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a172:	2b00      	cmp	r3, #0
 800a174:	d1e5      	bne.n	800a142 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	3314      	adds	r3, #20
 800a17c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a17e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a180:	e853 3f00 	ldrex	r3, [r3]
 800a184:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a188:	f043 0301 	orr.w	r3, r3, #1
 800a18c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	3314      	adds	r3, #20
 800a194:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a196:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a198:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a19a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a19c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a19e:	e841 2300 	strex	r3, r2, [r1]
 800a1a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d1e5      	bne.n	800a176 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	3314      	adds	r3, #20
 800a1b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b2:	69bb      	ldr	r3, [r7, #24]
 800a1b4:	e853 3f00 	ldrex	r3, [r3]
 800a1b8:	617b      	str	r3, [r7, #20]
   return(result);
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1c0:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	3314      	adds	r3, #20
 800a1c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a1ca:	627a      	str	r2, [r7, #36]	@ 0x24
 800a1cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ce:	6a39      	ldr	r1, [r7, #32]
 800a1d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1d2:	e841 2300 	strex	r3, r2, [r1]
 800a1d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1d8:	69fb      	ldr	r3, [r7, #28]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1e5      	bne.n	800a1aa <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800a1de:	2300      	movs	r3, #0
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3760      	adds	r7, #96	@ 0x60
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	08009df9 	.word	0x08009df9
 800a1ec:	08009f25 	.word	0x08009f25
 800a1f0:	08009f61 	.word	0x08009f61

0800a1f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a1f4:	b480      	push	{r7}
 800a1f6:	b089      	sub	sp, #36	@ 0x24
 800a1f8:	af00      	add	r7, sp, #0
 800a1fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	330c      	adds	r3, #12
 800a202:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	e853 3f00 	ldrex	r3, [r3]
 800a20a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a212:	61fb      	str	r3, [r7, #28]
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	330c      	adds	r3, #12
 800a21a:	69fa      	ldr	r2, [r7, #28]
 800a21c:	61ba      	str	r2, [r7, #24]
 800a21e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a220:	6979      	ldr	r1, [r7, #20]
 800a222:	69ba      	ldr	r2, [r7, #24]
 800a224:	e841 2300 	strex	r3, r2, [r1]
 800a228:	613b      	str	r3, [r7, #16]
   return(result);
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d1e5      	bne.n	800a1fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2220      	movs	r2, #32
 800a234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800a238:	bf00      	nop
 800a23a:	3724      	adds	r7, #36	@ 0x24
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a244:	b480      	push	{r7}
 800a246:	b095      	sub	sp, #84	@ 0x54
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	330c      	adds	r3, #12
 800a252:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a256:	e853 3f00 	ldrex	r3, [r3]
 800a25a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a25e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a262:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	330c      	adds	r3, #12
 800a26a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a26c:	643a      	str	r2, [r7, #64]	@ 0x40
 800a26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a270:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a272:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a274:	e841 2300 	strex	r3, r2, [r1]
 800a278:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d1e5      	bne.n	800a24c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	3314      	adds	r3, #20
 800a286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a288:	6a3b      	ldr	r3, [r7, #32]
 800a28a:	e853 3f00 	ldrex	r3, [r3]
 800a28e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a290:	69fb      	ldr	r3, [r7, #28]
 800a292:	f023 0301 	bic.w	r3, r3, #1
 800a296:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	3314      	adds	r3, #20
 800a29e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a2a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a2a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a2a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a2a8:	e841 2300 	strex	r3, r2, [r1]
 800a2ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a2ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d1e5      	bne.n	800a280 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2b8:	2b01      	cmp	r3, #1
 800a2ba:	d119      	bne.n	800a2f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	330c      	adds	r3, #12
 800a2c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	e853 3f00 	ldrex	r3, [r3]
 800a2ca:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	f023 0310 	bic.w	r3, r3, #16
 800a2d2:	647b      	str	r3, [r7, #68]	@ 0x44
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	330c      	adds	r3, #12
 800a2da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a2dc:	61ba      	str	r2, [r7, #24]
 800a2de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e0:	6979      	ldr	r1, [r7, #20]
 800a2e2:	69ba      	ldr	r2, [r7, #24]
 800a2e4:	e841 2300 	strex	r3, r2, [r1]
 800a2e8:	613b      	str	r3, [r7, #16]
   return(result);
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d1e5      	bne.n	800a2bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2220      	movs	r2, #32
 800a2f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a2fe:	bf00      	nop
 800a300:	3754      	adds	r7, #84	@ 0x54
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr

0800a30a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b084      	sub	sp, #16
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a316:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2200      	movs	r2, #0
 800a31c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a31e:	68f8      	ldr	r0, [r7, #12]
 800a320:	f7ff fd54 	bl	8009dcc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a324:	bf00      	nop
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}

0800a32c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b085      	sub	sp, #20
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	2b21      	cmp	r3, #33	@ 0x21
 800a33e:	d13e      	bne.n	800a3be <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	689b      	ldr	r3, [r3, #8]
 800a344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a348:	d114      	bne.n	800a374 <UART_Transmit_IT+0x48>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	691b      	ldr	r3, [r3, #16]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d110      	bne.n	800a374 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6a1b      	ldr	r3, [r3, #32]
 800a356:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	881b      	ldrh	r3, [r3, #0]
 800a35c:	461a      	mov	r2, r3
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a366:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6a1b      	ldr	r3, [r3, #32]
 800a36c:	1c9a      	adds	r2, r3, #2
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	621a      	str	r2, [r3, #32]
 800a372:	e008      	b.n	800a386 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6a1b      	ldr	r3, [r3, #32]
 800a378:	1c59      	adds	r1, r3, #1
 800a37a:	687a      	ldr	r2, [r7, #4]
 800a37c:	6211      	str	r1, [r2, #32]
 800a37e:	781a      	ldrb	r2, [r3, #0]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a38a:	b29b      	uxth	r3, r3
 800a38c:	3b01      	subs	r3, #1
 800a38e:	b29b      	uxth	r3, r3
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	4619      	mov	r1, r3
 800a394:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a396:	2b00      	cmp	r3, #0
 800a398:	d10f      	bne.n	800a3ba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	68da      	ldr	r2, [r3, #12]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a3a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	68da      	ldr	r2, [r3, #12]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a3b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	e000      	b.n	800a3c0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a3be:	2302      	movs	r3, #2
  }
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3714      	adds	r7, #20
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ca:	4770      	bx	lr

0800a3cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	68da      	ldr	r2, [r3, #12]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2220      	movs	r2, #32
 800a3e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f7ff fcd9 	bl	8009da4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b08c      	sub	sp, #48	@ 0x30
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a404:	2300      	movs	r3, #0
 800a406:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a408:	2300      	movs	r3, #0
 800a40a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a412:	b2db      	uxtb	r3, r3
 800a414:	2b22      	cmp	r3, #34	@ 0x22
 800a416:	f040 80aa 	bne.w	800a56e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	689b      	ldr	r3, [r3, #8]
 800a41e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a422:	d115      	bne.n	800a450 <UART_Receive_IT+0x54>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	691b      	ldr	r3, [r3, #16]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d111      	bne.n	800a450 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a430:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	b29b      	uxth	r3, r3
 800a43a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a43e:	b29a      	uxth	r2, r3
 800a440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a442:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a448:	1c9a      	adds	r2, r3, #2
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a44e:	e024      	b.n	800a49a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a454:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	689b      	ldr	r3, [r3, #8]
 800a45a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a45e:	d007      	beq.n	800a470 <UART_Receive_IT+0x74>
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	689b      	ldr	r3, [r3, #8]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10a      	bne.n	800a47e <UART_Receive_IT+0x82>
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	691b      	ldr	r3, [r3, #16]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d106      	bne.n	800a47e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	b2da      	uxtb	r2, r3
 800a478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a47a:	701a      	strb	r2, [r3, #0]
 800a47c:	e008      	b.n	800a490 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	b2db      	uxtb	r3, r3
 800a486:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a48a:	b2da      	uxtb	r2, r3
 800a48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a48e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a494:	1c5a      	adds	r2, r3, #1
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a49e:	b29b      	uxth	r3, r3
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	687a      	ldr	r2, [r7, #4]
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d15d      	bne.n	800a56a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	68da      	ldr	r2, [r3, #12]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f022 0220 	bic.w	r2, r2, #32
 800a4bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	68da      	ldr	r2, [r3, #12]
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a4cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	695a      	ldr	r2, [r3, #20]
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	f022 0201 	bic.w	r2, r2, #1
 800a4dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	2220      	movs	r2, #32
 800a4e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d135      	bne.n	800a560 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	330c      	adds	r3, #12
 800a500:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	e853 3f00 	ldrex	r3, [r3]
 800a508:	613b      	str	r3, [r7, #16]
   return(result);
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	f023 0310 	bic.w	r3, r3, #16
 800a510:	627b      	str	r3, [r7, #36]	@ 0x24
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	330c      	adds	r3, #12
 800a518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a51a:	623a      	str	r2, [r7, #32]
 800a51c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51e:	69f9      	ldr	r1, [r7, #28]
 800a520:	6a3a      	ldr	r2, [r7, #32]
 800a522:	e841 2300 	strex	r3, r2, [r1]
 800a526:	61bb      	str	r3, [r7, #24]
   return(result);
 800a528:	69bb      	ldr	r3, [r7, #24]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d1e5      	bne.n	800a4fa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f003 0310 	and.w	r3, r3, #16
 800a538:	2b10      	cmp	r3, #16
 800a53a:	d10a      	bne.n	800a552 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a53c:	2300      	movs	r3, #0
 800a53e:	60fb      	str	r3, [r7, #12]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	60fb      	str	r3, [r7, #12]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	60fb      	str	r3, [r7, #12]
 800a550:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a556:	4619      	mov	r1, r3
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f7ff fc41 	bl	8009de0 <HAL_UARTEx_RxEventCallback>
 800a55e:	e002      	b.n	800a566 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	f7fa f8c5 	bl	80046f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a566:	2300      	movs	r3, #0
 800a568:	e002      	b.n	800a570 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a56a:	2300      	movs	r3, #0
 800a56c:	e000      	b.n	800a570 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a56e:	2302      	movs	r3, #2
  }
}
 800a570:	4618      	mov	r0, r3
 800a572:	3730      	adds	r7, #48	@ 0x30
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}

0800a578 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a57c:	b0c0      	sub	sp, #256	@ 0x100
 800a57e:	af00      	add	r7, sp, #0
 800a580:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	691b      	ldr	r3, [r3, #16]
 800a58c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a594:	68d9      	ldr	r1, [r3, #12]
 800a596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a59a:	681a      	ldr	r2, [r3, #0]
 800a59c:	ea40 0301 	orr.w	r3, r0, r1
 800a5a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a5a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5a6:	689a      	ldr	r2, [r3, #8]
 800a5a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	431a      	orrs	r2, r3
 800a5b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5b4:	695b      	ldr	r3, [r3, #20]
 800a5b6:	431a      	orrs	r2, r3
 800a5b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5bc:	69db      	ldr	r3, [r3, #28]
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a5c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	68db      	ldr	r3, [r3, #12]
 800a5cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a5d0:	f021 010c 	bic.w	r1, r1, #12
 800a5d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5d8:	681a      	ldr	r2, [r3, #0]
 800a5da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a5de:	430b      	orrs	r3, r1
 800a5e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a5e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	695b      	ldr	r3, [r3, #20]
 800a5ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a5ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5f2:	6999      	ldr	r1, [r3, #24]
 800a5f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5f8:	681a      	ldr	r2, [r3, #0]
 800a5fa:	ea40 0301 	orr.w	r3, r0, r1
 800a5fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	4b8f      	ldr	r3, [pc, #572]	@ (800a844 <UART_SetConfig+0x2cc>)
 800a608:	429a      	cmp	r2, r3
 800a60a:	d005      	beq.n	800a618 <UART_SetConfig+0xa0>
 800a60c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a610:	681a      	ldr	r2, [r3, #0]
 800a612:	4b8d      	ldr	r3, [pc, #564]	@ (800a848 <UART_SetConfig+0x2d0>)
 800a614:	429a      	cmp	r2, r3
 800a616:	d104      	bne.n	800a622 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a618:	f7fd f932 	bl	8007880 <HAL_RCC_GetPCLK2Freq>
 800a61c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a620:	e003      	b.n	800a62a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a622:	f7fd f919 	bl	8007858 <HAL_RCC_GetPCLK1Freq>
 800a626:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a62a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a62e:	69db      	ldr	r3, [r3, #28]
 800a630:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a634:	f040 810c 	bne.w	800a850 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a638:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a63c:	2200      	movs	r2, #0
 800a63e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a642:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a646:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a64a:	4622      	mov	r2, r4
 800a64c:	462b      	mov	r3, r5
 800a64e:	1891      	adds	r1, r2, r2
 800a650:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a652:	415b      	adcs	r3, r3
 800a654:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a656:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a65a:	4621      	mov	r1, r4
 800a65c:	eb12 0801 	adds.w	r8, r2, r1
 800a660:	4629      	mov	r1, r5
 800a662:	eb43 0901 	adc.w	r9, r3, r1
 800a666:	f04f 0200 	mov.w	r2, #0
 800a66a:	f04f 0300 	mov.w	r3, #0
 800a66e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a672:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a676:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a67a:	4690      	mov	r8, r2
 800a67c:	4699      	mov	r9, r3
 800a67e:	4623      	mov	r3, r4
 800a680:	eb18 0303 	adds.w	r3, r8, r3
 800a684:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a688:	462b      	mov	r3, r5
 800a68a:	eb49 0303 	adc.w	r3, r9, r3
 800a68e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	2200      	movs	r2, #0
 800a69a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a69e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a6a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	18db      	adds	r3, r3, r3
 800a6aa:	653b      	str	r3, [r7, #80]	@ 0x50
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	eb42 0303 	adc.w	r3, r2, r3
 800a6b2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a6b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a6b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a6bc:	f7f6 fc62 	bl	8000f84 <__aeabi_uldivmod>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	460b      	mov	r3, r1
 800a6c4:	4b61      	ldr	r3, [pc, #388]	@ (800a84c <UART_SetConfig+0x2d4>)
 800a6c6:	fba3 2302 	umull	r2, r3, r3, r2
 800a6ca:	095b      	lsrs	r3, r3, #5
 800a6cc:	011c      	lsls	r4, r3, #4
 800a6ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a6d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a6dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a6e0:	4642      	mov	r2, r8
 800a6e2:	464b      	mov	r3, r9
 800a6e4:	1891      	adds	r1, r2, r2
 800a6e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a6e8:	415b      	adcs	r3, r3
 800a6ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a6f0:	4641      	mov	r1, r8
 800a6f2:	eb12 0a01 	adds.w	sl, r2, r1
 800a6f6:	4649      	mov	r1, r9
 800a6f8:	eb43 0b01 	adc.w	fp, r3, r1
 800a6fc:	f04f 0200 	mov.w	r2, #0
 800a700:	f04f 0300 	mov.w	r3, #0
 800a704:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a708:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a70c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a710:	4692      	mov	sl, r2
 800a712:	469b      	mov	fp, r3
 800a714:	4643      	mov	r3, r8
 800a716:	eb1a 0303 	adds.w	r3, sl, r3
 800a71a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a71e:	464b      	mov	r3, r9
 800a720:	eb4b 0303 	adc.w	r3, fp, r3
 800a724:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	2200      	movs	r2, #0
 800a730:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a734:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a738:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a73c:	460b      	mov	r3, r1
 800a73e:	18db      	adds	r3, r3, r3
 800a740:	643b      	str	r3, [r7, #64]	@ 0x40
 800a742:	4613      	mov	r3, r2
 800a744:	eb42 0303 	adc.w	r3, r2, r3
 800a748:	647b      	str	r3, [r7, #68]	@ 0x44
 800a74a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a74e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a752:	f7f6 fc17 	bl	8000f84 <__aeabi_uldivmod>
 800a756:	4602      	mov	r2, r0
 800a758:	460b      	mov	r3, r1
 800a75a:	4611      	mov	r1, r2
 800a75c:	4b3b      	ldr	r3, [pc, #236]	@ (800a84c <UART_SetConfig+0x2d4>)
 800a75e:	fba3 2301 	umull	r2, r3, r3, r1
 800a762:	095b      	lsrs	r3, r3, #5
 800a764:	2264      	movs	r2, #100	@ 0x64
 800a766:	fb02 f303 	mul.w	r3, r2, r3
 800a76a:	1acb      	subs	r3, r1, r3
 800a76c:	00db      	lsls	r3, r3, #3
 800a76e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a772:	4b36      	ldr	r3, [pc, #216]	@ (800a84c <UART_SetConfig+0x2d4>)
 800a774:	fba3 2302 	umull	r2, r3, r3, r2
 800a778:	095b      	lsrs	r3, r3, #5
 800a77a:	005b      	lsls	r3, r3, #1
 800a77c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a780:	441c      	add	r4, r3
 800a782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a786:	2200      	movs	r2, #0
 800a788:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a78c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a790:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a794:	4642      	mov	r2, r8
 800a796:	464b      	mov	r3, r9
 800a798:	1891      	adds	r1, r2, r2
 800a79a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a79c:	415b      	adcs	r3, r3
 800a79e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a7a4:	4641      	mov	r1, r8
 800a7a6:	1851      	adds	r1, r2, r1
 800a7a8:	6339      	str	r1, [r7, #48]	@ 0x30
 800a7aa:	4649      	mov	r1, r9
 800a7ac:	414b      	adcs	r3, r1
 800a7ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7b0:	f04f 0200 	mov.w	r2, #0
 800a7b4:	f04f 0300 	mov.w	r3, #0
 800a7b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a7bc:	4659      	mov	r1, fp
 800a7be:	00cb      	lsls	r3, r1, #3
 800a7c0:	4651      	mov	r1, sl
 800a7c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a7c6:	4651      	mov	r1, sl
 800a7c8:	00ca      	lsls	r2, r1, #3
 800a7ca:	4610      	mov	r0, r2
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	4642      	mov	r2, r8
 800a7d2:	189b      	adds	r3, r3, r2
 800a7d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a7d8:	464b      	mov	r3, r9
 800a7da:	460a      	mov	r2, r1
 800a7dc:	eb42 0303 	adc.w	r3, r2, r3
 800a7e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a7e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7e8:	685b      	ldr	r3, [r3, #4]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a7f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a7f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a7f8:	460b      	mov	r3, r1
 800a7fa:	18db      	adds	r3, r3, r3
 800a7fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7fe:	4613      	mov	r3, r2
 800a800:	eb42 0303 	adc.w	r3, r2, r3
 800a804:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a806:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a80a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a80e:	f7f6 fbb9 	bl	8000f84 <__aeabi_uldivmod>
 800a812:	4602      	mov	r2, r0
 800a814:	460b      	mov	r3, r1
 800a816:	4b0d      	ldr	r3, [pc, #52]	@ (800a84c <UART_SetConfig+0x2d4>)
 800a818:	fba3 1302 	umull	r1, r3, r3, r2
 800a81c:	095b      	lsrs	r3, r3, #5
 800a81e:	2164      	movs	r1, #100	@ 0x64
 800a820:	fb01 f303 	mul.w	r3, r1, r3
 800a824:	1ad3      	subs	r3, r2, r3
 800a826:	00db      	lsls	r3, r3, #3
 800a828:	3332      	adds	r3, #50	@ 0x32
 800a82a:	4a08      	ldr	r2, [pc, #32]	@ (800a84c <UART_SetConfig+0x2d4>)
 800a82c:	fba2 2303 	umull	r2, r3, r2, r3
 800a830:	095b      	lsrs	r3, r3, #5
 800a832:	f003 0207 	and.w	r2, r3, #7
 800a836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	4422      	add	r2, r4
 800a83e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a840:	e106      	b.n	800aa50 <UART_SetConfig+0x4d8>
 800a842:	bf00      	nop
 800a844:	40011000 	.word	0x40011000
 800a848:	40011400 	.word	0x40011400
 800a84c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a850:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a854:	2200      	movs	r2, #0
 800a856:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a85a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a85e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a862:	4642      	mov	r2, r8
 800a864:	464b      	mov	r3, r9
 800a866:	1891      	adds	r1, r2, r2
 800a868:	6239      	str	r1, [r7, #32]
 800a86a:	415b      	adcs	r3, r3
 800a86c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a86e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a872:	4641      	mov	r1, r8
 800a874:	1854      	adds	r4, r2, r1
 800a876:	4649      	mov	r1, r9
 800a878:	eb43 0501 	adc.w	r5, r3, r1
 800a87c:	f04f 0200 	mov.w	r2, #0
 800a880:	f04f 0300 	mov.w	r3, #0
 800a884:	00eb      	lsls	r3, r5, #3
 800a886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a88a:	00e2      	lsls	r2, r4, #3
 800a88c:	4614      	mov	r4, r2
 800a88e:	461d      	mov	r5, r3
 800a890:	4643      	mov	r3, r8
 800a892:	18e3      	adds	r3, r4, r3
 800a894:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a898:	464b      	mov	r3, r9
 800a89a:	eb45 0303 	adc.w	r3, r5, r3
 800a89e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a8a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8a6:	685b      	ldr	r3, [r3, #4]
 800a8a8:	2200      	movs	r2, #0
 800a8aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a8ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a8b2:	f04f 0200 	mov.w	r2, #0
 800a8b6:	f04f 0300 	mov.w	r3, #0
 800a8ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a8be:	4629      	mov	r1, r5
 800a8c0:	008b      	lsls	r3, r1, #2
 800a8c2:	4621      	mov	r1, r4
 800a8c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a8c8:	4621      	mov	r1, r4
 800a8ca:	008a      	lsls	r2, r1, #2
 800a8cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a8d0:	f7f6 fb58 	bl	8000f84 <__aeabi_uldivmod>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4b60      	ldr	r3, [pc, #384]	@ (800aa5c <UART_SetConfig+0x4e4>)
 800a8da:	fba3 2302 	umull	r2, r3, r3, r2
 800a8de:	095b      	lsrs	r3, r3, #5
 800a8e0:	011c      	lsls	r4, r3, #4
 800a8e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a8ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a8f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a8f4:	4642      	mov	r2, r8
 800a8f6:	464b      	mov	r3, r9
 800a8f8:	1891      	adds	r1, r2, r2
 800a8fa:	61b9      	str	r1, [r7, #24]
 800a8fc:	415b      	adcs	r3, r3
 800a8fe:	61fb      	str	r3, [r7, #28]
 800a900:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a904:	4641      	mov	r1, r8
 800a906:	1851      	adds	r1, r2, r1
 800a908:	6139      	str	r1, [r7, #16]
 800a90a:	4649      	mov	r1, r9
 800a90c:	414b      	adcs	r3, r1
 800a90e:	617b      	str	r3, [r7, #20]
 800a910:	f04f 0200 	mov.w	r2, #0
 800a914:	f04f 0300 	mov.w	r3, #0
 800a918:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a91c:	4659      	mov	r1, fp
 800a91e:	00cb      	lsls	r3, r1, #3
 800a920:	4651      	mov	r1, sl
 800a922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a926:	4651      	mov	r1, sl
 800a928:	00ca      	lsls	r2, r1, #3
 800a92a:	4610      	mov	r0, r2
 800a92c:	4619      	mov	r1, r3
 800a92e:	4603      	mov	r3, r0
 800a930:	4642      	mov	r2, r8
 800a932:	189b      	adds	r3, r3, r2
 800a934:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a938:	464b      	mov	r3, r9
 800a93a:	460a      	mov	r2, r1
 800a93c:	eb42 0303 	adc.w	r3, r2, r3
 800a940:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a94e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a950:	f04f 0200 	mov.w	r2, #0
 800a954:	f04f 0300 	mov.w	r3, #0
 800a958:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a95c:	4649      	mov	r1, r9
 800a95e:	008b      	lsls	r3, r1, #2
 800a960:	4641      	mov	r1, r8
 800a962:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a966:	4641      	mov	r1, r8
 800a968:	008a      	lsls	r2, r1, #2
 800a96a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a96e:	f7f6 fb09 	bl	8000f84 <__aeabi_uldivmod>
 800a972:	4602      	mov	r2, r0
 800a974:	460b      	mov	r3, r1
 800a976:	4611      	mov	r1, r2
 800a978:	4b38      	ldr	r3, [pc, #224]	@ (800aa5c <UART_SetConfig+0x4e4>)
 800a97a:	fba3 2301 	umull	r2, r3, r3, r1
 800a97e:	095b      	lsrs	r3, r3, #5
 800a980:	2264      	movs	r2, #100	@ 0x64
 800a982:	fb02 f303 	mul.w	r3, r2, r3
 800a986:	1acb      	subs	r3, r1, r3
 800a988:	011b      	lsls	r3, r3, #4
 800a98a:	3332      	adds	r3, #50	@ 0x32
 800a98c:	4a33      	ldr	r2, [pc, #204]	@ (800aa5c <UART_SetConfig+0x4e4>)
 800a98e:	fba2 2303 	umull	r2, r3, r2, r3
 800a992:	095b      	lsrs	r3, r3, #5
 800a994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a998:	441c      	add	r4, r3
 800a99a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a99e:	2200      	movs	r2, #0
 800a9a0:	673b      	str	r3, [r7, #112]	@ 0x70
 800a9a2:	677a      	str	r2, [r7, #116]	@ 0x74
 800a9a4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a9a8:	4642      	mov	r2, r8
 800a9aa:	464b      	mov	r3, r9
 800a9ac:	1891      	adds	r1, r2, r2
 800a9ae:	60b9      	str	r1, [r7, #8]
 800a9b0:	415b      	adcs	r3, r3
 800a9b2:	60fb      	str	r3, [r7, #12]
 800a9b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a9b8:	4641      	mov	r1, r8
 800a9ba:	1851      	adds	r1, r2, r1
 800a9bc:	6039      	str	r1, [r7, #0]
 800a9be:	4649      	mov	r1, r9
 800a9c0:	414b      	adcs	r3, r1
 800a9c2:	607b      	str	r3, [r7, #4]
 800a9c4:	f04f 0200 	mov.w	r2, #0
 800a9c8:	f04f 0300 	mov.w	r3, #0
 800a9cc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a9d0:	4659      	mov	r1, fp
 800a9d2:	00cb      	lsls	r3, r1, #3
 800a9d4:	4651      	mov	r1, sl
 800a9d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a9da:	4651      	mov	r1, sl
 800a9dc:	00ca      	lsls	r2, r1, #3
 800a9de:	4610      	mov	r0, r2
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	4642      	mov	r2, r8
 800a9e6:	189b      	adds	r3, r3, r2
 800a9e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a9ea:	464b      	mov	r3, r9
 800a9ec:	460a      	mov	r2, r1
 800a9ee:	eb42 0303 	adc.w	r3, r2, r3
 800a9f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a9f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	663b      	str	r3, [r7, #96]	@ 0x60
 800a9fe:	667a      	str	r2, [r7, #100]	@ 0x64
 800aa00:	f04f 0200 	mov.w	r2, #0
 800aa04:	f04f 0300 	mov.w	r3, #0
 800aa08:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800aa0c:	4649      	mov	r1, r9
 800aa0e:	008b      	lsls	r3, r1, #2
 800aa10:	4641      	mov	r1, r8
 800aa12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa16:	4641      	mov	r1, r8
 800aa18:	008a      	lsls	r2, r1, #2
 800aa1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800aa1e:	f7f6 fab1 	bl	8000f84 <__aeabi_uldivmod>
 800aa22:	4602      	mov	r2, r0
 800aa24:	460b      	mov	r3, r1
 800aa26:	4b0d      	ldr	r3, [pc, #52]	@ (800aa5c <UART_SetConfig+0x4e4>)
 800aa28:	fba3 1302 	umull	r1, r3, r3, r2
 800aa2c:	095b      	lsrs	r3, r3, #5
 800aa2e:	2164      	movs	r1, #100	@ 0x64
 800aa30:	fb01 f303 	mul.w	r3, r1, r3
 800aa34:	1ad3      	subs	r3, r2, r3
 800aa36:	011b      	lsls	r3, r3, #4
 800aa38:	3332      	adds	r3, #50	@ 0x32
 800aa3a:	4a08      	ldr	r2, [pc, #32]	@ (800aa5c <UART_SetConfig+0x4e4>)
 800aa3c:	fba2 2303 	umull	r2, r3, r2, r3
 800aa40:	095b      	lsrs	r3, r3, #5
 800aa42:	f003 020f 	and.w	r2, r3, #15
 800aa46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	4422      	add	r2, r4
 800aa4e:	609a      	str	r2, [r3, #8]
}
 800aa50:	bf00      	nop
 800aa52:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800aa56:	46bd      	mov	sp, r7
 800aa58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aa5c:	51eb851f 	.word	0x51eb851f

0800aa60 <e22_init>:
  * @param  lora_conf_struct: pointer to the lora configuration struct.
  * @param  huart: pointer to the connected uart handler typedef.
  * @retval None
  */
void e22_init(e22_conf_struct_t *lora_conf_struct, UART_HandleTypeDef* huart)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b084      	sub	sp, #16
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
	data_packet[0] = 0xC0;	//Set register command.
 800aa6a:	4b45      	ldr	r3, [pc, #276]	@ (800ab80 <e22_init+0x120>)
 800aa6c:	22c0      	movs	r2, #192	@ 0xc0
 800aa6e:	701a      	strb	r2, [r3, #0]
	data_packet[1] = 0x03;	//Starting from byte 0x03
 800aa70:	4b43      	ldr	r3, [pc, #268]	@ (800ab80 <e22_init+0x120>)
 800aa72:	2203      	movs	r2, #3
 800aa74:	705a      	strb	r2, [r3, #1]
	data_packet[2] = 0x06;	//6 bytes will be configured.
 800aa76:	4b42      	ldr	r3, [pc, #264]	@ (800ab80 <e22_init+0x120>)
 800aa78:	2206      	movs	r2, #6
 800aa7a:	709a      	strb	r2, [r3, #2]
	data_packet[3] = lora_conf_struct->air_rate | (lora_conf_struct->parity_bit << 3) | (lora_conf_struct->baud_rate << 5);																									//Wireless air data ratebps, Serial parity bit, UART Serial port ratebps).
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	7c5b      	ldrb	r3, [r3, #17]
 800aa80:	b25a      	sxtb	r2, r3
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	7c1b      	ldrb	r3, [r3, #16]
 800aa86:	b25b      	sxtb	r3, r3
 800aa88:	00db      	lsls	r3, r3, #3
 800aa8a:	b25b      	sxtb	r3, r3
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	b25a      	sxtb	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	7bdb      	ldrb	r3, [r3, #15]
 800aa94:	b25b      	sxtb	r3, r3
 800aa96:	015b      	lsls	r3, r3, #5
 800aa98:	b25b      	sxtb	r3, r3
 800aa9a:	4313      	orrs	r3, r2
 800aa9c:	b25b      	sxtb	r3, r3
 800aa9e:	b2da      	uxtb	r2, r3
 800aaa0:	4b37      	ldr	r3, [pc, #220]	@ (800ab80 <e22_init+0x120>)
 800aaa2:	70da      	strb	r2, [r3, #3]
	data_packet[4] = lora_conf_struct->power | (lora_conf_struct->rssi_noise << 5) | (lora_conf_struct->packet_size << 6);																									//Transmitting power, RSSI anbient noise enable, Sub packet settings.
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	7d1b      	ldrb	r3, [r3, #20]
 800aaa8:	b25a      	sxtb	r2, r3
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	7cdb      	ldrb	r3, [r3, #19]
 800aaae:	b25b      	sxtb	r3, r3
 800aab0:	015b      	lsls	r3, r3, #5
 800aab2:	b25b      	sxtb	r3, r3
 800aab4:	4313      	orrs	r3, r2
 800aab6:	b25a      	sxtb	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	7c9b      	ldrb	r3, [r3, #18]
 800aabc:	b25b      	sxtb	r3, r3
 800aabe:	019b      	lsls	r3, r3, #6
 800aac0:	b25b      	sxtb	r3, r3
 800aac2:	4313      	orrs	r3, r2
 800aac4:	b25b      	sxtb	r3, r3
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	4b2d      	ldr	r3, [pc, #180]	@ (800ab80 <e22_init+0x120>)
 800aaca:	711a      	strb	r2, [r3, #4]
	data_packet[5] = lora_conf_struct->channel;																																											//channel 0-83 (410.125 + CH *1M)
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	7d5a      	ldrb	r2, [r3, #21]
 800aad0:	4b2b      	ldr	r3, [pc, #172]	@ (800ab80 <e22_init+0x120>)
 800aad2:	715a      	strb	r2, [r3, #5]
	data_packet[6] = lora_conf_struct->wor_cycle | (lora_conf_struct->wor << 3) | (lora_conf_struct->lbt << 4) | (lora_conf_struct->repeater_func << 5) | (lora_conf_struct->mode << 6) | (lora_conf_struct->rssi_enable << 7);	//WOR cycle time, WOR transceiver control, LBT enable, Repeater function, Transmission mode, Enable RSSI.
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	7edb      	ldrb	r3, [r3, #27]
 800aad8:	b25a      	sxtb	r2, r3
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	7e9b      	ldrb	r3, [r3, #26]
 800aade:	b25b      	sxtb	r3, r3
 800aae0:	00db      	lsls	r3, r3, #3
 800aae2:	b25b      	sxtb	r3, r3
 800aae4:	4313      	orrs	r3, r2
 800aae6:	b25a      	sxtb	r2, r3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	7e5b      	ldrb	r3, [r3, #25]
 800aaec:	b25b      	sxtb	r3, r3
 800aaee:	011b      	lsls	r3, r3, #4
 800aaf0:	b25b      	sxtb	r3, r3
 800aaf2:	4313      	orrs	r3, r2
 800aaf4:	b25a      	sxtb	r2, r3
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	7e1b      	ldrb	r3, [r3, #24]
 800aafa:	b25b      	sxtb	r3, r3
 800aafc:	015b      	lsls	r3, r3, #5
 800aafe:	b25b      	sxtb	r3, r3
 800ab00:	4313      	orrs	r3, r2
 800ab02:	b25a      	sxtb	r2, r3
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	7ddb      	ldrb	r3, [r3, #23]
 800ab08:	b25b      	sxtb	r3, r3
 800ab0a:	019b      	lsls	r3, r3, #6
 800ab0c:	b25b      	sxtb	r3, r3
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	b25a      	sxtb	r2, r3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	7d9b      	ldrb	r3, [r3, #22]
 800ab16:	b25b      	sxtb	r3, r3
 800ab18:	01db      	lsls	r3, r3, #7
 800ab1a:	b25b      	sxtb	r3, r3
 800ab1c:	4313      	orrs	r3, r2
 800ab1e:	b25b      	sxtb	r3, r3
 800ab20:	b2da      	uxtb	r2, r3
 800ab22:	4b17      	ldr	r3, [pc, #92]	@ (800ab80 <e22_init+0x120>)
 800ab24:	719a      	strb	r2, [r3, #6]
	data_packet[7] = (uint8_t)(lora_conf_struct->key >> 8);																																								//high byte of key
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	8b9b      	ldrh	r3, [r3, #28]
 800ab2a:	0a1b      	lsrs	r3, r3, #8
 800ab2c:	b29b      	uxth	r3, r3
 800ab2e:	b2da      	uxtb	r2, r3
 800ab30:	4b13      	ldr	r3, [pc, #76]	@ (800ab80 <e22_init+0x120>)
 800ab32:	71da      	strb	r2, [r3, #7]
	data_packet[8] = (uint8_t)(lora_conf_struct->key);																																									//low byte of key
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	8b9b      	ldrh	r3, [r3, #28]
 800ab38:	b2da      	uxtb	r2, r3
 800ab3a:	4b11      	ldr	r3, [pc, #68]	@ (800ab80 <e22_init+0x120>)
 800ab3c:	721a      	strb	r2, [r3, #8]

	// UART transmits the configuration datas.
	// Try configuring the telemetry module for a ferw times because it's sometimes not working well.
    e22_chMode_config(lora_conf_struct);
 800ab3e:	6878      	ldr	r0, [r7, #4]
 800ab40:	f000 f838 	bl	800abb4 <e22_chMode_config>
    HAL_Delay(20);
 800ab44:	2014      	movs	r0, #20
 800ab46:	f7fa f859 	bl	8004bfc <HAL_Delay>
	for(int i = 0; i < 5; i++)
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	60fb      	str	r3, [r7, #12]
 800ab4e:	e00e      	b.n	800ab6e <e22_init+0x10e>
	{
		HAL_UART_Transmit(huart, data_packet, data_packet[2] + 3, 50);
 800ab50:	4b0b      	ldr	r3, [pc, #44]	@ (800ab80 <e22_init+0x120>)
 800ab52:	789b      	ldrb	r3, [r3, #2]
 800ab54:	3303      	adds	r3, #3
 800ab56:	b29a      	uxth	r2, r3
 800ab58:	2332      	movs	r3, #50	@ 0x32
 800ab5a:	4909      	ldr	r1, [pc, #36]	@ (800ab80 <e22_init+0x120>)
 800ab5c:	6838      	ldr	r0, [r7, #0]
 800ab5e:	f7fe fd47 	bl	80095f0 <HAL_UART_Transmit>
		HAL_Delay(10);
 800ab62:	200a      	movs	r0, #10
 800ab64:	f7fa f84a 	bl	8004bfc <HAL_Delay>
	for(int i = 0; i < 5; i++)
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	3301      	adds	r3, #1
 800ab6c:	60fb      	str	r3, [r7, #12]
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2b04      	cmp	r3, #4
 800ab72:	dded      	ble.n	800ab50 <e22_init+0xf0>
	}

#ifdef DEBUG_TELEM_VIA_TTL
	view_e22_response(&TELEM_UART_HNDLR, &TTL_HNDLR);
#endif
}
 800ab74:	bf00      	nop
 800ab76:	bf00      	nop
 800ab78:	3710      	adds	r7, #16
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}
 800ab7e:	bf00      	nop
 800ab80:	20001ad4 	.word	0x20001ad4

0800ab84 <e22_chMode_sleep>:
  * @brief  Makes the module asleep.
  * @param  lora_conf_struct: Pointer to the lora configuration struct.
  * @retval None
  */
void e22_chMode_sleep(e22_conf_struct_t *lora_conf_struct)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
	//For sleep mode M0 -> 1    M1 -> 1
	HAL_GPIO_WritePin(lora_conf_struct->pins.m0_pin_port, lora_conf_struct->pins.m0_pin , GPIO_PIN_SET);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6818      	ldr	r0, [r3, #0]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	891b      	ldrh	r3, [r3, #8]
 800ab94:	2201      	movs	r2, #1
 800ab96:	4619      	mov	r1, r3
 800ab98:	f7fb fc5c 	bl	8006454 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lora_conf_struct->pins.m1_pin_port, lora_conf_struct->pins.m1_pin , GPIO_PIN_SET);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6858      	ldr	r0, [r3, #4]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	895b      	ldrh	r3, [r3, #10]
 800aba4:	2201      	movs	r2, #1
 800aba6:	4619      	mov	r1, r3
 800aba8:	f7fb fc54 	bl	8006454 <HAL_GPIO_WritePin>
}
 800abac:	bf00      	nop
 800abae:	3708      	adds	r7, #8
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <e22_chMode_config>:
  * @brief  Changes the mode to config.
  * @param  lora_conf_struct: Pointer to the lora configuration struct.
  * @retval None
  */
void e22_chMode_config(e22_conf_struct_t *lora_conf_struct)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
	//For config mode M0 -> 0    M1 -> 1
	HAL_GPIO_WritePin(lora_conf_struct->pins.m0_pin_port, lora_conf_struct->pins.m0_pin , GPIO_PIN_RESET);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	6818      	ldr	r0, [r3, #0]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	891b      	ldrh	r3, [r3, #8]
 800abc4:	2200      	movs	r2, #0
 800abc6:	4619      	mov	r1, r3
 800abc8:	f7fb fc44 	bl	8006454 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lora_conf_struct->pins.m1_pin_port, lora_conf_struct->pins.m1_pin , GPIO_PIN_SET);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6858      	ldr	r0, [r3, #4]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	895b      	ldrh	r3, [r3, #10]
 800abd4:	2201      	movs	r2, #1
 800abd6:	4619      	mov	r1, r3
 800abd8:	f7fb fc3c 	bl	8006454 <HAL_GPIO_WritePin>
}
 800abdc:	bf00      	nop
 800abde:	3708      	adds	r7, #8
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <e22_chMode_transmit>:
  * @brief  Changes the mode to transmit.
  * @param  lora_conf_struct: Pointer to the lora configuration struct.
  * @retval None
  */
void e22_chMode_transmit(e22_conf_struct_t *lora_conf_struct)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b082      	sub	sp, #8
 800abe8:	af00      	add	r7, sp, #0
 800abea:	6078      	str	r0, [r7, #4]
	//For transmission mode M0 -> 0    M1 -> 0
	HAL_GPIO_WritePin(lora_conf_struct->pins.m0_pin_port, lora_conf_struct->pins.m0_pin , GPIO_PIN_RESET);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	6818      	ldr	r0, [r3, #0]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	891b      	ldrh	r3, [r3, #8]
 800abf4:	2200      	movs	r2, #0
 800abf6:	4619      	mov	r1, r3
 800abf8:	f7fb fc2c 	bl	8006454 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lora_conf_struct->pins.m1_pin_port, lora_conf_struct->pins.m1_pin , GPIO_PIN_RESET);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	6858      	ldr	r0, [r3, #4]
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	895b      	ldrh	r3, [r3, #10]
 800ac04:	2200      	movs	r2, #0
 800ac06:	4619      	mov	r1, r3
 800ac08:	f7fb fc24 	bl	8006454 <HAL_GPIO_WritePin>
}
 800ac0c:	bf00      	nop
 800ac0e:	3708      	adds	r7, #8
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <bme280_getVals>:


int currentIndex = 0;

static void bme280_getVals(bme280_struct_t* BME, uint32_t* ut, uint32_t* up, uint32_t* uh)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b08c      	sub	sp, #48	@ 0x30
 800ac18:	af04      	add	r7, sp, #16
 800ac1a:	60f8      	str	r0, [r7, #12]
 800ac1c:	60b9      	str	r1, [r7, #8]
 800ac1e:	607a      	str	r2, [r7, #4]
 800ac20:	603b      	str	r3, [r7, #0]
	uint8_t params[8];
	HAL_StatusTypeDef retVal = HAL_I2C_Mem_Read(BME->device_config.BME_I2C, BME280_ADD, BME280_STATUS, I2C_MEMADD_SIZE_8BIT, params, 1, 30);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6898      	ldr	r0, [r3, #8]
 800ac26:	231e      	movs	r3, #30
 800ac28:	9302      	str	r3, [sp, #8]
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	9301      	str	r3, [sp, #4]
 800ac2e:	f107 0314 	add.w	r3, r7, #20
 800ac32:	9300      	str	r3, [sp, #0]
 800ac34:	2301      	movs	r3, #1
 800ac36:	22f3      	movs	r2, #243	@ 0xf3
 800ac38:	21ec      	movs	r1, #236	@ 0xec
 800ac3a:	f7fb feab 	bl	8006994 <HAL_I2C_Mem_Read>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	77fb      	strb	r3, [r7, #31]
	BME->flags.is_bme_updated_1 = 0;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2200      	movs	r2, #0
 800ac46:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	BME->flags.is_bme_updated_3 = 0;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	if((params[0] & 0x01) == 0x00)
 800ac52:	7d3b      	ldrb	r3, [r7, #20]
 800ac54:	f003 0301 	and.w	r3, r3, #1
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d139      	bne.n	800acd0 <bme280_getVals+0xbc>
	{
		retVal = HAL_I2C_Mem_Read(BME->device_config.BME_I2C, BME280_ADD, BME280_P_MSB_ADD, I2C_MEMADD_SIZE_8BIT, params, 8, 20);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	6898      	ldr	r0, [r3, #8]
 800ac60:	2314      	movs	r3, #20
 800ac62:	9302      	str	r3, [sp, #8]
 800ac64:	2308      	movs	r3, #8
 800ac66:	9301      	str	r3, [sp, #4]
 800ac68:	f107 0314 	add.w	r3, r7, #20
 800ac6c:	9300      	str	r3, [sp, #0]
 800ac6e:	2301      	movs	r3, #1
 800ac70:	22f7      	movs	r2, #247	@ 0xf7
 800ac72:	21ec      	movs	r1, #236	@ 0xec
 800ac74:	f7fb fe8e 	bl	8006994 <HAL_I2C_Mem_Read>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	77fb      	strb	r3, [r7, #31]
		if (retVal == HAL_OK){
 800ac7c:	7ffb      	ldrb	r3, [r7, #31]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d126      	bne.n	800acd0 <bme280_getVals+0xbc>
			BME->flags.is_bme_updated_1 = 1;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2201      	movs	r2, #1
 800ac86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			BME->flags.is_bme_updated_3 = 1;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
			*ut = 	((int32_t)params[3] << 12) | ((int32_t)params[4] << 4) | ((int32_t)params[5]  >> 4);
 800ac92:	7dfb      	ldrb	r3, [r7, #23]
 800ac94:	031a      	lsls	r2, r3, #12
 800ac96:	7e3b      	ldrb	r3, [r7, #24]
 800ac98:	011b      	lsls	r3, r3, #4
 800ac9a:	4313      	orrs	r3, r2
 800ac9c:	7e7a      	ldrb	r2, [r7, #25]
 800ac9e:	0912      	lsrs	r2, r2, #4
 800aca0:	b2d2      	uxtb	r2, r2
 800aca2:	4313      	orrs	r3, r2
 800aca4:	461a      	mov	r2, r3
 800aca6:	68bb      	ldr	r3, [r7, #8]
 800aca8:	601a      	str	r2, [r3, #0]
			*up =	((int32_t)params[0] << 12) | ((int32_t)params[1] << 4) | ((int32_t)params[2]  >> 4);
 800acaa:	7d3b      	ldrb	r3, [r7, #20]
 800acac:	031a      	lsls	r2, r3, #12
 800acae:	7d7b      	ldrb	r3, [r7, #21]
 800acb0:	011b      	lsls	r3, r3, #4
 800acb2:	4313      	orrs	r3, r2
 800acb4:	7dba      	ldrb	r2, [r7, #22]
 800acb6:	0912      	lsrs	r2, r2, #4
 800acb8:	b2d2      	uxtb	r2, r2
 800acba:	4313      	orrs	r3, r2
 800acbc:	461a      	mov	r2, r3
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	601a      	str	r2, [r3, #0]
			*uh =	((int32_t)params[6] << 8) | ((int32_t)params[7]);
 800acc2:	7ebb      	ldrb	r3, [r7, #26]
 800acc4:	021b      	lsls	r3, r3, #8
 800acc6:	7efa      	ldrb	r2, [r7, #27]
 800acc8:	4313      	orrs	r3, r2
 800acca:	461a      	mov	r2, r3
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	601a      	str	r2, [r3, #0]
		}
	}
	UNUSED(retVal);
}
 800acd0:	bf00      	nop
 800acd2:	3720      	adds	r7, #32
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}

0800acd8 <bme280_get_altitude>:

static void bme280_get_altitude(bme280_struct_t* BME)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b084      	sub	sp, #16
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
	float p_seaLevel = 1013.25;		//hPa
 800ace0:	4b31      	ldr	r3, [pc, #196]	@ (800ada8 <bme280_get_altitude+0xd0>)
 800ace2:	60fb      	str	r3, [r7, #12]
	float alt = 44330.0 * (1.0 - pow((BME->datas.pressure / p_seaLevel), (1.0 / 5.255)));
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	ed93 7a04 	vldr	s14, [r3, #16]
 800acea:	edd7 7a03 	vldr	s15, [r7, #12]
 800acee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800acf2:	ee16 0a90 	vmov	r0, s13
 800acf6:	f7f5 fc47 	bl	8000588 <__aeabi_f2d>
 800acfa:	4602      	mov	r2, r0
 800acfc:	460b      	mov	r3, r1
 800acfe:	ed9f 1b26 	vldr	d1, [pc, #152]	@ 800ad98 <bme280_get_altitude+0xc0>
 800ad02:	ec43 2b10 	vmov	d0, r2, r3
 800ad06:	f006 fc25 	bl	8011554 <pow>
 800ad0a:	ec53 2b10 	vmov	r2, r3, d0
 800ad0e:	f04f 0000 	mov.w	r0, #0
 800ad12:	4926      	ldr	r1, [pc, #152]	@ (800adac <bme280_get_altitude+0xd4>)
 800ad14:	f7f5 fad8 	bl	80002c8 <__aeabi_dsub>
 800ad18:	4602      	mov	r2, r0
 800ad1a:	460b      	mov	r3, r1
 800ad1c:	4610      	mov	r0, r2
 800ad1e:	4619      	mov	r1, r3
 800ad20:	a31f      	add	r3, pc, #124	@ (adr r3, 800ada0 <bme280_get_altitude+0xc8>)
 800ad22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad26:	f7f5 fc87 	bl	8000638 <__aeabi_dmul>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	4610      	mov	r0, r2
 800ad30:	4619      	mov	r1, r3
 800ad32:	f7f5 ff79 	bl	8000c28 <__aeabi_d2f>
 800ad36:	4603      	mov	r3, r0
 800ad38:	60bb      	str	r3, [r7, #8]
	BME->datas.height = alt;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	68ba      	ldr	r2, [r7, #8]
 800ad3e:	619a      	str	r2, [r3, #24]
	BME->datas.altitude = alt - BME->parameters->base_alt;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800ad48:	ed97 7a02 	vldr	s14, [r7, #8]
 800ad4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	edc3 7a07 	vstr	s15, [r3, #28]
	if(BME->datas.altitude > BME->parameters->max_alt && BME->parameters->base_alt != 0.0)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	ed93 7a07 	vldr	s14, [r3, #28]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800ad64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ad68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad6c:	dc00      	bgt.n	800ad70 <bme280_get_altitude+0x98>
	{
		BME->parameters->max_alt = BME->datas.altitude;
	}
}
 800ad6e:	e00d      	b.n	800ad8c <bme280_get_altitude+0xb4>
	if(BME->datas.altitude > BME->parameters->max_alt && BME->parameters->base_alt != 0.0)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800ad78:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ad7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad80:	d004      	beq.n	800ad8c <bme280_get_altitude+0xb4>
		BME->parameters->max_alt = BME->datas.altitude;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	69d2      	ldr	r2, [r2, #28]
 800ad8a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ad8c:	bf00      	nop
 800ad8e:	3710      	adds	r7, #16
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}
 800ad94:	f3af 8000 	nop.w
 800ad98:	ccd9456c 	.word	0xccd9456c
 800ad9c:	3fc85b95 	.word	0x3fc85b95
 800ada0:	00000000 	.word	0x00000000
 800ada4:	40e5a540 	.word	0x40e5a540
 800ada8:	447d5000 	.word	0x447d5000
 800adac:	3ff00000 	.word	0x3ff00000

0800adb0 <bme280_config>:
void bme280_config(bme280_struct_t* BME)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b090      	sub	sp, #64	@ 0x40
 800adb4:	af04      	add	r7, sp, #16
 800adb6:	6078      	str	r0, [r7, #4]
	uint8_t params[25];
	HAL_StatusTypeDef retVal;

	BME->parameters->base_alt = 0.0;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f04f 0200 	mov.w	r2, #0
 800adc0:	625a      	str	r2, [r3, #36]	@ 0x24
//	uint8_t resetData = BME280_SOFT_RESET;
//	retVal = HAL_I2C_Mem_Write(I2C_bme, BME280_ADD, BME280_RESET, I2C_MEMADD_SIZE_8BIT, &resetData, 1, 50);		//Soft Reset.
//	HAL_Delay(50);
	HAL_I2C_DeInit(BME->device_config.BME_I2C);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	689b      	ldr	r3, [r3, #8]
 800adc6:	4618      	mov	r0, r3
 800adc8:	f7fb fcba 	bl	8006740 <HAL_I2C_DeInit>
	HAL_Delay(5);
 800adcc:	2005      	movs	r0, #5
 800adce:	f7f9 ff15 	bl	8004bfc <HAL_Delay>
	HAL_I2C_Init(BME->device_config.BME_I2C);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	689b      	ldr	r3, [r3, #8]
 800add6:	4618      	mov	r0, r3
 800add8:	f7fb fb6e 	bl	80064b8 <HAL_I2C_Init>
	HAL_Delay(5);
 800addc:	2005      	movs	r0, #5
 800adde:	f7f9 ff0d 	bl	8004bfc <HAL_Delay>

	retVal = HAL_I2C_Mem_Read(BME->device_config.BME_I2C, BME280_ADD, BME280_PARAM1_START, I2C_MEMADD_SIZE_8BIT, params, 25, 200);
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6898      	ldr	r0, [r3, #8]
 800ade6:	23c8      	movs	r3, #200	@ 0xc8
 800ade8:	9302      	str	r3, [sp, #8]
 800adea:	2319      	movs	r3, #25
 800adec:	9301      	str	r3, [sp, #4]
 800adee:	f107 030c 	add.w	r3, r7, #12
 800adf2:	9300      	str	r3, [sp, #0]
 800adf4:	2301      	movs	r3, #1
 800adf6:	2288      	movs	r2, #136	@ 0x88
 800adf8:	21ec      	movs	r1, #236	@ 0xec
 800adfa:	f7fb fdcb 	bl	8006994 <HAL_I2C_Mem_Read>
 800adfe:	4603      	mov	r3, r0
 800ae00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	BME->parameters->dig_T1 = params[0] | (uint16_t)(params[1] << 8);
 800ae04:	7b3b      	ldrb	r3, [r7, #12]
 800ae06:	4619      	mov	r1, r3
 800ae08:	7b7b      	ldrb	r3, [r7, #13]
 800ae0a:	021b      	lsls	r3, r3, #8
 800ae0c:	b29a      	uxth	r2, r3
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	430a      	orrs	r2, r1
 800ae14:	b292      	uxth	r2, r2
 800ae16:	801a      	strh	r2, [r3, #0]
	BME->parameters->dig_T2 = params[2] | ((int16_t)params[3] << 8);
 800ae18:	7bbb      	ldrb	r3, [r7, #14]
 800ae1a:	b219      	sxth	r1, r3
 800ae1c:	7bfb      	ldrb	r3, [r7, #15]
 800ae1e:	b21b      	sxth	r3, r3
 800ae20:	021b      	lsls	r3, r3, #8
 800ae22:	b21a      	sxth	r2, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	430a      	orrs	r2, r1
 800ae2a:	b212      	sxth	r2, r2
 800ae2c:	805a      	strh	r2, [r3, #2]
	BME->parameters->dig_T3 = params[4] | ((int16_t)params[5] << 8);
 800ae2e:	7c3b      	ldrb	r3, [r7, #16]
 800ae30:	b219      	sxth	r1, r3
 800ae32:	7c7b      	ldrb	r3, [r7, #17]
 800ae34:	b21b      	sxth	r3, r3
 800ae36:	021b      	lsls	r3, r3, #8
 800ae38:	b21a      	sxth	r2, r3
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	430a      	orrs	r2, r1
 800ae40:	b212      	sxth	r2, r2
 800ae42:	809a      	strh	r2, [r3, #4]
	BME->parameters->dig_P1 = params[6] | ((uint16_t)params[7] << 8);
 800ae44:	7cbb      	ldrb	r3, [r7, #18]
 800ae46:	b21a      	sxth	r2, r3
 800ae48:	7cfb      	ldrb	r3, [r7, #19]
 800ae4a:	b21b      	sxth	r3, r3
 800ae4c:	021b      	lsls	r3, r3, #8
 800ae4e:	b21b      	sxth	r3, r3
 800ae50:	4313      	orrs	r3, r2
 800ae52:	b21a      	sxth	r2, r3
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	b292      	uxth	r2, r2
 800ae5a:	80da      	strh	r2, [r3, #6]
	BME->parameters->dig_P2 = params[8] | ((int16_t)params[9] << 8);
 800ae5c:	7d3b      	ldrb	r3, [r7, #20]
 800ae5e:	b219      	sxth	r1, r3
 800ae60:	7d7b      	ldrb	r3, [r7, #21]
 800ae62:	b21b      	sxth	r3, r3
 800ae64:	021b      	lsls	r3, r3, #8
 800ae66:	b21a      	sxth	r2, r3
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	430a      	orrs	r2, r1
 800ae6e:	b212      	sxth	r2, r2
 800ae70:	811a      	strh	r2, [r3, #8]
	BME->parameters->dig_P3 = params[10] | ((int16_t)params[11] << 8);
 800ae72:	7dbb      	ldrb	r3, [r7, #22]
 800ae74:	b219      	sxth	r1, r3
 800ae76:	7dfb      	ldrb	r3, [r7, #23]
 800ae78:	b21b      	sxth	r3, r3
 800ae7a:	021b      	lsls	r3, r3, #8
 800ae7c:	b21a      	sxth	r2, r3
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	430a      	orrs	r2, r1
 800ae84:	b212      	sxth	r2, r2
 800ae86:	815a      	strh	r2, [r3, #10]
	BME->parameters->dig_P4 = params[12] | ((int16_t)params[13] << 8);
 800ae88:	7e3b      	ldrb	r3, [r7, #24]
 800ae8a:	b219      	sxth	r1, r3
 800ae8c:	7e7b      	ldrb	r3, [r7, #25]
 800ae8e:	b21b      	sxth	r3, r3
 800ae90:	021b      	lsls	r3, r3, #8
 800ae92:	b21a      	sxth	r2, r3
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	430a      	orrs	r2, r1
 800ae9a:	b212      	sxth	r2, r2
 800ae9c:	819a      	strh	r2, [r3, #12]
	BME->parameters->dig_P5 = params[14] | ((int16_t)params[15] << 8);
 800ae9e:	7ebb      	ldrb	r3, [r7, #26]
 800aea0:	b219      	sxth	r1, r3
 800aea2:	7efb      	ldrb	r3, [r7, #27]
 800aea4:	b21b      	sxth	r3, r3
 800aea6:	021b      	lsls	r3, r3, #8
 800aea8:	b21a      	sxth	r2, r3
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	430a      	orrs	r2, r1
 800aeb0:	b212      	sxth	r2, r2
 800aeb2:	81da      	strh	r2, [r3, #14]
	BME->parameters->dig_P6 = params[16] | ((int16_t)params[17] << 8);
 800aeb4:	7f3b      	ldrb	r3, [r7, #28]
 800aeb6:	b219      	sxth	r1, r3
 800aeb8:	7f7b      	ldrb	r3, [r7, #29]
 800aeba:	b21b      	sxth	r3, r3
 800aebc:	021b      	lsls	r3, r3, #8
 800aebe:	b21a      	sxth	r2, r3
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	430a      	orrs	r2, r1
 800aec6:	b212      	sxth	r2, r2
 800aec8:	821a      	strh	r2, [r3, #16]
	BME->parameters->dig_P7 = params[18] | ((int16_t)params[19] << 8);
 800aeca:	7fbb      	ldrb	r3, [r7, #30]
 800aecc:	b219      	sxth	r1, r3
 800aece:	7ffb      	ldrb	r3, [r7, #31]
 800aed0:	b21b      	sxth	r3, r3
 800aed2:	021b      	lsls	r3, r3, #8
 800aed4:	b21a      	sxth	r2, r3
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	430a      	orrs	r2, r1
 800aedc:	b212      	sxth	r2, r2
 800aede:	825a      	strh	r2, [r3, #18]
	BME->parameters->dig_P8 = params[20] | ((int16_t)params[21] << 8);
 800aee0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aee4:	b219      	sxth	r1, r3
 800aee6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800aeea:	b21b      	sxth	r3, r3
 800aeec:	021b      	lsls	r3, r3, #8
 800aeee:	b21a      	sxth	r2, r3
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	430a      	orrs	r2, r1
 800aef6:	b212      	sxth	r2, r2
 800aef8:	829a      	strh	r2, [r3, #20]
	BME->parameters->dig_P9 = params[22] | ((int16_t)params[23] << 8);
 800aefa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800aefe:	b219      	sxth	r1, r3
 800af00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800af04:	b21b      	sxth	r3, r3
 800af06:	021b      	lsls	r3, r3, #8
 800af08:	b21a      	sxth	r2, r3
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	430a      	orrs	r2, r1
 800af10:	b212      	sxth	r2, r2
 800af12:	82da      	strh	r2, [r3, #22]
	BME->parameters->dig_H1 = params[24];
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800af1c:	761a      	strb	r2, [r3, #24]

	retVal = HAL_I2C_Mem_Read(BME->device_config.BME_I2C, BME280_ADD, BME280_PARAM2_START, I2C_MEMADD_SIZE_8BIT, params, 7, 50);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6898      	ldr	r0, [r3, #8]
 800af22:	2332      	movs	r3, #50	@ 0x32
 800af24:	9302      	str	r3, [sp, #8]
 800af26:	2307      	movs	r3, #7
 800af28:	9301      	str	r3, [sp, #4]
 800af2a:	f107 030c 	add.w	r3, r7, #12
 800af2e:	9300      	str	r3, [sp, #0]
 800af30:	2301      	movs	r3, #1
 800af32:	22e1      	movs	r2, #225	@ 0xe1
 800af34:	21ec      	movs	r1, #236	@ 0xec
 800af36:	f7fb fd2d 	bl	8006994 <HAL_I2C_Mem_Read>
 800af3a:	4603      	mov	r3, r0
 800af3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	BME->parameters->dig_H2 = params[0] | ((int16_t)params[1] << 8);
 800af40:	7b3b      	ldrb	r3, [r7, #12]
 800af42:	b219      	sxth	r1, r3
 800af44:	7b7b      	ldrb	r3, [r7, #13]
 800af46:	b21b      	sxth	r3, r3
 800af48:	021b      	lsls	r3, r3, #8
 800af4a:	b21a      	sxth	r2, r3
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	430a      	orrs	r2, r1
 800af52:	b212      	sxth	r2, r2
 800af54:	835a      	strh	r2, [r3, #26]
	BME->parameters->dig_H3	= params[2];
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	7bba      	ldrb	r2, [r7, #14]
 800af5c:	771a      	strb	r2, [r3, #28]
	BME->parameters->dig_H4 = (params[4] & 0xF) | ((int16_t)params[3] << 4);
 800af5e:	7c3b      	ldrb	r3, [r7, #16]
 800af60:	b21b      	sxth	r3, r3
 800af62:	f003 030f 	and.w	r3, r3, #15
 800af66:	b219      	sxth	r1, r3
 800af68:	7bfb      	ldrb	r3, [r7, #15]
 800af6a:	b21b      	sxth	r3, r3
 800af6c:	011b      	lsls	r3, r3, #4
 800af6e:	b21a      	sxth	r2, r3
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	430a      	orrs	r2, r1
 800af76:	b212      	sxth	r2, r2
 800af78:	83da      	strh	r2, [r3, #30]
	BME->parameters->dig_H5 = ((params[4] & 0xF0) >> 4) | ((int16_t)params[5] << 4);
 800af7a:	7c3b      	ldrb	r3, [r7, #16]
 800af7c:	091b      	lsrs	r3, r3, #4
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	b219      	sxth	r1, r3
 800af82:	7c7b      	ldrb	r3, [r7, #17]
 800af84:	b21b      	sxth	r3, r3
 800af86:	011b      	lsls	r3, r3, #4
 800af88:	b21a      	sxth	r2, r3
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	430a      	orrs	r2, r1
 800af90:	b212      	sxth	r2, r2
 800af92:	841a      	strh	r2, [r3, #32]
	BME->parameters->dig_H6 = params[6];
 800af94:	7cba      	ldrb	r2, [r7, #18]
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	b252      	sxtb	r2, r2
 800af9c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

	uint8_t data_ctrl = 0;
 800afa0:	2300      	movs	r3, #0
 800afa2:	72fb      	strb	r3, [r7, #11]
	data_ctrl = BME->device_config.over_sampling;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	795b      	ldrb	r3, [r3, #5]
 800afa8:	72fb      	strb	r3, [r7, #11]
	retVal = HAL_I2C_Mem_Write(BME->device_config.BME_I2C, BME280_ADD, BME280_CTRL_HUM, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);		//Humidity sensor over sampling set to OS.
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6898      	ldr	r0, [r3, #8]
 800afae:	2332      	movs	r3, #50	@ 0x32
 800afb0:	9302      	str	r3, [sp, #8]
 800afb2:	2301      	movs	r3, #1
 800afb4:	9301      	str	r3, [sp, #4]
 800afb6:	f107 030b 	add.w	r3, r7, #11
 800afba:	9300      	str	r3, [sp, #0]
 800afbc:	2301      	movs	r3, #1
 800afbe:	22f2      	movs	r2, #242	@ 0xf2
 800afc0:	21ec      	movs	r1, #236	@ 0xec
 800afc2:	f7fb fbed 	bl	80067a0 <HAL_I2C_Mem_Write>
 800afc6:	4603      	mov	r3, r0
 800afc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	data_ctrl = 0;
 800afcc:	2300      	movs	r3, #0
 800afce:	72fb      	strb	r3, [r7, #11]
	data_ctrl = BME->device_config.mode | (BME->device_config.over_sampling << 2) | (BME->device_config.over_sampling << 5);																		//Mode has been chosed.
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	791b      	ldrb	r3, [r3, #4]
 800afd4:	b25a      	sxtb	r2, r3
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	795b      	ldrb	r3, [r3, #5]
 800afda:	b25b      	sxtb	r3, r3
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	b25b      	sxtb	r3, r3
 800afe0:	4313      	orrs	r3, r2
 800afe2:	b25a      	sxtb	r2, r3
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	795b      	ldrb	r3, [r3, #5]
 800afe8:	b25b      	sxtb	r3, r3
 800afea:	015b      	lsls	r3, r3, #5
 800afec:	b25b      	sxtb	r3, r3
 800afee:	4313      	orrs	r3, r2
 800aff0:	b25b      	sxtb	r3, r3
 800aff2:	b2db      	uxtb	r3, r3
 800aff4:	72fb      	strb	r3, [r7, #11]
	retVal = HAL_I2C_Mem_Write(BME->device_config.BME_I2C, BME280_ADD, BME280_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);		//Temp and pressure sensors' over sampling set to OS.
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6898      	ldr	r0, [r3, #8]
 800affa:	2332      	movs	r3, #50	@ 0x32
 800affc:	9302      	str	r3, [sp, #8]
 800affe:	2301      	movs	r3, #1
 800b000:	9301      	str	r3, [sp, #4]
 800b002:	f107 030b 	add.w	r3, r7, #11
 800b006:	9300      	str	r3, [sp, #0]
 800b008:	2301      	movs	r3, #1
 800b00a:	22f4      	movs	r2, #244	@ 0xf4
 800b00c:	21ec      	movs	r1, #236	@ 0xec
 800b00e:	f7fb fbc7 	bl	80067a0 <HAL_I2C_Mem_Write>
 800b012:	4603      	mov	r3, r0
 800b014:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	data_ctrl = 0;
 800b018:	2300      	movs	r3, #0
 800b01a:	72fb      	strb	r3, [r7, #11]
	data_ctrl = (BME->device_config.filter << 2) | (BME->device_config.period << 5);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	799b      	ldrb	r3, [r3, #6]
 800b020:	b25b      	sxtb	r3, r3
 800b022:	009b      	lsls	r3, r3, #2
 800b024:	b25a      	sxtb	r2, r3
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	79db      	ldrb	r3, [r3, #7]
 800b02a:	b25b      	sxtb	r3, r3
 800b02c:	015b      	lsls	r3, r3, #5
 800b02e:	b25b      	sxtb	r3, r3
 800b030:	4313      	orrs	r3, r2
 800b032:	b25b      	sxtb	r3, r3
 800b034:	b2db      	uxtb	r3, r3
 800b036:	72fb      	strb	r3, [r7, #11]
	retVal = HAL_I2C_Mem_Write(BME->device_config.BME_I2C, BME280_ADD, BME280_CONFIG, I2C_MEMADD_SIZE_8BIT, &data_ctrl, 1, 50);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6898      	ldr	r0, [r3, #8]
 800b03c:	2332      	movs	r3, #50	@ 0x32
 800b03e:	9302      	str	r3, [sp, #8]
 800b040:	2301      	movs	r3, #1
 800b042:	9301      	str	r3, [sp, #4]
 800b044:	f107 030b 	add.w	r3, r7, #11
 800b048:	9300      	str	r3, [sp, #0]
 800b04a:	2301      	movs	r3, #1
 800b04c:	22f5      	movs	r2, #245	@ 0xf5
 800b04e:	21ec      	movs	r1, #236	@ 0xec
 800b050:	f7fb fba6 	bl	80067a0 <HAL_I2C_Mem_Write>
 800b054:	4603      	mov	r3, r0
 800b056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	float base = 0.0;
 800b05a:	f04f 0300 	mov.w	r3, #0
 800b05e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_Delay(100);
 800b060:	2064      	movs	r0, #100	@ 0x64
 800b062:	f7f9 fdcb 	bl	8004bfc <HAL_Delay>

	for(int i = 0; i < 30; i++)		//Taking base altitude
 800b066:	2300      	movs	r3, #0
 800b068:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b06a:	e011      	b.n	800b090 <bme280_config+0x2e0>
	{
	  bme280_update(BME);
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f000 f853 	bl	800b118 <bme280_update>
	  base +=  BME->datas.altitude;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	edd3 7a07 	vldr	s15, [r3, #28]
 800b078:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b07c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b080:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	  HAL_Delay(30);
 800b084:	201e      	movs	r0, #30
 800b086:	f7f9 fdb9 	bl	8004bfc <HAL_Delay>
	for(int i = 0; i < 30; i++)		//Taking base altitude
 800b08a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b08c:	3301      	adds	r3, #1
 800b08e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b092:	2b1d      	cmp	r3, #29
 800b094:	ddea      	ble.n	800b06c <bme280_config+0x2bc>
	}
	BME->parameters->base_alt = (base / 30.0);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b09e:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 800b0a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b0a6:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	BME->flags.is_bme_updated_2 = 1;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2201      	movs	r2, #1
 800b0ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	bme280_update(BME);
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f000 f830 	bl	800b118 <bme280_update>
	BME->parameters->max_alt = 0.0;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	f04f 0200 	mov.w	r2, #0
 800b0c0:	629a      	str	r2, [r3, #40]	@ 0x28

	UNUSED(retVal);
}
 800b0c2:	bf00      	nop
 800b0c4:	3730      	adds	r7, #48	@ 0x30
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}

0800b0ca <bme280_init>:

uint8_t bme280_init(bme280_struct_t* BME)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b088      	sub	sp, #32
 800b0ce:	af04      	add	r7, sp, #16
 800b0d0:	6078      	str	r0, [r7, #4]
	uint8_t buf[1];
	if(BME->parameters == NULL)
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d106      	bne.n	800b0e8 <bme280_init+0x1e>
	{
		BME->parameters = malloc(sizeof(*BME->parameters));
 800b0da:	202c      	movs	r0, #44	@ 0x2c
 800b0dc:	f001 fa24 	bl	800c528 <malloc>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	601a      	str	r2, [r3, #0]
	}
	HAL_I2C_Mem_Read(BME->device_config.BME_I2C, BME280_ADD, BME280_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, 20);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6898      	ldr	r0, [r3, #8]
 800b0ec:	2314      	movs	r3, #20
 800b0ee:	9302      	str	r3, [sp, #8]
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	9301      	str	r3, [sp, #4]
 800b0f4:	f107 030c 	add.w	r3, r7, #12
 800b0f8:	9300      	str	r3, [sp, #0]
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	22d0      	movs	r2, #208	@ 0xd0
 800b0fe:	21ec      	movs	r1, #236	@ 0xec
 800b100:	f7fb fc48 	bl	8006994 <HAL_I2C_Mem_Read>

	if(*buf == 0x60)
 800b104:	7b3b      	ldrb	r3, [r7, #12]
 800b106:	2b60      	cmp	r3, #96	@ 0x60
 800b108:	d101      	bne.n	800b10e <bme280_init+0x44>
		return 0;
 800b10a:	2300      	movs	r3, #0
 800b10c:	e000      	b.n	800b110 <bme280_init+0x46>

	return 1;
 800b10e:	2301      	movs	r3, #1
}
 800b110:	4618      	mov	r0, r3
 800b112:	3710      	adds	r7, #16
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}

0800b118 <bme280_update>:


void bme280_update(bme280_struct_t* BME){
 800b118:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b11c:	b0d8      	sub	sp, #352	@ 0x160
 800b11e:	af00      	add	r7, sp, #0
 800b120:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int32_t var1_t, var2_t, T, adc_T;
	uint32_t	ut = 0, up  = 0, uh =  0;
 800b124:	2300      	movs	r3, #0
 800b126:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800b12a:	2300      	movs	r3, #0
 800b12c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800b130:	2300      	movs	r3, #0
 800b132:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

	bme280_getVals(BME, &ut, &up, &uh);
 800b136:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800b13a:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800b13e:	f507 718e 	add.w	r1, r7, #284	@ 0x11c
 800b142:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 800b146:	f7ff fd65 	bl	800ac14 <bme280_getVals>

	if(BME->flags.is_bme_updated_1 == 1)
 800b14a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b14e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b152:	2b01      	cmp	r3, #1
 800b154:	f040 83ae 	bne.w	800b8b4 <bme280_update+0x79c>
	{
		//For tempereature
		adc_T =	ut;
 800b158:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800b15c:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
		var1_t = ((((adc_T >> 3 ) - ((int32_t)BME->parameters->dig_T1 << 1))) * ((int32_t)BME->parameters->dig_T2)) >> 11;
 800b160:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800b164:	10da      	asrs	r2, r3, #3
 800b166:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	881b      	ldrh	r3, [r3, #0]
 800b16e:	005b      	lsls	r3, r3, #1
 800b170:	1ad2      	subs	r2, r2, r3
 800b172:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b17c:	fb02 f303 	mul.w	r3, r2, r3
 800b180:	12db      	asrs	r3, r3, #11
 800b182:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
		var2_t = (((((adc_T >> 4) - ((int32_t)BME->parameters->dig_T1)) * ((adc_T >> 4) - ((int32_t)BME->parameters->dig_T1))) >> 12) * ((int32_t)BME->parameters->dig_T3)) >> 14;
 800b186:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800b18a:	111a      	asrs	r2, r3, #4
 800b18c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	881b      	ldrh	r3, [r3, #0]
 800b194:	1ad1      	subs	r1, r2, r3
 800b196:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800b19a:	111a      	asrs	r2, r3, #4
 800b19c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	881b      	ldrh	r3, [r3, #0]
 800b1a4:	1ad3      	subs	r3, r2, r3
 800b1a6:	fb01 f303 	mul.w	r3, r1, r3
 800b1aa:	131a      	asrs	r2, r3, #12
 800b1ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b1b6:	fb02 f303 	mul.w	r3, r2, r3
 800b1ba:	139b      	asrs	r3, r3, #14
 800b1bc:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
		int32_t t_fine = var1_t + var2_t;
 800b1c0:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 800b1c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800b1c8:	4413      	add	r3, r2
 800b1ca:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
		T = (t_fine * 5 + 128) >> 8;
 800b1ce:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800b1d2:	4613      	mov	r3, r2
 800b1d4:	009b      	lsls	r3, r3, #2
 800b1d6:	4413      	add	r3, r2
 800b1d8:	3380      	adds	r3, #128	@ 0x80
 800b1da:	121b      	asrs	r3, r3, #8
 800b1dc:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
		BME->datas.temperature = (float)T / 100.0;
 800b1e0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800b1e4:	ee07 3a90 	vmov	s15, r3
 800b1e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b1ec:	eddf 6ab9 	vldr	s13, [pc, #740]	@ 800b4d4 <bme280_update+0x3bc>
 800b1f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b1f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b1f8:	edc3 7a03 	vstr	s15, [r3, #12]

		//For pressure
		int64_t var1_p, var2_p, P, adc_P;
		adc_P = (int64_t)up;
 800b1fc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800b200:	2200      	movs	r2, #0
 800b202:	653b      	str	r3, [r7, #80]	@ 0x50
 800b204:	657a      	str	r2, [r7, #84]	@ 0x54
 800b206:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b20a:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
		var1_p = ((int64_t)t_fine) - 128000;
 800b20e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b212:	17da      	asrs	r2, r3, #31
 800b214:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b218:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800b21c:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b220:	460b      	mov	r3, r1
 800b222:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 800b226:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b228:	4613      	mov	r3, r2
 800b22a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 800b22e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b230:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b234:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
		var2_p = var1_p * var1_p * (int64_t)BME->parameters->dig_P6;
 800b238:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800b23c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b240:	fb03 f102 	mul.w	r1, r3, r2
 800b244:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800b248:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b24c:	fb02 f303 	mul.w	r3, r2, r3
 800b250:	18ca      	adds	r2, r1, r3
 800b252:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b256:	fba3 4503 	umull	r4, r5, r3, r3
 800b25a:	1953      	adds	r3, r2, r5
 800b25c:	461d      	mov	r5, r3
 800b25e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800b268:	b21b      	sxth	r3, r3
 800b26a:	17da      	asrs	r2, r3, #31
 800b26c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b270:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b274:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 800b278:	4603      	mov	r3, r0
 800b27a:	fb03 f205 	mul.w	r2, r3, r5
 800b27e:	460b      	mov	r3, r1
 800b280:	fb04 f303 	mul.w	r3, r4, r3
 800b284:	4413      	add	r3, r2
 800b286:	4602      	mov	r2, r0
 800b288:	fba4 1202 	umull	r1, r2, r4, r2
 800b28c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b290:	460a      	mov	r2, r1
 800b292:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 800b296:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800b29a:	4413      	add	r3, r2
 800b29c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b2a0:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800b2a4:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
 800b2a8:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
		var2_p = var2_p + ((var1_p *(int64_t)BME->parameters->dig_P5) <<17);
 800b2ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800b2b6:	b21b      	sxth	r3, r3
 800b2b8:	17da      	asrs	r2, r3, #31
 800b2ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b2be:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b2c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b2c6:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 800b2ca:	462a      	mov	r2, r5
 800b2cc:	fb02 f203 	mul.w	r2, r2, r3
 800b2d0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b2d4:	4621      	mov	r1, r4
 800b2d6:	fb01 f303 	mul.w	r3, r1, r3
 800b2da:	441a      	add	r2, r3
 800b2dc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b2e0:	4621      	mov	r1, r4
 800b2e2:	fba3 8901 	umull	r8, r9, r3, r1
 800b2e6:	eb02 0309 	add.w	r3, r2, r9
 800b2ea:	4699      	mov	r9, r3
 800b2ec:	f04f 0000 	mov.w	r0, #0
 800b2f0:	f04f 0100 	mov.w	r1, #0
 800b2f4:	ea4f 4149 	mov.w	r1, r9, lsl #17
 800b2f8:	ea41 31d8 	orr.w	r1, r1, r8, lsr #15
 800b2fc:	ea4f 4048 	mov.w	r0, r8, lsl #17
 800b300:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800b304:	1814      	adds	r4, r2, r0
 800b306:	643c      	str	r4, [r7, #64]	@ 0x40
 800b308:	414b      	adcs	r3, r1
 800b30a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b30c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800b310:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
		var2_p = var2_p + (((int64_t)BME->parameters->dig_P4) << 35);
 800b314:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800b31e:	b21b      	sxth	r3, r3
 800b320:	17da      	asrs	r2, r3, #31
 800b322:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b326:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800b32a:	f04f 0000 	mov.w	r0, #0
 800b32e:	f04f 0100 	mov.w	r1, #0
 800b332:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b336:	00d9      	lsls	r1, r3, #3
 800b338:	2000      	movs	r0, #0
 800b33a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800b33e:	1814      	adds	r4, r2, r0
 800b340:	63bc      	str	r4, [r7, #56]	@ 0x38
 800b342:	414b      	adcs	r3, r1
 800b344:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b346:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800b34a:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
		var1_p = ((var1_p * var1_p * (int64_t)BME->parameters->dig_P3) >> 8) + ((var1_p * (int64_t)BME->parameters->dig_P2) << 12);
 800b34e:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800b352:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b356:	fb03 f102 	mul.w	r1, r3, r2
 800b35a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800b35e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b362:	fb02 f303 	mul.w	r3, r2, r3
 800b366:	18ca      	adds	r2, r1, r3
 800b368:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b36c:	fba3 ab03 	umull	sl, fp, r3, r3
 800b370:	eb02 030b 	add.w	r3, r2, fp
 800b374:	469b      	mov	fp, r3
 800b376:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800b380:	b21b      	sxth	r3, r3
 800b382:	17da      	asrs	r2, r3, #31
 800b384:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b388:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b38c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800b390:	4603      	mov	r3, r0
 800b392:	fb03 f20b 	mul.w	r2, r3, fp
 800b396:	460b      	mov	r3, r1
 800b398:	fb0a f303 	mul.w	r3, sl, r3
 800b39c:	4413      	add	r3, r2
 800b39e:	4602      	mov	r2, r0
 800b3a0:	fbaa 1202 	umull	r1, r2, sl, r2
 800b3a4:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800b3a8:	460a      	mov	r2, r1
 800b3aa:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 800b3ae:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 800b3b2:	4413      	add	r3, r2
 800b3b4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b3b8:	f04f 0000 	mov.w	r0, #0
 800b3bc:	f04f 0100 	mov.w	r1, #0
 800b3c0:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800b3c4:	4623      	mov	r3, r4
 800b3c6:	0a18      	lsrs	r0, r3, #8
 800b3c8:	462b      	mov	r3, r5
 800b3ca:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800b3ce:	462b      	mov	r3, r5
 800b3d0:	1219      	asrs	r1, r3, #8
 800b3d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b3dc:	b21b      	sxth	r3, r3
 800b3de:	17da      	asrs	r2, r3, #31
 800b3e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b3e4:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b3e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b3ec:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b3f0:	464a      	mov	r2, r9
 800b3f2:	fb02 f203 	mul.w	r2, r2, r3
 800b3f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b3fa:	4644      	mov	r4, r8
 800b3fc:	fb04 f303 	mul.w	r3, r4, r3
 800b400:	441a      	add	r2, r3
 800b402:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800b406:	4644      	mov	r4, r8
 800b408:	fba3 4304 	umull	r4, r3, r3, r4
 800b40c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b410:	4623      	mov	r3, r4
 800b412:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b41a:	18d3      	adds	r3, r2, r3
 800b41c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b420:	f04f 0200 	mov.w	r2, #0
 800b424:	f04f 0300 	mov.w	r3, #0
 800b428:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 800b42c:	464c      	mov	r4, r9
 800b42e:	0323      	lsls	r3, r4, #12
 800b430:	4644      	mov	r4, r8
 800b432:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800b436:	4644      	mov	r4, r8
 800b438:	0322      	lsls	r2, r4, #12
 800b43a:	1884      	adds	r4, r0, r2
 800b43c:	633c      	str	r4, [r7, #48]	@ 0x30
 800b43e:	eb41 0303 	adc.w	r3, r1, r3
 800b442:	637b      	str	r3, [r7, #52]	@ 0x34
 800b444:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800b448:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
		var1_p = (((((int64_t)1) <<47 ) + var1_p)) * ((int64_t) BME->parameters->dig_P1) >> 33;
 800b44c:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800b450:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 800b454:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 800b458:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800b45c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	88db      	ldrh	r3, [r3, #6]
 800b464:	b29b      	uxth	r3, r3
 800b466:	2200      	movs	r2, #0
 800b468:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b46c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b470:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 800b474:	462b      	mov	r3, r5
 800b476:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 800b47a:	4642      	mov	r2, r8
 800b47c:	fb02 f203 	mul.w	r2, r2, r3
 800b480:	464b      	mov	r3, r9
 800b482:	4621      	mov	r1, r4
 800b484:	fb01 f303 	mul.w	r3, r1, r3
 800b488:	4413      	add	r3, r2
 800b48a:	4622      	mov	r2, r4
 800b48c:	4641      	mov	r1, r8
 800b48e:	fba2 1201 	umull	r1, r2, r2, r1
 800b492:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 800b496:	460a      	mov	r2, r1
 800b498:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 800b49c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800b4a0:	4413      	add	r3, r2
 800b4a2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b4a6:	f04f 0200 	mov.w	r2, #0
 800b4aa:	f04f 0300 	mov.w	r3, #0
 800b4ae:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800b4b2:	4629      	mov	r1, r5
 800b4b4:	104a      	asrs	r2, r1, #1
 800b4b6:	4629      	mov	r1, r5
 800b4b8:	17cb      	asrs	r3, r1, #31
 800b4ba:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
		if(var1_p == 0)
 800b4be:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	d108      	bne.n	800b4d8 <bme280_update+0x3c0>
		{
			P = 0;
 800b4c6:	f04f 0200 	mov.w	r2, #0
 800b4ca:	f04f 0300 	mov.w	r3, #0
 800b4ce:	e9c7 2356 	strd	r2, r3, [r7, #344]	@ 0x158
 800b4d2:	e14d      	b.n	800b770 <bme280_update+0x658>
 800b4d4:	42c80000 	.word	0x42c80000
		}else
		{
		P = 1048576 - adc_P;
 800b4d8:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 800b4dc:	2100      	movs	r1, #0
 800b4de:	f5d2 1080 	rsbs	r0, r2, #1048576	@ 0x100000
 800b4e2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800b4e4:	eb61 0303 	sbc.w	r3, r1, r3
 800b4e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4ea:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800b4ee:	e9c7 3456 	strd	r3, r4, [r7, #344]	@ 0x158
		P = (((P << 31) - var2_p) * 3125) / var1_p;
 800b4f2:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 800b4f6:	f04f 0000 	mov.w	r0, #0
 800b4fa:	f04f 0100 	mov.w	r1, #0
 800b4fe:	07d9      	lsls	r1, r3, #31
 800b500:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 800b504:	07d0      	lsls	r0, r2, #31
 800b506:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800b50a:	1a84      	subs	r4, r0, r2
 800b50c:	f8c7 4088 	str.w	r4, [r7, #136]	@ 0x88
 800b510:	eb61 0303 	sbc.w	r3, r1, r3
 800b514:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b518:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800b51c:	4622      	mov	r2, r4
 800b51e:	462b      	mov	r3, r5
 800b520:	1891      	adds	r1, r2, r2
 800b522:	6239      	str	r1, [r7, #32]
 800b524:	415b      	adcs	r3, r3
 800b526:	627b      	str	r3, [r7, #36]	@ 0x24
 800b528:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b52c:	4621      	mov	r1, r4
 800b52e:	1851      	adds	r1, r2, r1
 800b530:	61b9      	str	r1, [r7, #24]
 800b532:	4629      	mov	r1, r5
 800b534:	414b      	adcs	r3, r1
 800b536:	61fb      	str	r3, [r7, #28]
 800b538:	f04f 0200 	mov.w	r2, #0
 800b53c:	f04f 0300 	mov.w	r3, #0
 800b540:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800b544:	4649      	mov	r1, r9
 800b546:	018b      	lsls	r3, r1, #6
 800b548:	4641      	mov	r1, r8
 800b54a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800b54e:	4641      	mov	r1, r8
 800b550:	018a      	lsls	r2, r1, #6
 800b552:	4641      	mov	r1, r8
 800b554:	1889      	adds	r1, r1, r2
 800b556:	6139      	str	r1, [r7, #16]
 800b558:	4649      	mov	r1, r9
 800b55a:	eb43 0101 	adc.w	r1, r3, r1
 800b55e:	6179      	str	r1, [r7, #20]
 800b560:	f04f 0200 	mov.w	r2, #0
 800b564:	f04f 0300 	mov.w	r3, #0
 800b568:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 800b56c:	4649      	mov	r1, r9
 800b56e:	008b      	lsls	r3, r1, #2
 800b570:	4641      	mov	r1, r8
 800b572:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b576:	4641      	mov	r1, r8
 800b578:	008a      	lsls	r2, r1, #2
 800b57a:	4610      	mov	r0, r2
 800b57c:	4619      	mov	r1, r3
 800b57e:	4603      	mov	r3, r0
 800b580:	4622      	mov	r2, r4
 800b582:	189b      	adds	r3, r3, r2
 800b584:	60bb      	str	r3, [r7, #8]
 800b586:	460b      	mov	r3, r1
 800b588:	462a      	mov	r2, r5
 800b58a:	eb42 0303 	adc.w	r3, r2, r3
 800b58e:	60fb      	str	r3, [r7, #12]
 800b590:	f04f 0200 	mov.w	r2, #0
 800b594:	f04f 0300 	mov.w	r3, #0
 800b598:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800b59c:	4649      	mov	r1, r9
 800b59e:	008b      	lsls	r3, r1, #2
 800b5a0:	4641      	mov	r1, r8
 800b5a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b5a6:	4641      	mov	r1, r8
 800b5a8:	008a      	lsls	r2, r1, #2
 800b5aa:	4610      	mov	r0, r2
 800b5ac:	4619      	mov	r1, r3
 800b5ae:	4603      	mov	r3, r0
 800b5b0:	4622      	mov	r2, r4
 800b5b2:	189b      	adds	r3, r3, r2
 800b5b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b5b8:	462b      	mov	r3, r5
 800b5ba:	460a      	mov	r2, r1
 800b5bc:	eb42 0303 	adc.w	r3, r2, r3
 800b5c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b5c4:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800b5c8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b5cc:	f7f5 fc8a 	bl	8000ee4 <__aeabi_ldivmod>
 800b5d0:	4602      	mov	r2, r0
 800b5d2:	460b      	mov	r3, r1
 800b5d4:	e9c7 2356 	strd	r2, r3, [r7, #344]	@ 0x158
		var1_p = (((int64_t) BME->parameters->dig_P9) * (P >> 13) * (P >> 13)) >> 25;
 800b5d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800b5e2:	b21b      	sxth	r3, r3
 800b5e4:	17da      	asrs	r2, r3, #31
 800b5e6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b5e8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b5ea:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 800b5ee:	f04f 0000 	mov.w	r0, #0
 800b5f2:	f04f 0100 	mov.w	r1, #0
 800b5f6:	0b50      	lsrs	r0, r2, #13
 800b5f8:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800b5fc:	1359      	asrs	r1, r3, #13
 800b5fe:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800b602:	462b      	mov	r3, r5
 800b604:	fb00 f203 	mul.w	r2, r0, r3
 800b608:	4623      	mov	r3, r4
 800b60a:	fb03 f301 	mul.w	r3, r3, r1
 800b60e:	4413      	add	r3, r2
 800b610:	4622      	mov	r2, r4
 800b612:	fba2 1200 	umull	r1, r2, r2, r0
 800b616:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b61a:	460a      	mov	r2, r1
 800b61c:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 800b620:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 800b624:	4413      	add	r3, r2
 800b626:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b62a:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 800b62e:	f04f 0000 	mov.w	r0, #0
 800b632:	f04f 0100 	mov.w	r1, #0
 800b636:	0b50      	lsrs	r0, r2, #13
 800b638:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800b63c:	1359      	asrs	r1, r3, #13
 800b63e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b642:	462b      	mov	r3, r5
 800b644:	fb00 f203 	mul.w	r2, r0, r3
 800b648:	4623      	mov	r3, r4
 800b64a:	fb03 f301 	mul.w	r3, r3, r1
 800b64e:	4413      	add	r3, r2
 800b650:	4622      	mov	r2, r4
 800b652:	fba2 1200 	umull	r1, r2, r2, r0
 800b656:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800b65a:	460a      	mov	r2, r1
 800b65c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800b660:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b664:	4413      	add	r3, r2
 800b666:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b66a:	f04f 0200 	mov.w	r2, #0
 800b66e:	f04f 0300 	mov.w	r3, #0
 800b672:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 800b676:	4621      	mov	r1, r4
 800b678:	0e4a      	lsrs	r2, r1, #25
 800b67a:	4629      	mov	r1, r5
 800b67c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800b680:	4629      	mov	r1, r5
 800b682:	164b      	asrs	r3, r1, #25
 800b684:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
		var2_p = (((int64_t) BME->parameters->dig_P8) * P) >> 19;
 800b688:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800b692:	b21b      	sxth	r3, r3
 800b694:	17da      	asrs	r2, r3, #31
 800b696:	673b      	str	r3, [r7, #112]	@ 0x70
 800b698:	677a      	str	r2, [r7, #116]	@ 0x74
 800b69a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800b69e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 800b6a2:	462a      	mov	r2, r5
 800b6a4:	fb02 f203 	mul.w	r2, r2, r3
 800b6a8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800b6ac:	4621      	mov	r1, r4
 800b6ae:	fb01 f303 	mul.w	r3, r1, r3
 800b6b2:	4413      	add	r3, r2
 800b6b4:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	fba2 1201 	umull	r1, r2, r2, r1
 800b6be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b6c2:	460a      	mov	r2, r1
 800b6c4:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 800b6c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b6cc:	4413      	add	r3, r2
 800b6ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b6d2:	f04f 0200 	mov.w	r2, #0
 800b6d6:	f04f 0300 	mov.w	r3, #0
 800b6da:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 800b6de:	4621      	mov	r1, r4
 800b6e0:	0cca      	lsrs	r2, r1, #19
 800b6e2:	4629      	mov	r1, r5
 800b6e4:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 800b6e8:	4629      	mov	r1, r5
 800b6ea:	14cb      	asrs	r3, r1, #19
 800b6ec:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
		P = (( P + var1_p + var2_p) >> 8) + (((int64_t)BME->parameters->dig_P7) << 4);
 800b6f0:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 800b6f4:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 800b6f8:	1884      	adds	r4, r0, r2
 800b6fa:	66bc      	str	r4, [r7, #104]	@ 0x68
 800b6fc:	eb41 0303 	adc.w	r3, r1, r3
 800b700:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b702:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 800b706:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800b70a:	4621      	mov	r1, r4
 800b70c:	1889      	adds	r1, r1, r2
 800b70e:	6639      	str	r1, [r7, #96]	@ 0x60
 800b710:	4629      	mov	r1, r5
 800b712:	eb43 0101 	adc.w	r1, r3, r1
 800b716:	6679      	str	r1, [r7, #100]	@ 0x64
 800b718:	f04f 0000 	mov.w	r0, #0
 800b71c:	f04f 0100 	mov.w	r1, #0
 800b720:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800b724:	4623      	mov	r3, r4
 800b726:	0a18      	lsrs	r0, r3, #8
 800b728:	462b      	mov	r3, r5
 800b72a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800b72e:	462b      	mov	r3, r5
 800b730:	1219      	asrs	r1, r3, #8
 800b732:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800b73c:	b21b      	sxth	r3, r3
 800b73e:	17da      	asrs	r2, r3, #31
 800b740:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b742:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800b744:	f04f 0200 	mov.w	r2, #0
 800b748:	f04f 0300 	mov.w	r3, #0
 800b74c:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 800b750:	464c      	mov	r4, r9
 800b752:	0123      	lsls	r3, r4, #4
 800b754:	4644      	mov	r4, r8
 800b756:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800b75a:	4644      	mov	r4, r8
 800b75c:	0122      	lsls	r2, r4, #4
 800b75e:	1884      	adds	r4, r0, r2
 800b760:	603c      	str	r4, [r7, #0]
 800b762:	eb41 0303 	adc.w	r3, r1, r3
 800b766:	607b      	str	r3, [r7, #4]
 800b768:	e9d7 3400 	ldrd	r3, r4, [r7]
 800b76c:	e9c7 3456 	strd	r3, r4, [r7, #344]	@ 0x158
		}

		BME->datas.pressure = ((float)P / 256.0 / 100.0);
 800b770:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 800b774:	f7f5 fb78 	bl	8000e68 <__aeabi_l2f>
 800b778:	4603      	mov	r3, r0
 800b77a:	4618      	mov	r0, r3
 800b77c:	f7f4 ff04 	bl	8000588 <__aeabi_f2d>
 800b780:	f04f 0200 	mov.w	r2, #0
 800b784:	4b4e      	ldr	r3, [pc, #312]	@ (800b8c0 <bme280_update+0x7a8>)
 800b786:	f7f5 f881 	bl	800088c <__aeabi_ddiv>
 800b78a:	4602      	mov	r2, r0
 800b78c:	460b      	mov	r3, r1
 800b78e:	4610      	mov	r0, r2
 800b790:	4619      	mov	r1, r3
 800b792:	f04f 0200 	mov.w	r2, #0
 800b796:	4b4b      	ldr	r3, [pc, #300]	@ (800b8c4 <bme280_update+0x7ac>)
 800b798:	f7f5 f878 	bl	800088c <__aeabi_ddiv>
 800b79c:	4602      	mov	r2, r0
 800b79e:	460b      	mov	r3, r1
 800b7a0:	4610      	mov	r0, r2
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	f7f5 fa40 	bl	8000c28 <__aeabi_d2f>
 800b7a8:	4602      	mov	r2, r0
 800b7aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b7ae:	611a      	str	r2, [r3, #16]

		//for humidity
		uint32_t var_h, adc_H;
		adc_H = uh;
 800b7b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7b4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124

		var_h = (t_fine - ((int32_t)76800));
 800b7b8:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800b7bc:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 800b7c0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
		var_h = (((((adc_H << 14) - (((int32_t)BME->parameters->dig_H4) << 20) - (((int32_t)BME->parameters->dig_H5) * var_h)) + ((int32_t)16384)) >> 15) * (((((((var_h *((int32_t)BME->parameters->dig_H6)) >> 10) * (((var_h * ((int32_t)BME->parameters->dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)BME->parameters->dig_H2) + 8192) >> 14));
 800b7c4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800b7c8:	039a      	lsls	r2, r3, #14
 800b7ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800b7d4:	051b      	lsls	r3, r3, #20
 800b7d6:	1ad2      	subs	r2, r2, r3
 800b7d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b7e8:	fb01 f303 	mul.w	r3, r1, r3
 800b7ec:	1ad3      	subs	r3, r2, r3
 800b7ee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800b7f2:	0bdb      	lsrs	r3, r3, #15
 800b7f4:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800b7f8:	6812      	ldr	r2, [r2, #0]
 800b7fa:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 800b7fe:	4611      	mov	r1, r2
 800b800:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800b804:	fb01 f202 	mul.w	r2, r1, r2
 800b808:	0a92      	lsrs	r2, r2, #10
 800b80a:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 800b80e:	6809      	ldr	r1, [r1, #0]
 800b810:	7f09      	ldrb	r1, [r1, #28]
 800b812:	4608      	mov	r0, r1
 800b814:	f8d7 1120 	ldr.w	r1, [r7, #288]	@ 0x120
 800b818:	fb00 f101 	mul.w	r1, r0, r1
 800b81c:	0ac9      	lsrs	r1, r1, #11
 800b81e:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 800b822:	fb01 f202 	mul.w	r2, r1, r2
 800b826:	0a92      	lsrs	r2, r2, #10
 800b828:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b82c:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 800b830:	6809      	ldr	r1, [r1, #0]
 800b832:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 800b836:	fb01 f202 	mul.w	r2, r1, r2
 800b83a:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 800b83e:	0b92      	lsrs	r2, r2, #14
 800b840:	fb02 f303 	mul.w	r3, r2, r3
 800b844:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
		var_h = (var_h - (((((var_h >> 15) * (var_h >> 15)) >> 7) * ((int32_t)BME->parameters->dig_H1)) >> 4));
 800b848:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b84c:	0bdb      	lsrs	r3, r3, #15
 800b84e:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800b852:	0bd2      	lsrs	r2, r2, #15
 800b854:	fb02 f303 	mul.w	r3, r2, r3
 800b858:	09db      	lsrs	r3, r3, #7
 800b85a:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800b85e:	6812      	ldr	r2, [r2, #0]
 800b860:	7e12      	ldrb	r2, [r2, #24]
 800b862:	fb02 f303 	mul.w	r3, r2, r3
 800b866:	091b      	lsrs	r3, r3, #4
 800b868:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800b86c:	1ad3      	subs	r3, r2, r3
 800b86e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
		var_h = (var_h < 0 ? 0 : var_h);
		var_h = (var_h > 419430400 ? 419430400 : var_h);
 800b872:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b876:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 800b87a:	bf28      	it	cs
 800b87c:	f04f 53c8 	movcs.w	r3, #419430400	@ 0x19000000
 800b880:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
		BME->datas.humidity = ((float)(var_h >> 12)) / 1024.0;
 800b884:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b888:	0b1b      	lsrs	r3, r3, #12
 800b88a:	ee07 3a90 	vmov	s15, r3
 800b88e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b892:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800b8c8 <bme280_update+0x7b0>
 800b896:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b89a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b89e:	edc3 7a05 	vstr	s15, [r3, #20]

		//get altitude
		bme280_get_altitude(BME);
 800b8a2:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 800b8a6:	f7ff fa17 	bl	800acd8 <bme280_get_altitude>
		BME->flags.is_bme_updated_1 = 0;
 800b8aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	}

}
 800b8b4:	bf00      	nop
 800b8b6:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b8c0:	40700000 	.word	0x40700000
 800b8c4:	40590000 	.word	0x40590000
 800b8c8:	44800000 	.word	0x44800000

0800b8cc <bmi088_init>:
	HAL_I2C_Init(BMI_I2c);

}
*/
uint8_t bmi088_init(bmi088_struct_t* BMI)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b088      	sub	sp, #32
 800b8d0:	af04      	add	r7, sp, #16
 800b8d2:	6078      	str	r0, [r7, #4]
	//quaternionSet_zero();
	uint8_t ret_val = 0;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	73fb      	strb	r3, [r7, #15]
	BMI->flags.isGyroUpdated = 0;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	701a      	strb	r2, [r3, #0]
	BMI->flags.isAccelUpdated = 0;
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	705a      	strb	r2, [r3, #1]
	is_time_updated = 0;
 800b8e4:	4b23      	ldr	r3, [pc, #140]	@ (800b974 <bmi088_init+0xa8>)
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	701a      	strb	r2, [r3, #0]
	is_starded = 0;
 800b8ea:	4b23      	ldr	r3, [pc, #140]	@ (800b978 <bmi088_init+0xac>)
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	701a      	strb	r2, [r3, #0]
	uint8_t buf[2];
	buf[0] = 0;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	733b      	strb	r3, [r7, #12]

	if(BMI->device_config.offsets == NULL)
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	695b      	ldr	r3, [r3, #20]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d107      	bne.n	800b90c <bmi088_init+0x40>
	{
		BMI->device_config.offsets = calloc(sizeof(*BMI->device_config.offsets), 1);
 800b8fc:	2101      	movs	r1, #1
 800b8fe:	2018      	movs	r0, #24
 800b900:	f000 fdf6 	bl	800c4f0 <calloc>
 800b904:	4603      	mov	r3, r0
 800b906:	461a      	mov	r2, r3
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	615a      	str	r2, [r3, #20]

	}

	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_CHIP_ID, I2C_MEMADD_SIZE_8BIT, buf, 1, 50);
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	68d8      	ldr	r0, [r3, #12]
 800b910:	2332      	movs	r3, #50	@ 0x32
 800b912:	9302      	str	r3, [sp, #8]
 800b914:	2301      	movs	r3, #1
 800b916:	9301      	str	r3, [sp, #4]
 800b918:	f107 030c 	add.w	r3, r7, #12
 800b91c:	9300      	str	r3, [sp, #0]
 800b91e:	2301      	movs	r3, #1
 800b920:	2200      	movs	r2, #0
 800b922:	2130      	movs	r1, #48	@ 0x30
 800b924:	f7fb f836 	bl	8006994 <HAL_I2C_Mem_Read>
 800b928:	4603      	mov	r3, r0
 800b92a:	73bb      	strb	r3, [r7, #14]
	ret = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &buf[1], 1, 50);
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	68d8      	ldr	r0, [r3, #12]
 800b930:	2332      	movs	r3, #50	@ 0x32
 800b932:	9302      	str	r3, [sp, #8]
 800b934:	2301      	movs	r3, #1
 800b936:	9301      	str	r3, [sp, #4]
 800b938:	f107 030c 	add.w	r3, r7, #12
 800b93c:	3301      	adds	r3, #1
 800b93e:	9300      	str	r3, [sp, #0]
 800b940:	2301      	movs	r3, #1
 800b942:	2200      	movs	r2, #0
 800b944:	21d0      	movs	r1, #208	@ 0xd0
 800b946:	f7fb f825 	bl	8006994 <HAL_I2C_Mem_Read>
 800b94a:	4603      	mov	r3, r0
 800b94c:	73bb      	strb	r3, [r7, #14]
	UNUSED(ret);
	if(!(buf[0] == 0x1E))
 800b94e:	7b3b      	ldrb	r3, [r7, #12]
 800b950:	2b1e      	cmp	r3, #30
 800b952:	d003      	beq.n	800b95c <bmi088_init+0x90>
	{
		ret_val = ret_val | 0x01;
 800b954:	7bfb      	ldrb	r3, [r7, #15]
 800b956:	f043 0301 	orr.w	r3, r3, #1
 800b95a:	73fb      	strb	r3, [r7, #15]
	}
	if(!(buf[1] == 0x0F))
 800b95c:	7b7b      	ldrb	r3, [r7, #13]
 800b95e:	2b0f      	cmp	r3, #15
 800b960:	d003      	beq.n	800b96a <bmi088_init+0x9e>
	{
		ret_val = ret_val | 0x02;
 800b962:	7bfb      	ldrb	r3, [r7, #15]
 800b964:	f043 0302 	orr.w	r3, r3, #2
 800b968:	73fb      	strb	r3, [r7, #15]
	}

	return ret_val;
 800b96a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	3710      	adds	r7, #16
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}
 800b974:	20001add 	.word	0x20001add
 800b978:	20001ade 	.word	0x20001ade

0800b97c <bmi088_config>:

void bmi088_config(bmi088_struct_t* BMI)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b088      	sub	sp, #32
 800b980:	af04      	add	r7, sp, #16
 800b982:	6078      	str	r0, [r7, #4]
	HAL_NVIC_DisableIRQ(BMI->device_config.acc_IRQ);
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800b98a:	4618      	mov	r0, r3
 800b98c:	f7f9 fe5f 	bl	800564e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(BMI->device_config.gyro_IRQ);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800b996:	4618      	mov	r0, r3
 800b998:	f7f9 fe59 	bl	800564e <HAL_NVIC_DisableIRQ>

	HAL_StatusTypeDef retVal = HAL_OK;
 800b99c:	2300      	movs	r3, #0
 800b99e:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[1];

	buf[0] = ACC_PWR_SAVE_ULTRA;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // power save ultra
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	68d8      	ldr	r0, [r3, #12]
 800b9a8:	2364      	movs	r3, #100	@ 0x64
 800b9aa:	9302      	str	r3, [sp, #8]
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	9301      	str	r3, [sp, #4]
 800b9b0:	f107 030c 	add.w	r3, r7, #12
 800b9b4:	9300      	str	r3, [sp, #0]
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	227c      	movs	r2, #124	@ 0x7c
 800b9ba:	2130      	movs	r1, #48	@ 0x30
 800b9bc:	f7fa fef0 	bl	80067a0 <HAL_I2C_Mem_Write>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	7bfb      	ldrb	r3, [r7, #15]
 800b9c6:	4313      	orrs	r3, r2
 800b9c8:	73fb      	strb	r3, [r7, #15]

	buf[0] = ACC_DISABLE;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // accel disable
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	68d8      	ldr	r0, [r3, #12]
 800b9d2:	2364      	movs	r3, #100	@ 0x64
 800b9d4:	9302      	str	r3, [sp, #8]
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	9301      	str	r3, [sp, #4]
 800b9da:	f107 030c 	add.w	r3, r7, #12
 800b9de:	9300      	str	r3, [sp, #0]
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	227d      	movs	r2, #125	@ 0x7d
 800b9e4:	2130      	movs	r1, #48	@ 0x30
 800b9e6:	f7fa fedb 	bl	80067a0 <HAL_I2C_Mem_Write>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	7bfb      	ldrb	r3, [r7, #15]
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(20);
 800b9f4:	2014      	movs	r0, #20
 800b9f6:	f7f9 f901 	bl	8004bfc <HAL_Delay>

	buf[0] = ACC_RESET;
 800b9fa:	23b6      	movs	r3, #182	@ 0xb6
 800b9fc:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // Accel reset
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	68d8      	ldr	r0, [r3, #12]
 800ba02:	2364      	movs	r3, #100	@ 0x64
 800ba04:	9302      	str	r3, [sp, #8]
 800ba06:	2301      	movs	r3, #1
 800ba08:	9301      	str	r3, [sp, #4]
 800ba0a:	f107 030c 	add.w	r3, r7, #12
 800ba0e:	9300      	str	r3, [sp, #0]
 800ba10:	2301      	movs	r3, #1
 800ba12:	227e      	movs	r2, #126	@ 0x7e
 800ba14:	2130      	movs	r1, #48	@ 0x30
 800ba16:	f7fa fec3 	bl	80067a0 <HAL_I2C_Mem_Write>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	7bfb      	ldrb	r3, [r7, #15]
 800ba20:	4313      	orrs	r3, r2
 800ba22:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800ba24:	7bfb      	ldrb	r3, [r7, #15]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d002      	beq.n	800ba30 <bmi088_config+0xb4>
 800ba2a:	4bb4      	ldr	r3, [pc, #720]	@ (800bcfc <bmi088_config+0x380>)
 800ba2c:	22a0      	movs	r2, #160	@ 0xa0
 800ba2e:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 800ba30:	200a      	movs	r0, #10
 800ba32:	f7f9 f8e3 	bl	8004bfc <HAL_Delay>

	buf[0] = FIFO_RESET;
 800ba36:	23b0      	movs	r3, #176	@ 0xb0
 800ba38:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_SOFTRESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); // FIFO reset
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	68d8      	ldr	r0, [r3, #12]
 800ba3e:	2364      	movs	r3, #100	@ 0x64
 800ba40:	9302      	str	r3, [sp, #8]
 800ba42:	2301      	movs	r3, #1
 800ba44:	9301      	str	r3, [sp, #4]
 800ba46:	f107 030c 	add.w	r3, r7, #12
 800ba4a:	9300      	str	r3, [sp, #0]
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	227e      	movs	r2, #126	@ 0x7e
 800ba50:	2130      	movs	r1, #48	@ 0x30
 800ba52:	f7fa fea5 	bl	80067a0 <HAL_I2C_Mem_Write>
 800ba56:	4603      	mov	r3, r0
 800ba58:	461a      	mov	r2, r3
 800ba5a:	7bfb      	ldrb	r3, [r7, #15]
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800ba60:	7bfb      	ldrb	r3, [r7, #15]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d002      	beq.n	800ba6c <bmi088_config+0xf0>
 800ba66:	4ba5      	ldr	r3, [pc, #660]	@ (800bcfc <bmi088_config+0x380>)
 800ba68:	22a5      	movs	r2, #165	@ 0xa5
 800ba6a:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 800ba6c:	200a      	movs	r0, #10
 800ba6e:	f7f9 f8c5 	bl	8004bfc <HAL_Delay>

	buf[0] = GYRO_RESET;
 800ba72:	23b6      	movs	r3, #182	@ 0xb6
 800ba74:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_SOFT_RESET, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro reset
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	68d8      	ldr	r0, [r3, #12]
 800ba7a:	2364      	movs	r3, #100	@ 0x64
 800ba7c:	9302      	str	r3, [sp, #8]
 800ba7e:	2301      	movs	r3, #1
 800ba80:	9301      	str	r3, [sp, #4]
 800ba82:	f107 030c 	add.w	r3, r7, #12
 800ba86:	9300      	str	r3, [sp, #0]
 800ba88:	2301      	movs	r3, #1
 800ba8a:	2214      	movs	r2, #20
 800ba8c:	21d0      	movs	r1, #208	@ 0xd0
 800ba8e:	f7fa fe87 	bl	80067a0 <HAL_I2C_Mem_Write>
 800ba92:	4603      	mov	r3, r0
 800ba94:	461a      	mov	r2, r3
 800ba96:	7bfb      	ldrb	r3, [r7, #15]
 800ba98:	4313      	orrs	r3, r2
 800ba9a:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800ba9c:	7bfb      	ldrb	r3, [r7, #15]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d002      	beq.n	800baa8 <bmi088_config+0x12c>
 800baa2:	4b96      	ldr	r3, [pc, #600]	@ (800bcfc <bmi088_config+0x380>)
 800baa4:	22aa      	movs	r2, #170	@ 0xaa
 800baa6:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 800baa8:	200a      	movs	r0, #10
 800baaa:	f7f9 f8a7 	bl	8004bfc <HAL_Delay>

	//Gyroscope configuration.
	buf[0] = BMI->device_config.gyro_range;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	7a9b      	ldrb	r3, [r3, #10]
 800bab2:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 100); //Gyro range config
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	68d8      	ldr	r0, [r3, #12]
 800bab8:	2364      	movs	r3, #100	@ 0x64
 800baba:	9302      	str	r3, [sp, #8]
 800babc:	2301      	movs	r3, #1
 800babe:	9301      	str	r3, [sp, #4]
 800bac0:	f107 030c 	add.w	r3, r7, #12
 800bac4:	9300      	str	r3, [sp, #0]
 800bac6:	2301      	movs	r3, #1
 800bac8:	220f      	movs	r2, #15
 800baca:	21d0      	movs	r1, #208	@ 0xd0
 800bacc:	f7fa fe68 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bad0:	4603      	mov	r3, r0
 800bad2:	461a      	mov	r2, r3
 800bad4:	7bfb      	ldrb	r3, [r7, #15]
 800bad6:	4313      	orrs	r3, r2
 800bad8:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bada:	7bfb      	ldrb	r3, [r7, #15]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d002      	beq.n	800bae6 <bmi088_config+0x16a>
 800bae0:	4b86      	ldr	r3, [pc, #536]	@ (800bcfc <bmi088_config+0x380>)
 800bae2:	22b0      	movs	r2, #176	@ 0xb0
 800bae4:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.gyro_bandWidth;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	7a5b      	ldrb	r3, [r3, #9]
 800baea:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_BANDWITH, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro bandwidth config
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	68d8      	ldr	r0, [r3, #12]
 800baf0:	2314      	movs	r3, #20
 800baf2:	9302      	str	r3, [sp, #8]
 800baf4:	2301      	movs	r3, #1
 800baf6:	9301      	str	r3, [sp, #4]
 800baf8:	f107 030c 	add.w	r3, r7, #12
 800bafc:	9300      	str	r3, [sp, #0]
 800bafe:	2301      	movs	r3, #1
 800bb00:	2210      	movs	r2, #16
 800bb02:	21d0      	movs	r1, #208	@ 0xd0
 800bb04:	f7fa fe4c 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	7bfb      	ldrb	r3, [r7, #15]
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bb12:	7bfb      	ldrb	r3, [r7, #15]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d002      	beq.n	800bb1e <bmi088_config+0x1a2>
 800bb18:	4b78      	ldr	r3, [pc, #480]	@ (800bcfc <bmi088_config+0x380>)
 800bb1a:	22b4      	movs	r2, #180	@ 0xb4
 800bb1c:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.gyro_powerMode;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	7a1b      	ldrb	r3, [r3, #8]
 800bb22:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_LPM1, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro power mode config.
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	68d8      	ldr	r0, [r3, #12]
 800bb28:	2314      	movs	r3, #20
 800bb2a:	9302      	str	r3, [sp, #8]
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	9301      	str	r3, [sp, #4]
 800bb30:	f107 030c 	add.w	r3, r7, #12
 800bb34:	9300      	str	r3, [sp, #0]
 800bb36:	2301      	movs	r3, #1
 800bb38:	2211      	movs	r2, #17
 800bb3a:	21d0      	movs	r1, #208	@ 0xd0
 800bb3c:	f7fa fe30 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bb40:	4603      	mov	r3, r0
 800bb42:	461a      	mov	r2, r3
 800bb44:	7bfb      	ldrb	r3, [r7, #15]
 800bb46:	4313      	orrs	r3, r2
 800bb48:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bb4a:	7bfb      	ldrb	r3, [r7, #15]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d002      	beq.n	800bb56 <bmi088_config+0x1da>
 800bb50:	4b6a      	ldr	r3, [pc, #424]	@ (800bcfc <bmi088_config+0x380>)
 800bb52:	22b8      	movs	r2, #184	@ 0xb8
 800bb54:	601a      	str	r2, [r3, #0]
	HAL_Delay(20);
 800bb56:	2014      	movs	r0, #20
 800bb58:	f7f9 f850 	bl	8004bfc <HAL_Delay>

	//gyro interrupt
	buf[0] = GYRO_INT_ENABLE;
 800bb5c:	2380      	movs	r3, #128	@ 0x80
 800bb5e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt enabled.
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	68d8      	ldr	r0, [r3, #12]
 800bb64:	2314      	movs	r3, #20
 800bb66:	9302      	str	r3, [sp, #8]
 800bb68:	2301      	movs	r3, #1
 800bb6a:	9301      	str	r3, [sp, #4]
 800bb6c:	f107 030c 	add.w	r3, r7, #12
 800bb70:	9300      	str	r3, [sp, #0]
 800bb72:	2301      	movs	r3, #1
 800bb74:	2215      	movs	r2, #21
 800bb76:	21d0      	movs	r1, #208	@ 0xd0
 800bb78:	f7fa fe12 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	461a      	mov	r2, r3
 800bb80:	7bfb      	ldrb	r3, [r7, #15]
 800bb82:	4313      	orrs	r3, r2
 800bb84:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bb86:	7bfb      	ldrb	r3, [r7, #15]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d002      	beq.n	800bb92 <bmi088_config+0x216>
 800bb8c:	4b5b      	ldr	r3, [pc, #364]	@ (800bcfc <bmi088_config+0x380>)
 800bb8e:	22be      	movs	r2, #190	@ 0xbe
 800bb90:	601a      	str	r2, [r3, #0]

	buf[0] = (GYRO_INT_IO_PP << 1) | (GYRO_INT_ACT_HIGH << 0) | (GYRO_INT_ACT_HIGH << 2);
 800bb92:	2305      	movs	r3, #5
 800bb94:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_3_4_IO_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt 3 config
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	68d8      	ldr	r0, [r3, #12]
 800bb9a:	2314      	movs	r3, #20
 800bb9c:	9302      	str	r3, [sp, #8]
 800bb9e:	2301      	movs	r3, #1
 800bba0:	9301      	str	r3, [sp, #4]
 800bba2:	f107 030c 	add.w	r3, r7, #12
 800bba6:	9300      	str	r3, [sp, #0]
 800bba8:	2301      	movs	r3, #1
 800bbaa:	2216      	movs	r2, #22
 800bbac:	21d0      	movs	r1, #208	@ 0xd0
 800bbae:	f7fa fdf7 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	461a      	mov	r2, r3
 800bbb6:	7bfb      	ldrb	r3, [r7, #15]
 800bbb8:	4313      	orrs	r3, r2
 800bbba:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bbbc:	7bfb      	ldrb	r3, [r7, #15]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d002      	beq.n	800bbc8 <bmi088_config+0x24c>
 800bbc2:	4b4e      	ldr	r3, [pc, #312]	@ (800bcfc <bmi088_config+0x380>)
 800bbc4:	22c2      	movs	r2, #194	@ 0xc2
 800bbc6:	601a      	str	r2, [r3, #0]

	buf[0] = GYRO_INT_MAP_BOTH;
 800bbc8:	2381      	movs	r3, #129	@ 0x81
 800bbca:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_INT_3_4_IO_MAP, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //Gyro interrupt pin 3 mapped.
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	68d8      	ldr	r0, [r3, #12]
 800bbd0:	2314      	movs	r3, #20
 800bbd2:	9302      	str	r3, [sp, #8]
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	9301      	str	r3, [sp, #4]
 800bbd8:	f107 030c 	add.w	r3, r7, #12
 800bbdc:	9300      	str	r3, [sp, #0]
 800bbde:	2301      	movs	r3, #1
 800bbe0:	2218      	movs	r2, #24
 800bbe2:	21d0      	movs	r1, #208	@ 0xd0
 800bbe4:	f7fa fddc 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bbe8:	4603      	mov	r3, r0
 800bbea:	461a      	mov	r2, r3
 800bbec:	7bfb      	ldrb	r3, [r7, #15]
 800bbee:	4313      	orrs	r3, r2
 800bbf0:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bbf2:	7bfb      	ldrb	r3, [r7, #15]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d002      	beq.n	800bbfe <bmi088_config+0x282>
 800bbf8:	4b40      	ldr	r3, [pc, #256]	@ (800bcfc <bmi088_config+0x380>)
 800bbfa:	22c6      	movs	r2, #198	@ 0xc6
 800bbfc:	601a      	str	r2, [r3, #0]

	//Accelerometer configuration.
	buf[0] = ACC_ENABLE;
 800bbfe:	2304      	movs	r3, #4
 800bc00:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); // Accel on
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	68d8      	ldr	r0, [r3, #12]
 800bc06:	2314      	movs	r3, #20
 800bc08:	9302      	str	r3, [sp, #8]
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	9301      	str	r3, [sp, #4]
 800bc0e:	f107 030c 	add.w	r3, r7, #12
 800bc12:	9300      	str	r3, [sp, #0]
 800bc14:	2301      	movs	r3, #1
 800bc16:	227d      	movs	r2, #125	@ 0x7d
 800bc18:	2130      	movs	r1, #48	@ 0x30
 800bc1a:	f7fa fdc1 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bc1e:	4603      	mov	r3, r0
 800bc20:	461a      	mov	r2, r3
 800bc22:	7bfb      	ldrb	r3, [r7, #15]
 800bc24:	4313      	orrs	r3, r2
 800bc26:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bc28:	7bfb      	ldrb	r3, [r7, #15]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d002      	beq.n	800bc34 <bmi088_config+0x2b8>
 800bc2e:	4b33      	ldr	r3, [pc, #204]	@ (800bcfc <bmi088_config+0x380>)
 800bc30:	22cb      	movs	r2, #203	@ 0xcb
 800bc32:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 800bc34:	2008      	movs	r0, #8
 800bc36:	f7f8 ffe1 	bl	8004bfc <HAL_Delay>

	buf[0] = BMI->device_config.acc_powerMode;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	791b      	ldrb	r3, [r3, #4]
 800bc3e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_PWR_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel mode active
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	68d8      	ldr	r0, [r3, #12]
 800bc44:	2314      	movs	r3, #20
 800bc46:	9302      	str	r3, [sp, #8]
 800bc48:	2301      	movs	r3, #1
 800bc4a:	9301      	str	r3, [sp, #4]
 800bc4c:	f107 030c 	add.w	r3, r7, #12
 800bc50:	9300      	str	r3, [sp, #0]
 800bc52:	2301      	movs	r3, #1
 800bc54:	227c      	movs	r2, #124	@ 0x7c
 800bc56:	2130      	movs	r1, #48	@ 0x30
 800bc58:	f7fa fda2 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	461a      	mov	r2, r3
 800bc60:	7bfb      	ldrb	r3, [r7, #15]
 800bc62:	4313      	orrs	r3, r2
 800bc64:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bc66:	7bfb      	ldrb	r3, [r7, #15]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d002      	beq.n	800bc72 <bmi088_config+0x2f6>
 800bc6c:	4b23      	ldr	r3, [pc, #140]	@ (800bcfc <bmi088_config+0x380>)
 800bc6e:	22d0      	movs	r2, #208	@ 0xd0
 800bc70:	601a      	str	r2, [r3, #0]
	HAL_Delay(8);
 800bc72:	2008      	movs	r0, #8
 800bc74:	f7f8 ffc2 	bl	8004bfc <HAL_Delay>

	buf[0] = (BMI->device_config.acc_bandwith << 4) | BMI->device_config.acc_outputDateRate;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	799b      	ldrb	r3, [r3, #6]
 800bc7c:	b25b      	sxtb	r3, r3
 800bc7e:	011b      	lsls	r3, r3, #4
 800bc80:	b25a      	sxtb	r2, r3
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	79db      	ldrb	r3, [r3, #7]
 800bc86:	b25b      	sxtb	r3, r3
 800bc88:	4313      	orrs	r3, r2
 800bc8a:	b25b      	sxtb	r3, r3
 800bc8c:	b2db      	uxtb	r3, r3
 800bc8e:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_CONF, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel bandwith and odr selection
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	68d8      	ldr	r0, [r3, #12]
 800bc94:	2314      	movs	r3, #20
 800bc96:	9302      	str	r3, [sp, #8]
 800bc98:	2301      	movs	r3, #1
 800bc9a:	9301      	str	r3, [sp, #4]
 800bc9c:	f107 030c 	add.w	r3, r7, #12
 800bca0:	9300      	str	r3, [sp, #0]
 800bca2:	2301      	movs	r3, #1
 800bca4:	2240      	movs	r2, #64	@ 0x40
 800bca6:	2130      	movs	r1, #48	@ 0x30
 800bca8:	f7fa fd7a 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bcac:	4603      	mov	r3, r0
 800bcae:	461a      	mov	r2, r3
 800bcb0:	7bfb      	ldrb	r3, [r7, #15]
 800bcb2:	4313      	orrs	r3, r2
 800bcb4:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d002      	beq.n	800bcc2 <bmi088_config+0x346>
 800bcbc:	4b0f      	ldr	r3, [pc, #60]	@ (800bcfc <bmi088_config+0x380>)
 800bcbe:	22d5      	movs	r2, #213	@ 0xd5
 800bcc0:	601a      	str	r2, [r3, #0]

	buf[0] = BMI->device_config.acc_range;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	795b      	ldrb	r3, [r3, #5]
 800bcc6:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_RANGE, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel range config.
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	68d8      	ldr	r0, [r3, #12]
 800bccc:	2314      	movs	r3, #20
 800bcce:	9302      	str	r3, [sp, #8]
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	9301      	str	r3, [sp, #4]
 800bcd4:	f107 030c 	add.w	r3, r7, #12
 800bcd8:	9300      	str	r3, [sp, #0]
 800bcda:	2301      	movs	r3, #1
 800bcdc:	2241      	movs	r2, #65	@ 0x41
 800bcde:	2130      	movs	r1, #48	@ 0x30
 800bce0:	f7fa fd5e 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bce4:	4603      	mov	r3, r0
 800bce6:	461a      	mov	r2, r3
 800bce8:	7bfb      	ldrb	r3, [r7, #15]
 800bcea:	4313      	orrs	r3, r2
 800bcec:	73fb      	strb	r3, [r7, #15]
	retVal != HAL_OK ? errorLine =__LINE__ : 0;
 800bcee:	7bfb      	ldrb	r3, [r7, #15]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d005      	beq.n	800bd00 <bmi088_config+0x384>
 800bcf4:	4b01      	ldr	r3, [pc, #4]	@ (800bcfc <bmi088_config+0x380>)
 800bcf6:	22d9      	movs	r2, #217	@ 0xd9
 800bcf8:	601a      	str	r2, [r3, #0]
 800bcfa:	e001      	b.n	800bd00 <bmi088_config+0x384>
 800bcfc:	20001ae0 	.word	0x20001ae0

	//accel interrupt
	buf[0] = (0x01 << 3) | (ACC_INT1_OD_PP << 2) | (ACC_INT1_LVL_ACT_HIGH << 1);
 800bd00:	230a      	movs	r3, #10
 800bd02:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_INT1_IO_CTRL, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt config.
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	68d8      	ldr	r0, [r3, #12]
 800bd08:	2314      	movs	r3, #20
 800bd0a:	9302      	str	r3, [sp, #8]
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	f107 030c 	add.w	r3, r7, #12
 800bd14:	9300      	str	r3, [sp, #0]
 800bd16:	2301      	movs	r3, #1
 800bd18:	2253      	movs	r2, #83	@ 0x53
 800bd1a:	2130      	movs	r1, #48	@ 0x30
 800bd1c:	f7fa fd40 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bd20:	4603      	mov	r3, r0
 800bd22:	461a      	mov	r2, r3
 800bd24:	7bfb      	ldrb	r3, [r7, #15]
 800bd26:	4313      	orrs	r3, r2
 800bd28:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	buf[0] = (0x01 << 2);
 800bd2a:	2304      	movs	r3, #4
 800bd2c:	733b      	strb	r3, [r7, #12]
	retVal |= HAL_I2C_Mem_Write(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_INT_MAP_DATA, I2C_MEMADD_SIZE_8BIT, buf, 1, 20); //accel interrupt DRDY map to pin1.
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	68d8      	ldr	r0, [r3, #12]
 800bd32:	2314      	movs	r3, #20
 800bd34:	9302      	str	r3, [sp, #8]
 800bd36:	2301      	movs	r3, #1
 800bd38:	9301      	str	r3, [sp, #4]
 800bd3a:	f107 030c 	add.w	r3, r7, #12
 800bd3e:	9300      	str	r3, [sp, #0]
 800bd40:	2301      	movs	r3, #1
 800bd42:	2258      	movs	r2, #88	@ 0x58
 800bd44:	2130      	movs	r1, #48	@ 0x30
 800bd46:	f7fa fd2b 	bl	80067a0 <HAL_I2C_Mem_Write>
 800bd4a:	4603      	mov	r3, r0
 800bd4c:	461a      	mov	r2, r3
 800bd4e:	7bfb      	ldrb	r3, [r7, #15]
 800bd50:	4313      	orrs	r3, r2
 800bd52:	73fb      	strb	r3, [r7, #15]
	//retVal != HAL_OK ? errorLine =__LINE__ : 0;

	HAL_NVIC_EnableIRQ(BMI->device_config.acc_IRQ);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7f9 fc69 	bl	8005632 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(BMI->device_config.gyro_IRQ);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7f9 fc63 	bl	8005632 <HAL_NVIC_EnableIRQ>
	HAL_Delay(70);
 800bd6c:	2046      	movs	r0, #70	@ 0x46
 800bd6e:	f7f8 ff45 	bl	8004bfc <HAL_Delay>
}
 800bd72:	bf00      	nop
 800bd74:	3710      	adds	r7, #16
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}
 800bd7a:	bf00      	nop
 800bd7c:	0000      	movs	r0, r0
	...

0800bd80 <bmi088_update>:


void bmi088_update(bmi088_struct_t* BMI)
{
 800bd80:	b5b0      	push	{r4, r5, r7, lr}
 800bd82:	b092      	sub	sp, #72	@ 0x48
 800bd84:	af04      	add	r7, sp, #16
 800bd86:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret_val = HAL_OK;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

		if(BMI->flags.isAccelUpdated)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	785b      	ldrb	r3, [r3, #1]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	f000 81d9 	beq.w	800c14a <bmi088_update+0x3ca>
		{
			uint8_t raw_accel[9];
			uint8_t	raw_temp[2];

			ret_val = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_X_LSB, I2C_MEMADD_SIZE_8BIT, raw_accel, 9, 20);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	68d8      	ldr	r0, [r3, #12]
 800bd9c:	2314      	movs	r3, #20
 800bd9e:	9302      	str	r3, [sp, #8]
 800bda0:	2309      	movs	r3, #9
 800bda2:	9301      	str	r3, [sp, #4]
 800bda4:	f107 0314 	add.w	r3, r7, #20
 800bda8:	9300      	str	r3, [sp, #0]
 800bdaa:	2301      	movs	r3, #1
 800bdac:	2212      	movs	r2, #18
 800bdae:	2130      	movs	r1, #48	@ 0x30
 800bdb0:	f7fa fdf0 	bl	8006994 <HAL_I2C_Mem_Read>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			ret_val = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, ACC_I2C_ADD, ACC_TEMP_MSB, I2C_MEMADD_SIZE_8BIT, raw_temp, 2, 20);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	68d8      	ldr	r0, [r3, #12]
 800bdbe:	2314      	movs	r3, #20
 800bdc0:	9302      	str	r3, [sp, #8]
 800bdc2:	2302      	movs	r3, #2
 800bdc4:	9301      	str	r3, [sp, #4]
 800bdc6:	f107 0310 	add.w	r3, r7, #16
 800bdca:	9300      	str	r3, [sp, #0]
 800bdcc:	2301      	movs	r3, #1
 800bdce:	2222      	movs	r2, #34	@ 0x22
 800bdd0:	2130      	movs	r1, #48	@ 0x30
 800bdd2:	f7fa fddf 	bl	8006994 <HAL_I2C_Mem_Read>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			uint16_t Temp_uint11 = (raw_temp[0] << 3) | (raw_temp[1] >> 5);
 800bddc:	7c3b      	ldrb	r3, [r7, #16]
 800bdde:	b21b      	sxth	r3, r3
 800bde0:	00db      	lsls	r3, r3, #3
 800bde2:	b21a      	sxth	r2, r3
 800bde4:	7c7b      	ldrb	r3, [r7, #17]
 800bde6:	095b      	lsrs	r3, r3, #5
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	b21b      	sxth	r3, r3
 800bdec:	4313      	orrs	r3, r2
 800bdee:	b21b      	sxth	r3, r3
 800bdf0:	86bb      	strh	r3, [r7, #52]	@ 0x34
			int16_t Temp_int11 = 0;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	867b      	strh	r3, [r7, #50]	@ 0x32
			if (Temp_uint11 > 1023){
 800bdf6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800bdf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bdfc:	d305      	bcc.n	800be0a <bmi088_update+0x8a>
				Temp_int11 = Temp_uint11 - 2048;
 800bdfe:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800be00:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 800be04:	b29b      	uxth	r3, r3
 800be06:	867b      	strh	r3, [r7, #50]	@ 0x32
 800be08:	e023      	b.n	800be52 <bmi088_update+0xd2>
			}
			else{
				Temp_int11 = Temp_uint11;
 800be0a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800be0c:	867b      	strh	r3, [r7, #50]	@ 0x32
				BMI->datas.temp = (float)Temp_int11 * 0.125 + 23.0;
 800be0e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 800be12:	ee07 3a90 	vmov	s15, r3
 800be16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800be1a:	ee17 0a90 	vmov	r0, s15
 800be1e:	f7f4 fbb3 	bl	8000588 <__aeabi_f2d>
 800be22:	f04f 0200 	mov.w	r2, #0
 800be26:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800be2a:	f7f4 fc05 	bl	8000638 <__aeabi_dmul>
 800be2e:	4602      	mov	r2, r0
 800be30:	460b      	mov	r3, r1
 800be32:	4610      	mov	r0, r2
 800be34:	4619      	mov	r1, r3
 800be36:	f04f 0200 	mov.w	r2, #0
 800be3a:	4bb5      	ldr	r3, [pc, #724]	@ (800c110 <bmi088_update+0x390>)
 800be3c:	f7f4 fa46 	bl	80002cc <__adddf3>
 800be40:	4602      	mov	r2, r0
 800be42:	460b      	mov	r3, r1
 800be44:	4610      	mov	r0, r2
 800be46:	4619      	mov	r1, r3
 800be48:	f7f4 feee 	bl	8000c28 <__aeabi_d2f>
 800be4c:	4602      	mov	r2, r0
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	649a      	str	r2, [r3, #72]	@ 0x48
			}
			uint32_t sensorTime = (raw_accel[8] << 16) | (raw_accel[7] << 8) | raw_accel[6];
 800be52:	7f3b      	ldrb	r3, [r7, #28]
 800be54:	041a      	lsls	r2, r3, #16
 800be56:	7efb      	ldrb	r3, [r7, #27]
 800be58:	021b      	lsls	r3, r3, #8
 800be5a:	4313      	orrs	r3, r2
 800be5c:	7eba      	ldrb	r2, [r7, #26]
 800be5e:	4313      	orrs	r3, r2
 800be60:	62fb      	str	r3, [r7, #44]	@ 0x2c

			BMI->datas.current_time= (float)sensorTime * 39.0625 / 1000000.0;
 800be62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be64:	ee07 3a90 	vmov	s15, r3
 800be68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800be6c:	ee17 0a90 	vmov	r0, s15
 800be70:	f7f4 fb8a 	bl	8000588 <__aeabi_f2d>
 800be74:	a3a0      	add	r3, pc, #640	@ (adr r3, 800c0f8 <bmi088_update+0x378>)
 800be76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be7a:	f7f4 fbdd 	bl	8000638 <__aeabi_dmul>
 800be7e:	4602      	mov	r2, r0
 800be80:	460b      	mov	r3, r1
 800be82:	4610      	mov	r0, r2
 800be84:	4619      	mov	r1, r3
 800be86:	a39e      	add	r3, pc, #632	@ (adr r3, 800c100 <bmi088_update+0x380>)
 800be88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8c:	f7f4 fcfe 	bl	800088c <__aeabi_ddiv>
 800be90:	4602      	mov	r2, r0
 800be92:	460b      	mov	r3, r1
 800be94:	4610      	mov	r0, r2
 800be96:	4619      	mov	r1, r3
 800be98:	f7f4 fec6 	bl	8000c28 <__aeabi_d2f>
 800be9c:	4602      	mov	r2, r0
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	64da      	str	r2, [r3, #76]	@ 0x4c

			int16_t acc_z_16 = (raw_accel[5] << 8) | raw_accel[4];
 800bea2:	7e7b      	ldrb	r3, [r7, #25]
 800bea4:	b21b      	sxth	r3, r3
 800bea6:	021b      	lsls	r3, r3, #8
 800bea8:	b21a      	sxth	r2, r3
 800beaa:	7e3b      	ldrb	r3, [r7, #24]
 800beac:	b21b      	sxth	r3, r3
 800beae:	4313      	orrs	r3, r2
 800beb0:	857b      	strh	r3, [r7, #42]	@ 0x2a
			int16_t acc_y_16 = (raw_accel[3] << 8) | raw_accel[2];
 800beb2:	7dfb      	ldrb	r3, [r7, #23]
 800beb4:	b21b      	sxth	r3, r3
 800beb6:	021b      	lsls	r3, r3, #8
 800beb8:	b21a      	sxth	r2, r3
 800beba:	7dbb      	ldrb	r3, [r7, #22]
 800bebc:	b21b      	sxth	r3, r3
 800bebe:	4313      	orrs	r3, r2
 800bec0:	853b      	strh	r3, [r7, #40]	@ 0x28
			int16_t acc_x_16 = (raw_accel[1] << 8) | raw_accel[0];
 800bec2:	7d7b      	ldrb	r3, [r7, #21]
 800bec4:	b21b      	sxth	r3, r3
 800bec6:	021b      	lsls	r3, r3, #8
 800bec8:	b21a      	sxth	r2, r3
 800beca:	7d3b      	ldrb	r3, [r7, #20]
 800becc:	b21b      	sxth	r3, r3
 800bece:	4313      	orrs	r3, r2
 800bed0:	84fb      	strh	r3, [r7, #38]	@ 0x26

			BMI->datas.acc_z = (float)acc_z_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_Z_OFFSET;
 800bed2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800bed6:	ee07 3a90 	vmov	s15, r3
 800beda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bede:	ee17 0a90 	vmov	r0, s15
 800bee2:	f7f4 fb51 	bl	8000588 <__aeabi_f2d>
 800bee6:	f04f 0200 	mov.w	r2, #0
 800beea:	4b8a      	ldr	r3, [pc, #552]	@ (800c114 <bmi088_update+0x394>)
 800beec:	f7f4 fcce 	bl	800088c <__aeabi_ddiv>
 800bef0:	4602      	mov	r2, r0
 800bef2:	460b      	mov	r3, r1
 800bef4:	4610      	mov	r0, r2
 800bef6:	4619      	mov	r1, r3
 800bef8:	f04f 0200 	mov.w	r2, #0
 800befc:	4b86      	ldr	r3, [pc, #536]	@ (800c118 <bmi088_update+0x398>)
 800befe:	f7f4 fb9b 	bl	8000638 <__aeabi_dmul>
 800bf02:	4602      	mov	r2, r0
 800bf04:	460b      	mov	r3, r1
 800bf06:	4610      	mov	r0, r2
 800bf08:	4619      	mov	r1, r3
 800bf0a:	f04f 0200 	mov.w	r2, #0
 800bf0e:	4b83      	ldr	r3, [pc, #524]	@ (800c11c <bmi088_update+0x39c>)
 800bf10:	f7f4 fb92 	bl	8000638 <__aeabi_dmul>
 800bf14:	4602      	mov	r2, r0
 800bf16:	460b      	mov	r3, r1
 800bf18:	4614      	mov	r4, r2
 800bf1a:	461d      	mov	r5, r3
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	795b      	ldrb	r3, [r3, #5]
 800bf20:	3301      	adds	r3, #1
 800bf22:	ee07 3a90 	vmov	s15, r3
 800bf26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf2a:	ee17 0a90 	vmov	r0, s15
 800bf2e:	f7f4 fb2b 	bl	8000588 <__aeabi_f2d>
 800bf32:	4602      	mov	r2, r0
 800bf34:	460b      	mov	r3, r1
 800bf36:	ec43 2b11 	vmov	d1, r2, r3
 800bf3a:	ed9f 0b73 	vldr	d0, [pc, #460]	@ 800c108 <bmi088_update+0x388>
 800bf3e:	f005 fb09 	bl	8011554 <pow>
 800bf42:	ec53 2b10 	vmov	r2, r3, d0
 800bf46:	4620      	mov	r0, r4
 800bf48:	4629      	mov	r1, r5
 800bf4a:	f7f4 fb75 	bl	8000638 <__aeabi_dmul>
 800bf4e:	4602      	mov	r2, r0
 800bf50:	460b      	mov	r3, r1
 800bf52:	4610      	mov	r0, r2
 800bf54:	4619      	mov	r1, r3
 800bf56:	f04f 0200 	mov.w	r2, #0
 800bf5a:	4b71      	ldr	r3, [pc, #452]	@ (800c120 <bmi088_update+0x3a0>)
 800bf5c:	f7f4 f9b4 	bl	80002c8 <__aeabi_dsub>
 800bf60:	4602      	mov	r2, r0
 800bf62:	460b      	mov	r3, r1
 800bf64:	4610      	mov	r0, r2
 800bf66:	4619      	mov	r1, r3
 800bf68:	f7f4 fe5e 	bl	8000c28 <__aeabi_d2f>
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	645a      	str	r2, [r3, #68]	@ 0x44
			BMI->datas.acc_y = (float)acc_y_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_Y_OFFSET;
 800bf72:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800bf76:	ee07 3a90 	vmov	s15, r3
 800bf7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf7e:	ee17 0a90 	vmov	r0, s15
 800bf82:	f7f4 fb01 	bl	8000588 <__aeabi_f2d>
 800bf86:	f04f 0200 	mov.w	r2, #0
 800bf8a:	4b62      	ldr	r3, [pc, #392]	@ (800c114 <bmi088_update+0x394>)
 800bf8c:	f7f4 fc7e 	bl	800088c <__aeabi_ddiv>
 800bf90:	4602      	mov	r2, r0
 800bf92:	460b      	mov	r3, r1
 800bf94:	4610      	mov	r0, r2
 800bf96:	4619      	mov	r1, r3
 800bf98:	f04f 0200 	mov.w	r2, #0
 800bf9c:	4b5e      	ldr	r3, [pc, #376]	@ (800c118 <bmi088_update+0x398>)
 800bf9e:	f7f4 fb4b 	bl	8000638 <__aeabi_dmul>
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	4610      	mov	r0, r2
 800bfa8:	4619      	mov	r1, r3
 800bfaa:	f04f 0200 	mov.w	r2, #0
 800bfae:	4b5b      	ldr	r3, [pc, #364]	@ (800c11c <bmi088_update+0x39c>)
 800bfb0:	f7f4 fb42 	bl	8000638 <__aeabi_dmul>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	4614      	mov	r4, r2
 800bfba:	461d      	mov	r5, r3
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	795b      	ldrb	r3, [r3, #5]
 800bfc0:	3301      	adds	r3, #1
 800bfc2:	ee07 3a90 	vmov	s15, r3
 800bfc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bfca:	ee17 0a90 	vmov	r0, s15
 800bfce:	f7f4 fadb 	bl	8000588 <__aeabi_f2d>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	ec43 2b11 	vmov	d1, r2, r3
 800bfda:	ed9f 0b4b 	vldr	d0, [pc, #300]	@ 800c108 <bmi088_update+0x388>
 800bfde:	f005 fab9 	bl	8011554 <pow>
 800bfe2:	ec53 2b10 	vmov	r2, r3, d0
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	4629      	mov	r1, r5
 800bfea:	f7f4 fb25 	bl	8000638 <__aeabi_dmul>
 800bfee:	4602      	mov	r2, r0
 800bff0:	460b      	mov	r3, r1
 800bff2:	4610      	mov	r0, r2
 800bff4:	4619      	mov	r1, r3
 800bff6:	f04f 0200 	mov.w	r2, #0
 800bffa:	4b4a      	ldr	r3, [pc, #296]	@ (800c124 <bmi088_update+0x3a4>)
 800bffc:	f7f4 f966 	bl	80002cc <__adddf3>
 800c000:	4602      	mov	r2, r0
 800c002:	460b      	mov	r3, r1
 800c004:	4610      	mov	r0, r2
 800c006:	4619      	mov	r1, r3
 800c008:	f7f4 fe0e 	bl	8000c28 <__aeabi_d2f>
 800c00c:	4602      	mov	r2, r0
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	641a      	str	r2, [r3, #64]	@ 0x40
			BMI->datas.acc_x = (float)acc_x_16 / 32768.0 * 1000.0 * 1.5 * pow(2.0, (float)(BMI->device_config.acc_range + 1)) - ACCEL_X_OFFSET;
 800c012:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800c016:	ee07 3a90 	vmov	s15, r3
 800c01a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c01e:	ee17 0a90 	vmov	r0, s15
 800c022:	f7f4 fab1 	bl	8000588 <__aeabi_f2d>
 800c026:	f04f 0200 	mov.w	r2, #0
 800c02a:	4b3a      	ldr	r3, [pc, #232]	@ (800c114 <bmi088_update+0x394>)
 800c02c:	f7f4 fc2e 	bl	800088c <__aeabi_ddiv>
 800c030:	4602      	mov	r2, r0
 800c032:	460b      	mov	r3, r1
 800c034:	4610      	mov	r0, r2
 800c036:	4619      	mov	r1, r3
 800c038:	f04f 0200 	mov.w	r2, #0
 800c03c:	4b36      	ldr	r3, [pc, #216]	@ (800c118 <bmi088_update+0x398>)
 800c03e:	f7f4 fafb 	bl	8000638 <__aeabi_dmul>
 800c042:	4602      	mov	r2, r0
 800c044:	460b      	mov	r3, r1
 800c046:	4610      	mov	r0, r2
 800c048:	4619      	mov	r1, r3
 800c04a:	f04f 0200 	mov.w	r2, #0
 800c04e:	4b33      	ldr	r3, [pc, #204]	@ (800c11c <bmi088_update+0x39c>)
 800c050:	f7f4 faf2 	bl	8000638 <__aeabi_dmul>
 800c054:	4602      	mov	r2, r0
 800c056:	460b      	mov	r3, r1
 800c058:	4614      	mov	r4, r2
 800c05a:	461d      	mov	r5, r3
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	795b      	ldrb	r3, [r3, #5]
 800c060:	3301      	adds	r3, #1
 800c062:	ee07 3a90 	vmov	s15, r3
 800c066:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c06a:	ee17 0a90 	vmov	r0, s15
 800c06e:	f7f4 fa8b 	bl	8000588 <__aeabi_f2d>
 800c072:	4602      	mov	r2, r0
 800c074:	460b      	mov	r3, r1
 800c076:	ec43 2b11 	vmov	d1, r2, r3
 800c07a:	ed9f 0b23 	vldr	d0, [pc, #140]	@ 800c108 <bmi088_update+0x388>
 800c07e:	f005 fa69 	bl	8011554 <pow>
 800c082:	ec53 2b10 	vmov	r2, r3, d0
 800c086:	4620      	mov	r0, r4
 800c088:	4629      	mov	r1, r5
 800c08a:	f7f4 fad5 	bl	8000638 <__aeabi_dmul>
 800c08e:	4602      	mov	r2, r0
 800c090:	460b      	mov	r3, r1
 800c092:	4610      	mov	r0, r2
 800c094:	4619      	mov	r1, r3
 800c096:	f04f 0200 	mov.w	r2, #0
 800c09a:	4b21      	ldr	r3, [pc, #132]	@ (800c120 <bmi088_update+0x3a0>)
 800c09c:	f7f4 f916 	bl	80002cc <__adddf3>
 800c0a0:	4602      	mov	r2, r0
 800c0a2:	460b      	mov	r3, r1
 800c0a4:	4610      	mov	r0, r2
 800c0a6:	4619      	mov	r1, r3
 800c0a8:	f7f4 fdbe 	bl	8000c28 <__aeabi_d2f>
 800c0ac:	4602      	mov	r2, r0
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	63da      	str	r2, [r3, #60]	@ 0x3c

			if(is_starded)
 800c0b2:	4b1d      	ldr	r3, [pc, #116]	@ (800c128 <bmi088_update+0x3a8>)
 800c0b4:	781b      	ldrb	r3, [r3, #0]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d03a      	beq.n	800c130 <bmi088_update+0x3b0>
			{
				BMI->datas.delta_time = BMI->datas.current_time - BMI->datas.last_time < 0 ? 0.0 : BMI->datas.current_time - BMI->datas.last_time;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800c0c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c0ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c0ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0d2:	d502      	bpl.n	800c0da <bmi088_update+0x35a>
 800c0d4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c12c <bmi088_update+0x3ac>
 800c0d8:	e007      	b.n	800c0ea <bmi088_update+0x36a>
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800c0e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
 800c0f0:	e021      	b.n	800c136 <bmi088_update+0x3b6>
 800c0f2:	bf00      	nop
 800c0f4:	f3af 8000 	nop.w
 800c0f8:	00000000 	.word	0x00000000
 800c0fc:	40438800 	.word	0x40438800
 800c100:	00000000 	.word	0x00000000
 800c104:	412e8480 	.word	0x412e8480
 800c108:	00000000 	.word	0x00000000
 800c10c:	40000000 	.word	0x40000000
 800c110:	40370000 	.word	0x40370000
 800c114:	40e00000 	.word	0x40e00000
 800c118:	408f4000 	.word	0x408f4000
 800c11c:	3ff80000 	.word	0x3ff80000
 800c120:	40100000 	.word	0x40100000
 800c124:	402e0000 	.word	0x402e0000
 800c128:	20001ade 	.word	0x20001ade
 800c12c:	00000000 	.word	0x00000000
			}
			else
			{
				is_starded = 1;
 800c130:	4ba9      	ldr	r3, [pc, #676]	@ (800c3d8 <bmi088_update+0x658>)
 800c132:	2201      	movs	r2, #1
 800c134:	701a      	strb	r2, [r3, #0]
			}

			BMI->datas.last_time = BMI->datas.current_time;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	651a      	str	r2, [r3, #80]	@ 0x50
			BMI->flags.isAccelUpdated = 0;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2200      	movs	r2, #0
 800c142:	705a      	strb	r2, [r3, #1]
			is_time_updated = 1;
 800c144:	4ba5      	ldr	r3, [pc, #660]	@ (800c3dc <bmi088_update+0x65c>)
 800c146:	2201      	movs	r2, #1
 800c148:	701a      	strb	r2, [r3, #0]
		}

		if(BMI->flags.isGyroUpdated && is_time_updated)
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f000 813b 	beq.w	800c3ca <bmi088_update+0x64a>
 800c154:	4ba1      	ldr	r3, [pc, #644]	@ (800c3dc <bmi088_update+0x65c>)
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	f000 8136 	beq.w	800c3ca <bmi088_update+0x64a>
		{
			if(is_starded){
 800c15e:	4b9e      	ldr	r3, [pc, #632]	@ (800c3d8 <bmi088_update+0x658>)
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	f000 8129 	beq.w	800c3ba <bmi088_update+0x63a>
				uint8_t	raw_gyro[6];
				ret_val = HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_RATE_X_LSB, I2C_MEMADD_SIZE_8BIT, raw_gyro, 6, 10);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	68d8      	ldr	r0, [r3, #12]
 800c16c:	230a      	movs	r3, #10
 800c16e:	9302      	str	r3, [sp, #8]
 800c170:	2306      	movs	r3, #6
 800c172:	9301      	str	r3, [sp, #4]
 800c174:	f107 0308 	add.w	r3, r7, #8
 800c178:	9300      	str	r3, [sp, #0]
 800c17a:	2301      	movs	r3, #1
 800c17c:	2202      	movs	r2, #2
 800c17e:	21d0      	movs	r1, #208	@ 0xd0
 800c180:	f7fa fc08 	bl	8006994 <HAL_I2C_Mem_Read>
 800c184:	4603      	mov	r3, r0
 800c186:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

				if(ret_val)
 800c18a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c18e:	2b00      	cmp	r3, #0
 800c190:	f040 811a 	bne.w	800c3c8 <bmi088_update+0x648>
					return;

				int16_t gyro_x_16 = (raw_gyro[1] << 8) | raw_gyro[0];
 800c194:	7a7b      	ldrb	r3, [r7, #9]
 800c196:	b21b      	sxth	r3, r3
 800c198:	021b      	lsls	r3, r3, #8
 800c19a:	b21a      	sxth	r2, r3
 800c19c:	7a3b      	ldrb	r3, [r7, #8]
 800c19e:	b21b      	sxth	r3, r3
 800c1a0:	4313      	orrs	r3, r2
 800c1a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
				int16_t gyro_y_16 = (raw_gyro[3] << 8) | raw_gyro[2];
 800c1a4:	7afb      	ldrb	r3, [r7, #11]
 800c1a6:	b21b      	sxth	r3, r3
 800c1a8:	021b      	lsls	r3, r3, #8
 800c1aa:	b21a      	sxth	r2, r3
 800c1ac:	7abb      	ldrb	r3, [r7, #10]
 800c1ae:	b21b      	sxth	r3, r3
 800c1b0:	4313      	orrs	r3, r2
 800c1b2:	847b      	strh	r3, [r7, #34]	@ 0x22
				int16_t gyro_z_16 = (raw_gyro[5] << 8) | raw_gyro[4];
 800c1b4:	7b7b      	ldrb	r3, [r7, #13]
 800c1b6:	b21b      	sxth	r3, r3
 800c1b8:	021b      	lsls	r3, r3, #8
 800c1ba:	b21a      	sxth	r2, r3
 800c1bc:	7b3b      	ldrb	r3, [r7, #12]
 800c1be:	b21b      	sxth	r3, r3
 800c1c0:	4313      	orrs	r3, r2
 800c1c2:	843b      	strh	r3, [r7, #32]
/*
				BMI->delta_angle_z = (((float)gyro_z_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - g_offset[0][2]) * BMI->deltaTime;
				BMI->delta_angle_y = (((float)gyro_y_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - g_offset[0][1]) * BMI->deltaTime;
				BMI->delta_angle_x = (((float)gyro_x_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - g_offset[0][0]) * BMI->deltaTime;
*/
				BMI->datas.gyro_x = (((float)gyro_x_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[0]);
 800c1c4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800c1c8:	ee07 3a90 	vmov	s15, r3
 800c1cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1d0:	ee17 0a90 	vmov	r0, s15
 800c1d4:	f7f4 f9d8 	bl	8000588 <__aeabi_f2d>
 800c1d8:	a37d      	add	r3, pc, #500	@ (adr r3, 800c3d0 <bmi088_update+0x650>)
 800c1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1de:	f7f4 fb55 	bl	800088c <__aeabi_ddiv>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	4614      	mov	r4, r2
 800c1e8:	461d      	mov	r5, r3
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	7a9b      	ldrb	r3, [r3, #10]
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800c1f4:	4113      	asrs	r3, r2
 800c1f6:	ee07 3a90 	vmov	s15, r3
 800c1fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c1fe:	ee17 0a90 	vmov	r0, s15
 800c202:	f7f4 f9c1 	bl	8000588 <__aeabi_f2d>
 800c206:	4602      	mov	r2, r0
 800c208:	460b      	mov	r3, r1
 800c20a:	4620      	mov	r0, r4
 800c20c:	4629      	mov	r1, r5
 800c20e:	f7f4 fa13 	bl	8000638 <__aeabi_dmul>
 800c212:	4602      	mov	r2, r0
 800c214:	460b      	mov	r3, r1
 800c216:	4614      	mov	r4, r2
 800c218:	461d      	mov	r5, r3
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	695b      	ldr	r3, [r3, #20]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4618      	mov	r0, r3
 800c222:	f7f4 f9b1 	bl	8000588 <__aeabi_f2d>
 800c226:	4602      	mov	r2, r0
 800c228:	460b      	mov	r3, r1
 800c22a:	4620      	mov	r0, r4
 800c22c:	4629      	mov	r1, r5
 800c22e:	f7f4 f84b 	bl	80002c8 <__aeabi_dsub>
 800c232:	4602      	mov	r2, r0
 800c234:	460b      	mov	r3, r1
 800c236:	4610      	mov	r0, r2
 800c238:	4619      	mov	r1, r3
 800c23a:	f7f4 fcf5 	bl	8000c28 <__aeabi_d2f>
 800c23e:	4602      	mov	r2, r0
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	619a      	str	r2, [r3, #24]
				BMI->datas.gyro_y = (((float)gyro_y_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[1]);
 800c244:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800c248:	ee07 3a90 	vmov	s15, r3
 800c24c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c250:	ee17 0a90 	vmov	r0, s15
 800c254:	f7f4 f998 	bl	8000588 <__aeabi_f2d>
 800c258:	a35d      	add	r3, pc, #372	@ (adr r3, 800c3d0 <bmi088_update+0x650>)
 800c25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25e:	f7f4 fb15 	bl	800088c <__aeabi_ddiv>
 800c262:	4602      	mov	r2, r0
 800c264:	460b      	mov	r3, r1
 800c266:	4614      	mov	r4, r2
 800c268:	461d      	mov	r5, r3
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	7a9b      	ldrb	r3, [r3, #10]
 800c26e:	461a      	mov	r2, r3
 800c270:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800c274:	4113      	asrs	r3, r2
 800c276:	ee07 3a90 	vmov	s15, r3
 800c27a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c27e:	ee17 0a90 	vmov	r0, s15
 800c282:	f7f4 f981 	bl	8000588 <__aeabi_f2d>
 800c286:	4602      	mov	r2, r0
 800c288:	460b      	mov	r3, r1
 800c28a:	4620      	mov	r0, r4
 800c28c:	4629      	mov	r1, r5
 800c28e:	f7f4 f9d3 	bl	8000638 <__aeabi_dmul>
 800c292:	4602      	mov	r2, r0
 800c294:	460b      	mov	r3, r1
 800c296:	4614      	mov	r4, r2
 800c298:	461d      	mov	r5, r3
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	695b      	ldr	r3, [r3, #20]
 800c29e:	685b      	ldr	r3, [r3, #4]
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f7f4 f971 	bl	8000588 <__aeabi_f2d>
 800c2a6:	4602      	mov	r2, r0
 800c2a8:	460b      	mov	r3, r1
 800c2aa:	4620      	mov	r0, r4
 800c2ac:	4629      	mov	r1, r5
 800c2ae:	f7f4 f80b 	bl	80002c8 <__aeabi_dsub>
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	460b      	mov	r3, r1
 800c2b6:	4610      	mov	r0, r2
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	f7f4 fcb5 	bl	8000c28 <__aeabi_d2f>
 800c2be:	4602      	mov	r2, r0
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	61da      	str	r2, [r3, #28]
				BMI->datas.gyro_z = (((float)gyro_z_16 / 32767.0) * (float)(2000 >> BMI->device_config.gyro_range) - BMI->device_config.offsets->gyro_offset[2]);
 800c2c4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800c2c8:	ee07 3a90 	vmov	s15, r3
 800c2cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c2d0:	ee17 0a90 	vmov	r0, s15
 800c2d4:	f7f4 f958 	bl	8000588 <__aeabi_f2d>
 800c2d8:	a33d      	add	r3, pc, #244	@ (adr r3, 800c3d0 <bmi088_update+0x650>)
 800c2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2de:	f7f4 fad5 	bl	800088c <__aeabi_ddiv>
 800c2e2:	4602      	mov	r2, r0
 800c2e4:	460b      	mov	r3, r1
 800c2e6:	4614      	mov	r4, r2
 800c2e8:	461d      	mov	r5, r3
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	7a9b      	ldrb	r3, [r3, #10]
 800c2ee:	461a      	mov	r2, r3
 800c2f0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800c2f4:	4113      	asrs	r3, r2
 800c2f6:	ee07 3a90 	vmov	s15, r3
 800c2fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c2fe:	ee17 0a90 	vmov	r0, s15
 800c302:	f7f4 f941 	bl	8000588 <__aeabi_f2d>
 800c306:	4602      	mov	r2, r0
 800c308:	460b      	mov	r3, r1
 800c30a:	4620      	mov	r0, r4
 800c30c:	4629      	mov	r1, r5
 800c30e:	f7f4 f993 	bl	8000638 <__aeabi_dmul>
 800c312:	4602      	mov	r2, r0
 800c314:	460b      	mov	r3, r1
 800c316:	4614      	mov	r4, r2
 800c318:	461d      	mov	r5, r3
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	695b      	ldr	r3, [r3, #20]
 800c31e:	689b      	ldr	r3, [r3, #8]
 800c320:	4618      	mov	r0, r3
 800c322:	f7f4 f931 	bl	8000588 <__aeabi_f2d>
 800c326:	4602      	mov	r2, r0
 800c328:	460b      	mov	r3, r1
 800c32a:	4620      	mov	r0, r4
 800c32c:	4629      	mov	r1, r5
 800c32e:	f7f3 ffcb 	bl	80002c8 <__aeabi_dsub>
 800c332:	4602      	mov	r2, r0
 800c334:	460b      	mov	r3, r1
 800c336:	4610      	mov	r0, r2
 800c338:	4619      	mov	r1, r3
 800c33a:	f7f4 fc75 	bl	8000c28 <__aeabi_d2f>
 800c33e:	4602      	mov	r2, r0
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	621a      	str	r2, [r3, #32]

				BMI->datas.gyro_x_angle += (BMI->datas.gyro_x) * BMI->datas.delta_time;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	edd3 6a06 	vldr	s13, [r3, #24]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800c356:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c35a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
				BMI->datas.gyro_y_angle += (BMI->datas.gyro_y) * BMI->datas.delta_time;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	edd3 6a07 	vldr	s13, [r3, #28]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800c376:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c37a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
				BMI->datas.gyro_z_angle += (BMI->datas.gyro_z) * BMI->datas.delta_time;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	edd3 6a08 	vldr	s13, [r3, #32]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800c396:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c39a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

				if(BMI->IMU_callback != NULL)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d003      	beq.n	800c3b4 <bmi088_update+0x634>
				{
					BMI->IMU_callback(BMI);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	4798      	blx	r3

				/*
				updateQuaternion(-BMI->gyro_z * M_PI / 180.0, BMI->gyro_x * M_PI / 180.0, -BMI->gyro_y * M_PI / 180.0, BMI->deltaTime);
				quaternionToEuler();
				*/
				is_gyro_renewed = 1;
 800c3b4:	4b0a      	ldr	r3, [pc, #40]	@ (800c3e0 <bmi088_update+0x660>)
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	701a      	strb	r2, [r3, #0]
			}
			BMI->flags.isGyroUpdated = 0;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2200      	movs	r2, #0
 800c3be:	701a      	strb	r2, [r3, #0]
			is_time_updated = 0;
 800c3c0:	4b06      	ldr	r3, [pc, #24]	@ (800c3dc <bmi088_update+0x65c>)
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	701a      	strb	r2, [r3, #0]
 800c3c6:	e000      	b.n	800c3ca <bmi088_update+0x64a>
					return;
 800c3c8:	bf00      	nop
		}
}
 800c3ca:	3738      	adds	r7, #56	@ 0x38
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	bdb0      	pop	{r4, r5, r7, pc}
 800c3d0:	00000000 	.word	0x00000000
 800c3d4:	40dfffc0 	.word	0x40dfffc0
 800c3d8:	20001ade 	.word	0x20001ade
 800c3dc:	20001add 	.word	0x20001add
 800c3e0:	20001adf 	.word	0x20001adf

0800c3e4 <bmi088_set_accel_INT>:


void bmi088_set_accel_INT(bmi088_struct_t* BMI)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b083      	sub	sp, #12
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
	BMI->flags.isAccelUpdated = 1;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	705a      	strb	r2, [r3, #1]
}
 800c3f2:	bf00      	nop
 800c3f4:	370c      	adds	r7, #12
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fc:	4770      	bx	lr

0800c3fe <bmi088_set_gyro_INT>:

void bmi088_set_gyro_INT(bmi088_struct_t* BMI)
{
 800c3fe:	b480      	push	{r7}
 800c400:	b083      	sub	sp, #12
 800c402:	af00      	add	r7, sp, #0
 800c404:	6078      	str	r0, [r7, #4]
	BMI->flags.isGyroUpdated = 1;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2201      	movs	r2, #1
 800c40a:	701a      	strb	r2, [r3, #0]
}
 800c40c:	bf00      	nop
 800c40e:	370c      	adds	r7, #12
 800c410:	46bd      	mov	sp, r7
 800c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c416:	4770      	bx	lr

0800c418 <get_offset>:
	HAL_I2C_Mem_Read(BMI->device_config.BMI_I2c, GYRO_I2C_ADD, GYRO_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &data, 1, 50);
	return data;
}

void get_offset(bmi088_struct_t* BMI)
{
 800c418:	b580      	push	{r7, lr}
 800c41a:	b084      	sub	sp, #16
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
	int offsetCounter = 0;
 800c420:	2300      	movs	r3, #0
 800c422:	60fb      	str	r3, [r7, #12]

	while(1)
	{
		bmi088_update(BMI);
 800c424:	6878      	ldr	r0, [r7, #4]
 800c426:	f7ff fcab 	bl	800bd80 <bmi088_update>
		if(is_gyro_renewed == 1)
 800c42a:	4b2f      	ldr	r3, [pc, #188]	@ (800c4e8 <get_offset+0xd0>)
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	2b01      	cmp	r3, #1
 800c430:	d1f8      	bne.n	800c424 <get_offset+0xc>
		{
			if(offsetCounter < 1000)
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c438:	da2d      	bge.n	800c496 <get_offset+0x7e>
			{
				BMI->device_config.offsets->gyro_offset[0] += BMI->datas.gyro_x;
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	695b      	ldr	r3, [r3, #20]
 800c43e:	ed93 7a00 	vldr	s14, [r3]
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	edd3 7a06 	vldr	s15, [r3, #24]
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	695b      	ldr	r3, [r3, #20]
 800c44c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c450:	edc3 7a00 	vstr	s15, [r3]
				BMI->device_config.offsets->gyro_offset[1] += BMI->datas.gyro_y;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	695b      	ldr	r3, [r3, #20]
 800c458:	ed93 7a01 	vldr	s14, [r3, #4]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	edd3 7a07 	vldr	s15, [r3, #28]
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	695b      	ldr	r3, [r3, #20]
 800c466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c46a:	edc3 7a01 	vstr	s15, [r3, #4]
				BMI->device_config.offsets->gyro_offset[2] += BMI->datas.gyro_z;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	695b      	ldr	r3, [r3, #20]
 800c472:	ed93 7a02 	vldr	s14, [r3, #8]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	edd3 7a08 	vldr	s15, [r3, #32]
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	695b      	ldr	r3, [r3, #20]
 800c480:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c484:	edc3 7a02 	vstr	s15, [r3, #8]
				offsetCounter++;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	3301      	adds	r3, #1
 800c48c:	60fb      	str	r3, [r7, #12]
				BMI->device_config.offsets->gyro_offset[2] /= 1000.0;
				//quaternionSet_zero();
				break;
				//Error_Handler();
			}
			is_gyro_renewed = 0;
 800c48e:	4b16      	ldr	r3, [pc, #88]	@ (800c4e8 <get_offset+0xd0>)
 800c490:	2200      	movs	r2, #0
 800c492:	701a      	strb	r2, [r3, #0]
 800c494:	e7c6      	b.n	800c424 <get_offset+0xc>
				BMI->device_config.offsets->gyro_offset[0] /= 1000.0;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	695b      	ldr	r3, [r3, #20]
 800c49a:	ed93 7a00 	vldr	s14, [r3]
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	695b      	ldr	r3, [r3, #20]
 800c4a2:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800c4ec <get_offset+0xd4>
 800c4a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c4aa:	edc3 7a00 	vstr	s15, [r3]
				BMI->device_config.offsets->gyro_offset[1] /= 1000.0;
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	695b      	ldr	r3, [r3, #20]
 800c4b2:	ed93 7a01 	vldr	s14, [r3, #4]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	695b      	ldr	r3, [r3, #20]
 800c4ba:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800c4ec <get_offset+0xd4>
 800c4be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c4c2:	edc3 7a01 	vstr	s15, [r3, #4]
				BMI->device_config.offsets->gyro_offset[2] /= 1000.0;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	695b      	ldr	r3, [r3, #20]
 800c4ca:	ed93 7a02 	vldr	s14, [r3, #8]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	695b      	ldr	r3, [r3, #20]
 800c4d2:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800c4ec <get_offset+0xd4>
 800c4d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c4da:	edc3 7a02 	vstr	s15, [r3, #8]
				break;
 800c4de:	bf00      	nop
		}

	}
}
 800c4e0:	bf00      	nop
 800c4e2:	3710      	adds	r7, #16
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}
 800c4e8:	20001adf 	.word	0x20001adf
 800c4ec:	447a0000 	.word	0x447a0000

0800c4f0 <calloc>:
 800c4f0:	4b02      	ldr	r3, [pc, #8]	@ (800c4fc <calloc+0xc>)
 800c4f2:	460a      	mov	r2, r1
 800c4f4:	4601      	mov	r1, r0
 800c4f6:	6818      	ldr	r0, [r3, #0]
 800c4f8:	f000 b802 	b.w	800c500 <_calloc_r>
 800c4fc:	20000034 	.word	0x20000034

0800c500 <_calloc_r>:
 800c500:	b570      	push	{r4, r5, r6, lr}
 800c502:	fba1 5402 	umull	r5, r4, r1, r2
 800c506:	b934      	cbnz	r4, 800c516 <_calloc_r+0x16>
 800c508:	4629      	mov	r1, r5
 800c50a:	f000 f837 	bl	800c57c <_malloc_r>
 800c50e:	4606      	mov	r6, r0
 800c510:	b928      	cbnz	r0, 800c51e <_calloc_r+0x1e>
 800c512:	4630      	mov	r0, r6
 800c514:	bd70      	pop	{r4, r5, r6, pc}
 800c516:	220c      	movs	r2, #12
 800c518:	6002      	str	r2, [r0, #0]
 800c51a:	2600      	movs	r6, #0
 800c51c:	e7f9      	b.n	800c512 <_calloc_r+0x12>
 800c51e:	462a      	mov	r2, r5
 800c520:	4621      	mov	r1, r4
 800c522:	f001 f880 	bl	800d626 <memset>
 800c526:	e7f4      	b.n	800c512 <_calloc_r+0x12>

0800c528 <malloc>:
 800c528:	4b02      	ldr	r3, [pc, #8]	@ (800c534 <malloc+0xc>)
 800c52a:	4601      	mov	r1, r0
 800c52c:	6818      	ldr	r0, [r3, #0]
 800c52e:	f000 b825 	b.w	800c57c <_malloc_r>
 800c532:	bf00      	nop
 800c534:	20000034 	.word	0x20000034

0800c538 <sbrk_aligned>:
 800c538:	b570      	push	{r4, r5, r6, lr}
 800c53a:	4e0f      	ldr	r6, [pc, #60]	@ (800c578 <sbrk_aligned+0x40>)
 800c53c:	460c      	mov	r4, r1
 800c53e:	6831      	ldr	r1, [r6, #0]
 800c540:	4605      	mov	r5, r0
 800c542:	b911      	cbnz	r1, 800c54a <sbrk_aligned+0x12>
 800c544:	f001 f8c6 	bl	800d6d4 <_sbrk_r>
 800c548:	6030      	str	r0, [r6, #0]
 800c54a:	4621      	mov	r1, r4
 800c54c:	4628      	mov	r0, r5
 800c54e:	f001 f8c1 	bl	800d6d4 <_sbrk_r>
 800c552:	1c43      	adds	r3, r0, #1
 800c554:	d103      	bne.n	800c55e <sbrk_aligned+0x26>
 800c556:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c55a:	4620      	mov	r0, r4
 800c55c:	bd70      	pop	{r4, r5, r6, pc}
 800c55e:	1cc4      	adds	r4, r0, #3
 800c560:	f024 0403 	bic.w	r4, r4, #3
 800c564:	42a0      	cmp	r0, r4
 800c566:	d0f8      	beq.n	800c55a <sbrk_aligned+0x22>
 800c568:	1a21      	subs	r1, r4, r0
 800c56a:	4628      	mov	r0, r5
 800c56c:	f001 f8b2 	bl	800d6d4 <_sbrk_r>
 800c570:	3001      	adds	r0, #1
 800c572:	d1f2      	bne.n	800c55a <sbrk_aligned+0x22>
 800c574:	e7ef      	b.n	800c556 <sbrk_aligned+0x1e>
 800c576:	bf00      	nop
 800c578:	20001ae4 	.word	0x20001ae4

0800c57c <_malloc_r>:
 800c57c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c580:	1ccd      	adds	r5, r1, #3
 800c582:	f025 0503 	bic.w	r5, r5, #3
 800c586:	3508      	adds	r5, #8
 800c588:	2d0c      	cmp	r5, #12
 800c58a:	bf38      	it	cc
 800c58c:	250c      	movcc	r5, #12
 800c58e:	2d00      	cmp	r5, #0
 800c590:	4606      	mov	r6, r0
 800c592:	db01      	blt.n	800c598 <_malloc_r+0x1c>
 800c594:	42a9      	cmp	r1, r5
 800c596:	d904      	bls.n	800c5a2 <_malloc_r+0x26>
 800c598:	230c      	movs	r3, #12
 800c59a:	6033      	str	r3, [r6, #0]
 800c59c:	2000      	movs	r0, #0
 800c59e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c678 <_malloc_r+0xfc>
 800c5a6:	f000 f869 	bl	800c67c <__malloc_lock>
 800c5aa:	f8d8 3000 	ldr.w	r3, [r8]
 800c5ae:	461c      	mov	r4, r3
 800c5b0:	bb44      	cbnz	r4, 800c604 <_malloc_r+0x88>
 800c5b2:	4629      	mov	r1, r5
 800c5b4:	4630      	mov	r0, r6
 800c5b6:	f7ff ffbf 	bl	800c538 <sbrk_aligned>
 800c5ba:	1c43      	adds	r3, r0, #1
 800c5bc:	4604      	mov	r4, r0
 800c5be:	d158      	bne.n	800c672 <_malloc_r+0xf6>
 800c5c0:	f8d8 4000 	ldr.w	r4, [r8]
 800c5c4:	4627      	mov	r7, r4
 800c5c6:	2f00      	cmp	r7, #0
 800c5c8:	d143      	bne.n	800c652 <_malloc_r+0xd6>
 800c5ca:	2c00      	cmp	r4, #0
 800c5cc:	d04b      	beq.n	800c666 <_malloc_r+0xea>
 800c5ce:	6823      	ldr	r3, [r4, #0]
 800c5d0:	4639      	mov	r1, r7
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	eb04 0903 	add.w	r9, r4, r3
 800c5d8:	f001 f87c 	bl	800d6d4 <_sbrk_r>
 800c5dc:	4581      	cmp	r9, r0
 800c5de:	d142      	bne.n	800c666 <_malloc_r+0xea>
 800c5e0:	6821      	ldr	r1, [r4, #0]
 800c5e2:	1a6d      	subs	r5, r5, r1
 800c5e4:	4629      	mov	r1, r5
 800c5e6:	4630      	mov	r0, r6
 800c5e8:	f7ff ffa6 	bl	800c538 <sbrk_aligned>
 800c5ec:	3001      	adds	r0, #1
 800c5ee:	d03a      	beq.n	800c666 <_malloc_r+0xea>
 800c5f0:	6823      	ldr	r3, [r4, #0]
 800c5f2:	442b      	add	r3, r5
 800c5f4:	6023      	str	r3, [r4, #0]
 800c5f6:	f8d8 3000 	ldr.w	r3, [r8]
 800c5fa:	685a      	ldr	r2, [r3, #4]
 800c5fc:	bb62      	cbnz	r2, 800c658 <_malloc_r+0xdc>
 800c5fe:	f8c8 7000 	str.w	r7, [r8]
 800c602:	e00f      	b.n	800c624 <_malloc_r+0xa8>
 800c604:	6822      	ldr	r2, [r4, #0]
 800c606:	1b52      	subs	r2, r2, r5
 800c608:	d420      	bmi.n	800c64c <_malloc_r+0xd0>
 800c60a:	2a0b      	cmp	r2, #11
 800c60c:	d917      	bls.n	800c63e <_malloc_r+0xc2>
 800c60e:	1961      	adds	r1, r4, r5
 800c610:	42a3      	cmp	r3, r4
 800c612:	6025      	str	r5, [r4, #0]
 800c614:	bf18      	it	ne
 800c616:	6059      	strne	r1, [r3, #4]
 800c618:	6863      	ldr	r3, [r4, #4]
 800c61a:	bf08      	it	eq
 800c61c:	f8c8 1000 	streq.w	r1, [r8]
 800c620:	5162      	str	r2, [r4, r5]
 800c622:	604b      	str	r3, [r1, #4]
 800c624:	4630      	mov	r0, r6
 800c626:	f000 f82f 	bl	800c688 <__malloc_unlock>
 800c62a:	f104 000b 	add.w	r0, r4, #11
 800c62e:	1d23      	adds	r3, r4, #4
 800c630:	f020 0007 	bic.w	r0, r0, #7
 800c634:	1ac2      	subs	r2, r0, r3
 800c636:	bf1c      	itt	ne
 800c638:	1a1b      	subne	r3, r3, r0
 800c63a:	50a3      	strne	r3, [r4, r2]
 800c63c:	e7af      	b.n	800c59e <_malloc_r+0x22>
 800c63e:	6862      	ldr	r2, [r4, #4]
 800c640:	42a3      	cmp	r3, r4
 800c642:	bf0c      	ite	eq
 800c644:	f8c8 2000 	streq.w	r2, [r8]
 800c648:	605a      	strne	r2, [r3, #4]
 800c64a:	e7eb      	b.n	800c624 <_malloc_r+0xa8>
 800c64c:	4623      	mov	r3, r4
 800c64e:	6864      	ldr	r4, [r4, #4]
 800c650:	e7ae      	b.n	800c5b0 <_malloc_r+0x34>
 800c652:	463c      	mov	r4, r7
 800c654:	687f      	ldr	r7, [r7, #4]
 800c656:	e7b6      	b.n	800c5c6 <_malloc_r+0x4a>
 800c658:	461a      	mov	r2, r3
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	42a3      	cmp	r3, r4
 800c65e:	d1fb      	bne.n	800c658 <_malloc_r+0xdc>
 800c660:	2300      	movs	r3, #0
 800c662:	6053      	str	r3, [r2, #4]
 800c664:	e7de      	b.n	800c624 <_malloc_r+0xa8>
 800c666:	230c      	movs	r3, #12
 800c668:	6033      	str	r3, [r6, #0]
 800c66a:	4630      	mov	r0, r6
 800c66c:	f000 f80c 	bl	800c688 <__malloc_unlock>
 800c670:	e794      	b.n	800c59c <_malloc_r+0x20>
 800c672:	6005      	str	r5, [r0, #0]
 800c674:	e7d6      	b.n	800c624 <_malloc_r+0xa8>
 800c676:	bf00      	nop
 800c678:	20001ae8 	.word	0x20001ae8

0800c67c <__malloc_lock>:
 800c67c:	4801      	ldr	r0, [pc, #4]	@ (800c684 <__malloc_lock+0x8>)
 800c67e:	f001 b876 	b.w	800d76e <__retarget_lock_acquire_recursive>
 800c682:	bf00      	nop
 800c684:	20001c2c 	.word	0x20001c2c

0800c688 <__malloc_unlock>:
 800c688:	4801      	ldr	r0, [pc, #4]	@ (800c690 <__malloc_unlock+0x8>)
 800c68a:	f001 b871 	b.w	800d770 <__retarget_lock_release_recursive>
 800c68e:	bf00      	nop
 800c690:	20001c2c 	.word	0x20001c2c

0800c694 <__cvt>:
 800c694:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c698:	ec57 6b10 	vmov	r6, r7, d0
 800c69c:	2f00      	cmp	r7, #0
 800c69e:	460c      	mov	r4, r1
 800c6a0:	4619      	mov	r1, r3
 800c6a2:	463b      	mov	r3, r7
 800c6a4:	bfbb      	ittet	lt
 800c6a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c6aa:	461f      	movlt	r7, r3
 800c6ac:	2300      	movge	r3, #0
 800c6ae:	232d      	movlt	r3, #45	@ 0x2d
 800c6b0:	700b      	strb	r3, [r1, #0]
 800c6b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c6b8:	4691      	mov	r9, r2
 800c6ba:	f023 0820 	bic.w	r8, r3, #32
 800c6be:	bfbc      	itt	lt
 800c6c0:	4632      	movlt	r2, r6
 800c6c2:	4616      	movlt	r6, r2
 800c6c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c6c8:	d005      	beq.n	800c6d6 <__cvt+0x42>
 800c6ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c6ce:	d100      	bne.n	800c6d2 <__cvt+0x3e>
 800c6d0:	3401      	adds	r4, #1
 800c6d2:	2102      	movs	r1, #2
 800c6d4:	e000      	b.n	800c6d8 <__cvt+0x44>
 800c6d6:	2103      	movs	r1, #3
 800c6d8:	ab03      	add	r3, sp, #12
 800c6da:	9301      	str	r3, [sp, #4]
 800c6dc:	ab02      	add	r3, sp, #8
 800c6de:	9300      	str	r3, [sp, #0]
 800c6e0:	ec47 6b10 	vmov	d0, r6, r7
 800c6e4:	4653      	mov	r3, sl
 800c6e6:	4622      	mov	r2, r4
 800c6e8:	f001 f8e2 	bl	800d8b0 <_dtoa_r>
 800c6ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c6f0:	4605      	mov	r5, r0
 800c6f2:	d119      	bne.n	800c728 <__cvt+0x94>
 800c6f4:	f019 0f01 	tst.w	r9, #1
 800c6f8:	d00e      	beq.n	800c718 <__cvt+0x84>
 800c6fa:	eb00 0904 	add.w	r9, r0, r4
 800c6fe:	2200      	movs	r2, #0
 800c700:	2300      	movs	r3, #0
 800c702:	4630      	mov	r0, r6
 800c704:	4639      	mov	r1, r7
 800c706:	f7f4 f9ff 	bl	8000b08 <__aeabi_dcmpeq>
 800c70a:	b108      	cbz	r0, 800c710 <__cvt+0x7c>
 800c70c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c710:	2230      	movs	r2, #48	@ 0x30
 800c712:	9b03      	ldr	r3, [sp, #12]
 800c714:	454b      	cmp	r3, r9
 800c716:	d31e      	bcc.n	800c756 <__cvt+0xc2>
 800c718:	9b03      	ldr	r3, [sp, #12]
 800c71a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c71c:	1b5b      	subs	r3, r3, r5
 800c71e:	4628      	mov	r0, r5
 800c720:	6013      	str	r3, [r2, #0]
 800c722:	b004      	add	sp, #16
 800c724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c728:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c72c:	eb00 0904 	add.w	r9, r0, r4
 800c730:	d1e5      	bne.n	800c6fe <__cvt+0x6a>
 800c732:	7803      	ldrb	r3, [r0, #0]
 800c734:	2b30      	cmp	r3, #48	@ 0x30
 800c736:	d10a      	bne.n	800c74e <__cvt+0xba>
 800c738:	2200      	movs	r2, #0
 800c73a:	2300      	movs	r3, #0
 800c73c:	4630      	mov	r0, r6
 800c73e:	4639      	mov	r1, r7
 800c740:	f7f4 f9e2 	bl	8000b08 <__aeabi_dcmpeq>
 800c744:	b918      	cbnz	r0, 800c74e <__cvt+0xba>
 800c746:	f1c4 0401 	rsb	r4, r4, #1
 800c74a:	f8ca 4000 	str.w	r4, [sl]
 800c74e:	f8da 3000 	ldr.w	r3, [sl]
 800c752:	4499      	add	r9, r3
 800c754:	e7d3      	b.n	800c6fe <__cvt+0x6a>
 800c756:	1c59      	adds	r1, r3, #1
 800c758:	9103      	str	r1, [sp, #12]
 800c75a:	701a      	strb	r2, [r3, #0]
 800c75c:	e7d9      	b.n	800c712 <__cvt+0x7e>

0800c75e <__exponent>:
 800c75e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c760:	2900      	cmp	r1, #0
 800c762:	bfba      	itte	lt
 800c764:	4249      	neglt	r1, r1
 800c766:	232d      	movlt	r3, #45	@ 0x2d
 800c768:	232b      	movge	r3, #43	@ 0x2b
 800c76a:	2909      	cmp	r1, #9
 800c76c:	7002      	strb	r2, [r0, #0]
 800c76e:	7043      	strb	r3, [r0, #1]
 800c770:	dd29      	ble.n	800c7c6 <__exponent+0x68>
 800c772:	f10d 0307 	add.w	r3, sp, #7
 800c776:	461d      	mov	r5, r3
 800c778:	270a      	movs	r7, #10
 800c77a:	461a      	mov	r2, r3
 800c77c:	fbb1 f6f7 	udiv	r6, r1, r7
 800c780:	fb07 1416 	mls	r4, r7, r6, r1
 800c784:	3430      	adds	r4, #48	@ 0x30
 800c786:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c78a:	460c      	mov	r4, r1
 800c78c:	2c63      	cmp	r4, #99	@ 0x63
 800c78e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c792:	4631      	mov	r1, r6
 800c794:	dcf1      	bgt.n	800c77a <__exponent+0x1c>
 800c796:	3130      	adds	r1, #48	@ 0x30
 800c798:	1e94      	subs	r4, r2, #2
 800c79a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c79e:	1c41      	adds	r1, r0, #1
 800c7a0:	4623      	mov	r3, r4
 800c7a2:	42ab      	cmp	r3, r5
 800c7a4:	d30a      	bcc.n	800c7bc <__exponent+0x5e>
 800c7a6:	f10d 0309 	add.w	r3, sp, #9
 800c7aa:	1a9b      	subs	r3, r3, r2
 800c7ac:	42ac      	cmp	r4, r5
 800c7ae:	bf88      	it	hi
 800c7b0:	2300      	movhi	r3, #0
 800c7b2:	3302      	adds	r3, #2
 800c7b4:	4403      	add	r3, r0
 800c7b6:	1a18      	subs	r0, r3, r0
 800c7b8:	b003      	add	sp, #12
 800c7ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c7c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c7c4:	e7ed      	b.n	800c7a2 <__exponent+0x44>
 800c7c6:	2330      	movs	r3, #48	@ 0x30
 800c7c8:	3130      	adds	r1, #48	@ 0x30
 800c7ca:	7083      	strb	r3, [r0, #2]
 800c7cc:	70c1      	strb	r1, [r0, #3]
 800c7ce:	1d03      	adds	r3, r0, #4
 800c7d0:	e7f1      	b.n	800c7b6 <__exponent+0x58>
	...

0800c7d4 <_printf_float>:
 800c7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7d8:	b08d      	sub	sp, #52	@ 0x34
 800c7da:	460c      	mov	r4, r1
 800c7dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c7e0:	4616      	mov	r6, r2
 800c7e2:	461f      	mov	r7, r3
 800c7e4:	4605      	mov	r5, r0
 800c7e6:	f000 ff3d 	bl	800d664 <_localeconv_r>
 800c7ea:	6803      	ldr	r3, [r0, #0]
 800c7ec:	9304      	str	r3, [sp, #16]
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	f7f3 fd5e 	bl	80002b0 <strlen>
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7f8:	f8d8 3000 	ldr.w	r3, [r8]
 800c7fc:	9005      	str	r0, [sp, #20]
 800c7fe:	3307      	adds	r3, #7
 800c800:	f023 0307 	bic.w	r3, r3, #7
 800c804:	f103 0208 	add.w	r2, r3, #8
 800c808:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c80c:	f8d4 b000 	ldr.w	fp, [r4]
 800c810:	f8c8 2000 	str.w	r2, [r8]
 800c814:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c818:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c81c:	9307      	str	r3, [sp, #28]
 800c81e:	f8cd 8018 	str.w	r8, [sp, #24]
 800c822:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c826:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c82a:	4b9c      	ldr	r3, [pc, #624]	@ (800ca9c <_printf_float+0x2c8>)
 800c82c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c830:	f7f4 f99c 	bl	8000b6c <__aeabi_dcmpun>
 800c834:	bb70      	cbnz	r0, 800c894 <_printf_float+0xc0>
 800c836:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c83a:	4b98      	ldr	r3, [pc, #608]	@ (800ca9c <_printf_float+0x2c8>)
 800c83c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c840:	f7f4 f976 	bl	8000b30 <__aeabi_dcmple>
 800c844:	bb30      	cbnz	r0, 800c894 <_printf_float+0xc0>
 800c846:	2200      	movs	r2, #0
 800c848:	2300      	movs	r3, #0
 800c84a:	4640      	mov	r0, r8
 800c84c:	4649      	mov	r1, r9
 800c84e:	f7f4 f965 	bl	8000b1c <__aeabi_dcmplt>
 800c852:	b110      	cbz	r0, 800c85a <_printf_float+0x86>
 800c854:	232d      	movs	r3, #45	@ 0x2d
 800c856:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c85a:	4a91      	ldr	r2, [pc, #580]	@ (800caa0 <_printf_float+0x2cc>)
 800c85c:	4b91      	ldr	r3, [pc, #580]	@ (800caa4 <_printf_float+0x2d0>)
 800c85e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c862:	bf8c      	ite	hi
 800c864:	4690      	movhi	r8, r2
 800c866:	4698      	movls	r8, r3
 800c868:	2303      	movs	r3, #3
 800c86a:	6123      	str	r3, [r4, #16]
 800c86c:	f02b 0304 	bic.w	r3, fp, #4
 800c870:	6023      	str	r3, [r4, #0]
 800c872:	f04f 0900 	mov.w	r9, #0
 800c876:	9700      	str	r7, [sp, #0]
 800c878:	4633      	mov	r3, r6
 800c87a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c87c:	4621      	mov	r1, r4
 800c87e:	4628      	mov	r0, r5
 800c880:	f000 f9d2 	bl	800cc28 <_printf_common>
 800c884:	3001      	adds	r0, #1
 800c886:	f040 808d 	bne.w	800c9a4 <_printf_float+0x1d0>
 800c88a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c88e:	b00d      	add	sp, #52	@ 0x34
 800c890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c894:	4642      	mov	r2, r8
 800c896:	464b      	mov	r3, r9
 800c898:	4640      	mov	r0, r8
 800c89a:	4649      	mov	r1, r9
 800c89c:	f7f4 f966 	bl	8000b6c <__aeabi_dcmpun>
 800c8a0:	b140      	cbz	r0, 800c8b4 <_printf_float+0xe0>
 800c8a2:	464b      	mov	r3, r9
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	bfbc      	itt	lt
 800c8a8:	232d      	movlt	r3, #45	@ 0x2d
 800c8aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c8ae:	4a7e      	ldr	r2, [pc, #504]	@ (800caa8 <_printf_float+0x2d4>)
 800c8b0:	4b7e      	ldr	r3, [pc, #504]	@ (800caac <_printf_float+0x2d8>)
 800c8b2:	e7d4      	b.n	800c85e <_printf_float+0x8a>
 800c8b4:	6863      	ldr	r3, [r4, #4]
 800c8b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c8ba:	9206      	str	r2, [sp, #24]
 800c8bc:	1c5a      	adds	r2, r3, #1
 800c8be:	d13b      	bne.n	800c938 <_printf_float+0x164>
 800c8c0:	2306      	movs	r3, #6
 800c8c2:	6063      	str	r3, [r4, #4]
 800c8c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	6022      	str	r2, [r4, #0]
 800c8cc:	9303      	str	r3, [sp, #12]
 800c8ce:	ab0a      	add	r3, sp, #40	@ 0x28
 800c8d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c8d4:	ab09      	add	r3, sp, #36	@ 0x24
 800c8d6:	9300      	str	r3, [sp, #0]
 800c8d8:	6861      	ldr	r1, [r4, #4]
 800c8da:	ec49 8b10 	vmov	d0, r8, r9
 800c8de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c8e2:	4628      	mov	r0, r5
 800c8e4:	f7ff fed6 	bl	800c694 <__cvt>
 800c8e8:	9b06      	ldr	r3, [sp, #24]
 800c8ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8ec:	2b47      	cmp	r3, #71	@ 0x47
 800c8ee:	4680      	mov	r8, r0
 800c8f0:	d129      	bne.n	800c946 <_printf_float+0x172>
 800c8f2:	1cc8      	adds	r0, r1, #3
 800c8f4:	db02      	blt.n	800c8fc <_printf_float+0x128>
 800c8f6:	6863      	ldr	r3, [r4, #4]
 800c8f8:	4299      	cmp	r1, r3
 800c8fa:	dd41      	ble.n	800c980 <_printf_float+0x1ac>
 800c8fc:	f1aa 0a02 	sub.w	sl, sl, #2
 800c900:	fa5f fa8a 	uxtb.w	sl, sl
 800c904:	3901      	subs	r1, #1
 800c906:	4652      	mov	r2, sl
 800c908:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c90c:	9109      	str	r1, [sp, #36]	@ 0x24
 800c90e:	f7ff ff26 	bl	800c75e <__exponent>
 800c912:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c914:	1813      	adds	r3, r2, r0
 800c916:	2a01      	cmp	r2, #1
 800c918:	4681      	mov	r9, r0
 800c91a:	6123      	str	r3, [r4, #16]
 800c91c:	dc02      	bgt.n	800c924 <_printf_float+0x150>
 800c91e:	6822      	ldr	r2, [r4, #0]
 800c920:	07d2      	lsls	r2, r2, #31
 800c922:	d501      	bpl.n	800c928 <_printf_float+0x154>
 800c924:	3301      	adds	r3, #1
 800c926:	6123      	str	r3, [r4, #16]
 800c928:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d0a2      	beq.n	800c876 <_printf_float+0xa2>
 800c930:	232d      	movs	r3, #45	@ 0x2d
 800c932:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c936:	e79e      	b.n	800c876 <_printf_float+0xa2>
 800c938:	9a06      	ldr	r2, [sp, #24]
 800c93a:	2a47      	cmp	r2, #71	@ 0x47
 800c93c:	d1c2      	bne.n	800c8c4 <_printf_float+0xf0>
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d1c0      	bne.n	800c8c4 <_printf_float+0xf0>
 800c942:	2301      	movs	r3, #1
 800c944:	e7bd      	b.n	800c8c2 <_printf_float+0xee>
 800c946:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c94a:	d9db      	bls.n	800c904 <_printf_float+0x130>
 800c94c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c950:	d118      	bne.n	800c984 <_printf_float+0x1b0>
 800c952:	2900      	cmp	r1, #0
 800c954:	6863      	ldr	r3, [r4, #4]
 800c956:	dd0b      	ble.n	800c970 <_printf_float+0x19c>
 800c958:	6121      	str	r1, [r4, #16]
 800c95a:	b913      	cbnz	r3, 800c962 <_printf_float+0x18e>
 800c95c:	6822      	ldr	r2, [r4, #0]
 800c95e:	07d0      	lsls	r0, r2, #31
 800c960:	d502      	bpl.n	800c968 <_printf_float+0x194>
 800c962:	3301      	adds	r3, #1
 800c964:	440b      	add	r3, r1
 800c966:	6123      	str	r3, [r4, #16]
 800c968:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c96a:	f04f 0900 	mov.w	r9, #0
 800c96e:	e7db      	b.n	800c928 <_printf_float+0x154>
 800c970:	b913      	cbnz	r3, 800c978 <_printf_float+0x1a4>
 800c972:	6822      	ldr	r2, [r4, #0]
 800c974:	07d2      	lsls	r2, r2, #31
 800c976:	d501      	bpl.n	800c97c <_printf_float+0x1a8>
 800c978:	3302      	adds	r3, #2
 800c97a:	e7f4      	b.n	800c966 <_printf_float+0x192>
 800c97c:	2301      	movs	r3, #1
 800c97e:	e7f2      	b.n	800c966 <_printf_float+0x192>
 800c980:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c984:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c986:	4299      	cmp	r1, r3
 800c988:	db05      	blt.n	800c996 <_printf_float+0x1c2>
 800c98a:	6823      	ldr	r3, [r4, #0]
 800c98c:	6121      	str	r1, [r4, #16]
 800c98e:	07d8      	lsls	r0, r3, #31
 800c990:	d5ea      	bpl.n	800c968 <_printf_float+0x194>
 800c992:	1c4b      	adds	r3, r1, #1
 800c994:	e7e7      	b.n	800c966 <_printf_float+0x192>
 800c996:	2900      	cmp	r1, #0
 800c998:	bfd4      	ite	le
 800c99a:	f1c1 0202 	rsble	r2, r1, #2
 800c99e:	2201      	movgt	r2, #1
 800c9a0:	4413      	add	r3, r2
 800c9a2:	e7e0      	b.n	800c966 <_printf_float+0x192>
 800c9a4:	6823      	ldr	r3, [r4, #0]
 800c9a6:	055a      	lsls	r2, r3, #21
 800c9a8:	d407      	bmi.n	800c9ba <_printf_float+0x1e6>
 800c9aa:	6923      	ldr	r3, [r4, #16]
 800c9ac:	4642      	mov	r2, r8
 800c9ae:	4631      	mov	r1, r6
 800c9b0:	4628      	mov	r0, r5
 800c9b2:	47b8      	blx	r7
 800c9b4:	3001      	adds	r0, #1
 800c9b6:	d12b      	bne.n	800ca10 <_printf_float+0x23c>
 800c9b8:	e767      	b.n	800c88a <_printf_float+0xb6>
 800c9ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c9be:	f240 80dd 	bls.w	800cb7c <_printf_float+0x3a8>
 800c9c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	2300      	movs	r3, #0
 800c9ca:	f7f4 f89d 	bl	8000b08 <__aeabi_dcmpeq>
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	d033      	beq.n	800ca3a <_printf_float+0x266>
 800c9d2:	4a37      	ldr	r2, [pc, #220]	@ (800cab0 <_printf_float+0x2dc>)
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	4631      	mov	r1, r6
 800c9d8:	4628      	mov	r0, r5
 800c9da:	47b8      	blx	r7
 800c9dc:	3001      	adds	r0, #1
 800c9de:	f43f af54 	beq.w	800c88a <_printf_float+0xb6>
 800c9e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c9e6:	4543      	cmp	r3, r8
 800c9e8:	db02      	blt.n	800c9f0 <_printf_float+0x21c>
 800c9ea:	6823      	ldr	r3, [r4, #0]
 800c9ec:	07d8      	lsls	r0, r3, #31
 800c9ee:	d50f      	bpl.n	800ca10 <_printf_float+0x23c>
 800c9f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9f4:	4631      	mov	r1, r6
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	47b8      	blx	r7
 800c9fa:	3001      	adds	r0, #1
 800c9fc:	f43f af45 	beq.w	800c88a <_printf_float+0xb6>
 800ca00:	f04f 0900 	mov.w	r9, #0
 800ca04:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ca08:	f104 0a1a 	add.w	sl, r4, #26
 800ca0c:	45c8      	cmp	r8, r9
 800ca0e:	dc09      	bgt.n	800ca24 <_printf_float+0x250>
 800ca10:	6823      	ldr	r3, [r4, #0]
 800ca12:	079b      	lsls	r3, r3, #30
 800ca14:	f100 8103 	bmi.w	800cc1e <_printf_float+0x44a>
 800ca18:	68e0      	ldr	r0, [r4, #12]
 800ca1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca1c:	4298      	cmp	r0, r3
 800ca1e:	bfb8      	it	lt
 800ca20:	4618      	movlt	r0, r3
 800ca22:	e734      	b.n	800c88e <_printf_float+0xba>
 800ca24:	2301      	movs	r3, #1
 800ca26:	4652      	mov	r2, sl
 800ca28:	4631      	mov	r1, r6
 800ca2a:	4628      	mov	r0, r5
 800ca2c:	47b8      	blx	r7
 800ca2e:	3001      	adds	r0, #1
 800ca30:	f43f af2b 	beq.w	800c88a <_printf_float+0xb6>
 800ca34:	f109 0901 	add.w	r9, r9, #1
 800ca38:	e7e8      	b.n	800ca0c <_printf_float+0x238>
 800ca3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	dc39      	bgt.n	800cab4 <_printf_float+0x2e0>
 800ca40:	4a1b      	ldr	r2, [pc, #108]	@ (800cab0 <_printf_float+0x2dc>)
 800ca42:	2301      	movs	r3, #1
 800ca44:	4631      	mov	r1, r6
 800ca46:	4628      	mov	r0, r5
 800ca48:	47b8      	blx	r7
 800ca4a:	3001      	adds	r0, #1
 800ca4c:	f43f af1d 	beq.w	800c88a <_printf_float+0xb6>
 800ca50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ca54:	ea59 0303 	orrs.w	r3, r9, r3
 800ca58:	d102      	bne.n	800ca60 <_printf_float+0x28c>
 800ca5a:	6823      	ldr	r3, [r4, #0]
 800ca5c:	07d9      	lsls	r1, r3, #31
 800ca5e:	d5d7      	bpl.n	800ca10 <_printf_float+0x23c>
 800ca60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca64:	4631      	mov	r1, r6
 800ca66:	4628      	mov	r0, r5
 800ca68:	47b8      	blx	r7
 800ca6a:	3001      	adds	r0, #1
 800ca6c:	f43f af0d 	beq.w	800c88a <_printf_float+0xb6>
 800ca70:	f04f 0a00 	mov.w	sl, #0
 800ca74:	f104 0b1a 	add.w	fp, r4, #26
 800ca78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca7a:	425b      	negs	r3, r3
 800ca7c:	4553      	cmp	r3, sl
 800ca7e:	dc01      	bgt.n	800ca84 <_printf_float+0x2b0>
 800ca80:	464b      	mov	r3, r9
 800ca82:	e793      	b.n	800c9ac <_printf_float+0x1d8>
 800ca84:	2301      	movs	r3, #1
 800ca86:	465a      	mov	r2, fp
 800ca88:	4631      	mov	r1, r6
 800ca8a:	4628      	mov	r0, r5
 800ca8c:	47b8      	blx	r7
 800ca8e:	3001      	adds	r0, #1
 800ca90:	f43f aefb 	beq.w	800c88a <_printf_float+0xb6>
 800ca94:	f10a 0a01 	add.w	sl, sl, #1
 800ca98:	e7ee      	b.n	800ca78 <_printf_float+0x2a4>
 800ca9a:	bf00      	nop
 800ca9c:	7fefffff 	.word	0x7fefffff
 800caa0:	080132fc 	.word	0x080132fc
 800caa4:	080132f8 	.word	0x080132f8
 800caa8:	08013304 	.word	0x08013304
 800caac:	08013300 	.word	0x08013300
 800cab0:	0801343e 	.word	0x0801343e
 800cab4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cab6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800caba:	4553      	cmp	r3, sl
 800cabc:	bfa8      	it	ge
 800cabe:	4653      	movge	r3, sl
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	4699      	mov	r9, r3
 800cac4:	dc36      	bgt.n	800cb34 <_printf_float+0x360>
 800cac6:	f04f 0b00 	mov.w	fp, #0
 800caca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cace:	f104 021a 	add.w	r2, r4, #26
 800cad2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cad4:	9306      	str	r3, [sp, #24]
 800cad6:	eba3 0309 	sub.w	r3, r3, r9
 800cada:	455b      	cmp	r3, fp
 800cadc:	dc31      	bgt.n	800cb42 <_printf_float+0x36e>
 800cade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cae0:	459a      	cmp	sl, r3
 800cae2:	dc3a      	bgt.n	800cb5a <_printf_float+0x386>
 800cae4:	6823      	ldr	r3, [r4, #0]
 800cae6:	07da      	lsls	r2, r3, #31
 800cae8:	d437      	bmi.n	800cb5a <_printf_float+0x386>
 800caea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caec:	ebaa 0903 	sub.w	r9, sl, r3
 800caf0:	9b06      	ldr	r3, [sp, #24]
 800caf2:	ebaa 0303 	sub.w	r3, sl, r3
 800caf6:	4599      	cmp	r9, r3
 800caf8:	bfa8      	it	ge
 800cafa:	4699      	movge	r9, r3
 800cafc:	f1b9 0f00 	cmp.w	r9, #0
 800cb00:	dc33      	bgt.n	800cb6a <_printf_float+0x396>
 800cb02:	f04f 0800 	mov.w	r8, #0
 800cb06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cb0a:	f104 0b1a 	add.w	fp, r4, #26
 800cb0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb10:	ebaa 0303 	sub.w	r3, sl, r3
 800cb14:	eba3 0309 	sub.w	r3, r3, r9
 800cb18:	4543      	cmp	r3, r8
 800cb1a:	f77f af79 	ble.w	800ca10 <_printf_float+0x23c>
 800cb1e:	2301      	movs	r3, #1
 800cb20:	465a      	mov	r2, fp
 800cb22:	4631      	mov	r1, r6
 800cb24:	4628      	mov	r0, r5
 800cb26:	47b8      	blx	r7
 800cb28:	3001      	adds	r0, #1
 800cb2a:	f43f aeae 	beq.w	800c88a <_printf_float+0xb6>
 800cb2e:	f108 0801 	add.w	r8, r8, #1
 800cb32:	e7ec      	b.n	800cb0e <_printf_float+0x33a>
 800cb34:	4642      	mov	r2, r8
 800cb36:	4631      	mov	r1, r6
 800cb38:	4628      	mov	r0, r5
 800cb3a:	47b8      	blx	r7
 800cb3c:	3001      	adds	r0, #1
 800cb3e:	d1c2      	bne.n	800cac6 <_printf_float+0x2f2>
 800cb40:	e6a3      	b.n	800c88a <_printf_float+0xb6>
 800cb42:	2301      	movs	r3, #1
 800cb44:	4631      	mov	r1, r6
 800cb46:	4628      	mov	r0, r5
 800cb48:	9206      	str	r2, [sp, #24]
 800cb4a:	47b8      	blx	r7
 800cb4c:	3001      	adds	r0, #1
 800cb4e:	f43f ae9c 	beq.w	800c88a <_printf_float+0xb6>
 800cb52:	9a06      	ldr	r2, [sp, #24]
 800cb54:	f10b 0b01 	add.w	fp, fp, #1
 800cb58:	e7bb      	b.n	800cad2 <_printf_float+0x2fe>
 800cb5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb5e:	4631      	mov	r1, r6
 800cb60:	4628      	mov	r0, r5
 800cb62:	47b8      	blx	r7
 800cb64:	3001      	adds	r0, #1
 800cb66:	d1c0      	bne.n	800caea <_printf_float+0x316>
 800cb68:	e68f      	b.n	800c88a <_printf_float+0xb6>
 800cb6a:	9a06      	ldr	r2, [sp, #24]
 800cb6c:	464b      	mov	r3, r9
 800cb6e:	4442      	add	r2, r8
 800cb70:	4631      	mov	r1, r6
 800cb72:	4628      	mov	r0, r5
 800cb74:	47b8      	blx	r7
 800cb76:	3001      	adds	r0, #1
 800cb78:	d1c3      	bne.n	800cb02 <_printf_float+0x32e>
 800cb7a:	e686      	b.n	800c88a <_printf_float+0xb6>
 800cb7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cb80:	f1ba 0f01 	cmp.w	sl, #1
 800cb84:	dc01      	bgt.n	800cb8a <_printf_float+0x3b6>
 800cb86:	07db      	lsls	r3, r3, #31
 800cb88:	d536      	bpl.n	800cbf8 <_printf_float+0x424>
 800cb8a:	2301      	movs	r3, #1
 800cb8c:	4642      	mov	r2, r8
 800cb8e:	4631      	mov	r1, r6
 800cb90:	4628      	mov	r0, r5
 800cb92:	47b8      	blx	r7
 800cb94:	3001      	adds	r0, #1
 800cb96:	f43f ae78 	beq.w	800c88a <_printf_float+0xb6>
 800cb9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb9e:	4631      	mov	r1, r6
 800cba0:	4628      	mov	r0, r5
 800cba2:	47b8      	blx	r7
 800cba4:	3001      	adds	r0, #1
 800cba6:	f43f ae70 	beq.w	800c88a <_printf_float+0xb6>
 800cbaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cbae:	2200      	movs	r2, #0
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800cbb6:	f7f3 ffa7 	bl	8000b08 <__aeabi_dcmpeq>
 800cbba:	b9c0      	cbnz	r0, 800cbee <_printf_float+0x41a>
 800cbbc:	4653      	mov	r3, sl
 800cbbe:	f108 0201 	add.w	r2, r8, #1
 800cbc2:	4631      	mov	r1, r6
 800cbc4:	4628      	mov	r0, r5
 800cbc6:	47b8      	blx	r7
 800cbc8:	3001      	adds	r0, #1
 800cbca:	d10c      	bne.n	800cbe6 <_printf_float+0x412>
 800cbcc:	e65d      	b.n	800c88a <_printf_float+0xb6>
 800cbce:	2301      	movs	r3, #1
 800cbd0:	465a      	mov	r2, fp
 800cbd2:	4631      	mov	r1, r6
 800cbd4:	4628      	mov	r0, r5
 800cbd6:	47b8      	blx	r7
 800cbd8:	3001      	adds	r0, #1
 800cbda:	f43f ae56 	beq.w	800c88a <_printf_float+0xb6>
 800cbde:	f108 0801 	add.w	r8, r8, #1
 800cbe2:	45d0      	cmp	r8, sl
 800cbe4:	dbf3      	blt.n	800cbce <_printf_float+0x3fa>
 800cbe6:	464b      	mov	r3, r9
 800cbe8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cbec:	e6df      	b.n	800c9ae <_printf_float+0x1da>
 800cbee:	f04f 0800 	mov.w	r8, #0
 800cbf2:	f104 0b1a 	add.w	fp, r4, #26
 800cbf6:	e7f4      	b.n	800cbe2 <_printf_float+0x40e>
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	4642      	mov	r2, r8
 800cbfc:	e7e1      	b.n	800cbc2 <_printf_float+0x3ee>
 800cbfe:	2301      	movs	r3, #1
 800cc00:	464a      	mov	r2, r9
 800cc02:	4631      	mov	r1, r6
 800cc04:	4628      	mov	r0, r5
 800cc06:	47b8      	blx	r7
 800cc08:	3001      	adds	r0, #1
 800cc0a:	f43f ae3e 	beq.w	800c88a <_printf_float+0xb6>
 800cc0e:	f108 0801 	add.w	r8, r8, #1
 800cc12:	68e3      	ldr	r3, [r4, #12]
 800cc14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cc16:	1a5b      	subs	r3, r3, r1
 800cc18:	4543      	cmp	r3, r8
 800cc1a:	dcf0      	bgt.n	800cbfe <_printf_float+0x42a>
 800cc1c:	e6fc      	b.n	800ca18 <_printf_float+0x244>
 800cc1e:	f04f 0800 	mov.w	r8, #0
 800cc22:	f104 0919 	add.w	r9, r4, #25
 800cc26:	e7f4      	b.n	800cc12 <_printf_float+0x43e>

0800cc28 <_printf_common>:
 800cc28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc2c:	4616      	mov	r6, r2
 800cc2e:	4698      	mov	r8, r3
 800cc30:	688a      	ldr	r2, [r1, #8]
 800cc32:	690b      	ldr	r3, [r1, #16]
 800cc34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cc38:	4293      	cmp	r3, r2
 800cc3a:	bfb8      	it	lt
 800cc3c:	4613      	movlt	r3, r2
 800cc3e:	6033      	str	r3, [r6, #0]
 800cc40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cc44:	4607      	mov	r7, r0
 800cc46:	460c      	mov	r4, r1
 800cc48:	b10a      	cbz	r2, 800cc4e <_printf_common+0x26>
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	6033      	str	r3, [r6, #0]
 800cc4e:	6823      	ldr	r3, [r4, #0]
 800cc50:	0699      	lsls	r1, r3, #26
 800cc52:	bf42      	ittt	mi
 800cc54:	6833      	ldrmi	r3, [r6, #0]
 800cc56:	3302      	addmi	r3, #2
 800cc58:	6033      	strmi	r3, [r6, #0]
 800cc5a:	6825      	ldr	r5, [r4, #0]
 800cc5c:	f015 0506 	ands.w	r5, r5, #6
 800cc60:	d106      	bne.n	800cc70 <_printf_common+0x48>
 800cc62:	f104 0a19 	add.w	sl, r4, #25
 800cc66:	68e3      	ldr	r3, [r4, #12]
 800cc68:	6832      	ldr	r2, [r6, #0]
 800cc6a:	1a9b      	subs	r3, r3, r2
 800cc6c:	42ab      	cmp	r3, r5
 800cc6e:	dc26      	bgt.n	800ccbe <_printf_common+0x96>
 800cc70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cc74:	6822      	ldr	r2, [r4, #0]
 800cc76:	3b00      	subs	r3, #0
 800cc78:	bf18      	it	ne
 800cc7a:	2301      	movne	r3, #1
 800cc7c:	0692      	lsls	r2, r2, #26
 800cc7e:	d42b      	bmi.n	800ccd8 <_printf_common+0xb0>
 800cc80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cc84:	4641      	mov	r1, r8
 800cc86:	4638      	mov	r0, r7
 800cc88:	47c8      	blx	r9
 800cc8a:	3001      	adds	r0, #1
 800cc8c:	d01e      	beq.n	800cccc <_printf_common+0xa4>
 800cc8e:	6823      	ldr	r3, [r4, #0]
 800cc90:	6922      	ldr	r2, [r4, #16]
 800cc92:	f003 0306 	and.w	r3, r3, #6
 800cc96:	2b04      	cmp	r3, #4
 800cc98:	bf02      	ittt	eq
 800cc9a:	68e5      	ldreq	r5, [r4, #12]
 800cc9c:	6833      	ldreq	r3, [r6, #0]
 800cc9e:	1aed      	subeq	r5, r5, r3
 800cca0:	68a3      	ldr	r3, [r4, #8]
 800cca2:	bf0c      	ite	eq
 800cca4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cca8:	2500      	movne	r5, #0
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	bfc4      	itt	gt
 800ccae:	1a9b      	subgt	r3, r3, r2
 800ccb0:	18ed      	addgt	r5, r5, r3
 800ccb2:	2600      	movs	r6, #0
 800ccb4:	341a      	adds	r4, #26
 800ccb6:	42b5      	cmp	r5, r6
 800ccb8:	d11a      	bne.n	800ccf0 <_printf_common+0xc8>
 800ccba:	2000      	movs	r0, #0
 800ccbc:	e008      	b.n	800ccd0 <_printf_common+0xa8>
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	4652      	mov	r2, sl
 800ccc2:	4641      	mov	r1, r8
 800ccc4:	4638      	mov	r0, r7
 800ccc6:	47c8      	blx	r9
 800ccc8:	3001      	adds	r0, #1
 800ccca:	d103      	bne.n	800ccd4 <_printf_common+0xac>
 800cccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ccd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccd4:	3501      	adds	r5, #1
 800ccd6:	e7c6      	b.n	800cc66 <_printf_common+0x3e>
 800ccd8:	18e1      	adds	r1, r4, r3
 800ccda:	1c5a      	adds	r2, r3, #1
 800ccdc:	2030      	movs	r0, #48	@ 0x30
 800ccde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cce2:	4422      	add	r2, r4
 800cce4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cce8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ccec:	3302      	adds	r3, #2
 800ccee:	e7c7      	b.n	800cc80 <_printf_common+0x58>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	4622      	mov	r2, r4
 800ccf4:	4641      	mov	r1, r8
 800ccf6:	4638      	mov	r0, r7
 800ccf8:	47c8      	blx	r9
 800ccfa:	3001      	adds	r0, #1
 800ccfc:	d0e6      	beq.n	800cccc <_printf_common+0xa4>
 800ccfe:	3601      	adds	r6, #1
 800cd00:	e7d9      	b.n	800ccb6 <_printf_common+0x8e>
	...

0800cd04 <_printf_i>:
 800cd04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cd08:	7e0f      	ldrb	r7, [r1, #24]
 800cd0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cd0c:	2f78      	cmp	r7, #120	@ 0x78
 800cd0e:	4691      	mov	r9, r2
 800cd10:	4680      	mov	r8, r0
 800cd12:	460c      	mov	r4, r1
 800cd14:	469a      	mov	sl, r3
 800cd16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cd1a:	d807      	bhi.n	800cd2c <_printf_i+0x28>
 800cd1c:	2f62      	cmp	r7, #98	@ 0x62
 800cd1e:	d80a      	bhi.n	800cd36 <_printf_i+0x32>
 800cd20:	2f00      	cmp	r7, #0
 800cd22:	f000 80d1 	beq.w	800cec8 <_printf_i+0x1c4>
 800cd26:	2f58      	cmp	r7, #88	@ 0x58
 800cd28:	f000 80b8 	beq.w	800ce9c <_printf_i+0x198>
 800cd2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cd30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cd34:	e03a      	b.n	800cdac <_printf_i+0xa8>
 800cd36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cd3a:	2b15      	cmp	r3, #21
 800cd3c:	d8f6      	bhi.n	800cd2c <_printf_i+0x28>
 800cd3e:	a101      	add	r1, pc, #4	@ (adr r1, 800cd44 <_printf_i+0x40>)
 800cd40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cd44:	0800cd9d 	.word	0x0800cd9d
 800cd48:	0800cdb1 	.word	0x0800cdb1
 800cd4c:	0800cd2d 	.word	0x0800cd2d
 800cd50:	0800cd2d 	.word	0x0800cd2d
 800cd54:	0800cd2d 	.word	0x0800cd2d
 800cd58:	0800cd2d 	.word	0x0800cd2d
 800cd5c:	0800cdb1 	.word	0x0800cdb1
 800cd60:	0800cd2d 	.word	0x0800cd2d
 800cd64:	0800cd2d 	.word	0x0800cd2d
 800cd68:	0800cd2d 	.word	0x0800cd2d
 800cd6c:	0800cd2d 	.word	0x0800cd2d
 800cd70:	0800ceaf 	.word	0x0800ceaf
 800cd74:	0800cddb 	.word	0x0800cddb
 800cd78:	0800ce69 	.word	0x0800ce69
 800cd7c:	0800cd2d 	.word	0x0800cd2d
 800cd80:	0800cd2d 	.word	0x0800cd2d
 800cd84:	0800ced1 	.word	0x0800ced1
 800cd88:	0800cd2d 	.word	0x0800cd2d
 800cd8c:	0800cddb 	.word	0x0800cddb
 800cd90:	0800cd2d 	.word	0x0800cd2d
 800cd94:	0800cd2d 	.word	0x0800cd2d
 800cd98:	0800ce71 	.word	0x0800ce71
 800cd9c:	6833      	ldr	r3, [r6, #0]
 800cd9e:	1d1a      	adds	r2, r3, #4
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	6032      	str	r2, [r6, #0]
 800cda4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cda8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cdac:	2301      	movs	r3, #1
 800cdae:	e09c      	b.n	800ceea <_printf_i+0x1e6>
 800cdb0:	6833      	ldr	r3, [r6, #0]
 800cdb2:	6820      	ldr	r0, [r4, #0]
 800cdb4:	1d19      	adds	r1, r3, #4
 800cdb6:	6031      	str	r1, [r6, #0]
 800cdb8:	0606      	lsls	r6, r0, #24
 800cdba:	d501      	bpl.n	800cdc0 <_printf_i+0xbc>
 800cdbc:	681d      	ldr	r5, [r3, #0]
 800cdbe:	e003      	b.n	800cdc8 <_printf_i+0xc4>
 800cdc0:	0645      	lsls	r5, r0, #25
 800cdc2:	d5fb      	bpl.n	800cdbc <_printf_i+0xb8>
 800cdc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cdc8:	2d00      	cmp	r5, #0
 800cdca:	da03      	bge.n	800cdd4 <_printf_i+0xd0>
 800cdcc:	232d      	movs	r3, #45	@ 0x2d
 800cdce:	426d      	negs	r5, r5
 800cdd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cdd4:	4858      	ldr	r0, [pc, #352]	@ (800cf38 <_printf_i+0x234>)
 800cdd6:	230a      	movs	r3, #10
 800cdd8:	e011      	b.n	800cdfe <_printf_i+0xfa>
 800cdda:	6821      	ldr	r1, [r4, #0]
 800cddc:	6833      	ldr	r3, [r6, #0]
 800cdde:	0608      	lsls	r0, r1, #24
 800cde0:	f853 5b04 	ldr.w	r5, [r3], #4
 800cde4:	d402      	bmi.n	800cdec <_printf_i+0xe8>
 800cde6:	0649      	lsls	r1, r1, #25
 800cde8:	bf48      	it	mi
 800cdea:	b2ad      	uxthmi	r5, r5
 800cdec:	2f6f      	cmp	r7, #111	@ 0x6f
 800cdee:	4852      	ldr	r0, [pc, #328]	@ (800cf38 <_printf_i+0x234>)
 800cdf0:	6033      	str	r3, [r6, #0]
 800cdf2:	bf14      	ite	ne
 800cdf4:	230a      	movne	r3, #10
 800cdf6:	2308      	moveq	r3, #8
 800cdf8:	2100      	movs	r1, #0
 800cdfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cdfe:	6866      	ldr	r6, [r4, #4]
 800ce00:	60a6      	str	r6, [r4, #8]
 800ce02:	2e00      	cmp	r6, #0
 800ce04:	db05      	blt.n	800ce12 <_printf_i+0x10e>
 800ce06:	6821      	ldr	r1, [r4, #0]
 800ce08:	432e      	orrs	r6, r5
 800ce0a:	f021 0104 	bic.w	r1, r1, #4
 800ce0e:	6021      	str	r1, [r4, #0]
 800ce10:	d04b      	beq.n	800ceaa <_printf_i+0x1a6>
 800ce12:	4616      	mov	r6, r2
 800ce14:	fbb5 f1f3 	udiv	r1, r5, r3
 800ce18:	fb03 5711 	mls	r7, r3, r1, r5
 800ce1c:	5dc7      	ldrb	r7, [r0, r7]
 800ce1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ce22:	462f      	mov	r7, r5
 800ce24:	42bb      	cmp	r3, r7
 800ce26:	460d      	mov	r5, r1
 800ce28:	d9f4      	bls.n	800ce14 <_printf_i+0x110>
 800ce2a:	2b08      	cmp	r3, #8
 800ce2c:	d10b      	bne.n	800ce46 <_printf_i+0x142>
 800ce2e:	6823      	ldr	r3, [r4, #0]
 800ce30:	07df      	lsls	r7, r3, #31
 800ce32:	d508      	bpl.n	800ce46 <_printf_i+0x142>
 800ce34:	6923      	ldr	r3, [r4, #16]
 800ce36:	6861      	ldr	r1, [r4, #4]
 800ce38:	4299      	cmp	r1, r3
 800ce3a:	bfde      	ittt	le
 800ce3c:	2330      	movle	r3, #48	@ 0x30
 800ce3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ce42:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ce46:	1b92      	subs	r2, r2, r6
 800ce48:	6122      	str	r2, [r4, #16]
 800ce4a:	f8cd a000 	str.w	sl, [sp]
 800ce4e:	464b      	mov	r3, r9
 800ce50:	aa03      	add	r2, sp, #12
 800ce52:	4621      	mov	r1, r4
 800ce54:	4640      	mov	r0, r8
 800ce56:	f7ff fee7 	bl	800cc28 <_printf_common>
 800ce5a:	3001      	adds	r0, #1
 800ce5c:	d14a      	bne.n	800cef4 <_printf_i+0x1f0>
 800ce5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce62:	b004      	add	sp, #16
 800ce64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce68:	6823      	ldr	r3, [r4, #0]
 800ce6a:	f043 0320 	orr.w	r3, r3, #32
 800ce6e:	6023      	str	r3, [r4, #0]
 800ce70:	4832      	ldr	r0, [pc, #200]	@ (800cf3c <_printf_i+0x238>)
 800ce72:	2778      	movs	r7, #120	@ 0x78
 800ce74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ce78:	6823      	ldr	r3, [r4, #0]
 800ce7a:	6831      	ldr	r1, [r6, #0]
 800ce7c:	061f      	lsls	r7, r3, #24
 800ce7e:	f851 5b04 	ldr.w	r5, [r1], #4
 800ce82:	d402      	bmi.n	800ce8a <_printf_i+0x186>
 800ce84:	065f      	lsls	r7, r3, #25
 800ce86:	bf48      	it	mi
 800ce88:	b2ad      	uxthmi	r5, r5
 800ce8a:	6031      	str	r1, [r6, #0]
 800ce8c:	07d9      	lsls	r1, r3, #31
 800ce8e:	bf44      	itt	mi
 800ce90:	f043 0320 	orrmi.w	r3, r3, #32
 800ce94:	6023      	strmi	r3, [r4, #0]
 800ce96:	b11d      	cbz	r5, 800cea0 <_printf_i+0x19c>
 800ce98:	2310      	movs	r3, #16
 800ce9a:	e7ad      	b.n	800cdf8 <_printf_i+0xf4>
 800ce9c:	4826      	ldr	r0, [pc, #152]	@ (800cf38 <_printf_i+0x234>)
 800ce9e:	e7e9      	b.n	800ce74 <_printf_i+0x170>
 800cea0:	6823      	ldr	r3, [r4, #0]
 800cea2:	f023 0320 	bic.w	r3, r3, #32
 800cea6:	6023      	str	r3, [r4, #0]
 800cea8:	e7f6      	b.n	800ce98 <_printf_i+0x194>
 800ceaa:	4616      	mov	r6, r2
 800ceac:	e7bd      	b.n	800ce2a <_printf_i+0x126>
 800ceae:	6833      	ldr	r3, [r6, #0]
 800ceb0:	6825      	ldr	r5, [r4, #0]
 800ceb2:	6961      	ldr	r1, [r4, #20]
 800ceb4:	1d18      	adds	r0, r3, #4
 800ceb6:	6030      	str	r0, [r6, #0]
 800ceb8:	062e      	lsls	r6, r5, #24
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	d501      	bpl.n	800cec2 <_printf_i+0x1be>
 800cebe:	6019      	str	r1, [r3, #0]
 800cec0:	e002      	b.n	800cec8 <_printf_i+0x1c4>
 800cec2:	0668      	lsls	r0, r5, #25
 800cec4:	d5fb      	bpl.n	800cebe <_printf_i+0x1ba>
 800cec6:	8019      	strh	r1, [r3, #0]
 800cec8:	2300      	movs	r3, #0
 800ceca:	6123      	str	r3, [r4, #16]
 800cecc:	4616      	mov	r6, r2
 800cece:	e7bc      	b.n	800ce4a <_printf_i+0x146>
 800ced0:	6833      	ldr	r3, [r6, #0]
 800ced2:	1d1a      	adds	r2, r3, #4
 800ced4:	6032      	str	r2, [r6, #0]
 800ced6:	681e      	ldr	r6, [r3, #0]
 800ced8:	6862      	ldr	r2, [r4, #4]
 800ceda:	2100      	movs	r1, #0
 800cedc:	4630      	mov	r0, r6
 800cede:	f7f3 f997 	bl	8000210 <memchr>
 800cee2:	b108      	cbz	r0, 800cee8 <_printf_i+0x1e4>
 800cee4:	1b80      	subs	r0, r0, r6
 800cee6:	6060      	str	r0, [r4, #4]
 800cee8:	6863      	ldr	r3, [r4, #4]
 800ceea:	6123      	str	r3, [r4, #16]
 800ceec:	2300      	movs	r3, #0
 800ceee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cef2:	e7aa      	b.n	800ce4a <_printf_i+0x146>
 800cef4:	6923      	ldr	r3, [r4, #16]
 800cef6:	4632      	mov	r2, r6
 800cef8:	4649      	mov	r1, r9
 800cefa:	4640      	mov	r0, r8
 800cefc:	47d0      	blx	sl
 800cefe:	3001      	adds	r0, #1
 800cf00:	d0ad      	beq.n	800ce5e <_printf_i+0x15a>
 800cf02:	6823      	ldr	r3, [r4, #0]
 800cf04:	079b      	lsls	r3, r3, #30
 800cf06:	d413      	bmi.n	800cf30 <_printf_i+0x22c>
 800cf08:	68e0      	ldr	r0, [r4, #12]
 800cf0a:	9b03      	ldr	r3, [sp, #12]
 800cf0c:	4298      	cmp	r0, r3
 800cf0e:	bfb8      	it	lt
 800cf10:	4618      	movlt	r0, r3
 800cf12:	e7a6      	b.n	800ce62 <_printf_i+0x15e>
 800cf14:	2301      	movs	r3, #1
 800cf16:	4632      	mov	r2, r6
 800cf18:	4649      	mov	r1, r9
 800cf1a:	4640      	mov	r0, r8
 800cf1c:	47d0      	blx	sl
 800cf1e:	3001      	adds	r0, #1
 800cf20:	d09d      	beq.n	800ce5e <_printf_i+0x15a>
 800cf22:	3501      	adds	r5, #1
 800cf24:	68e3      	ldr	r3, [r4, #12]
 800cf26:	9903      	ldr	r1, [sp, #12]
 800cf28:	1a5b      	subs	r3, r3, r1
 800cf2a:	42ab      	cmp	r3, r5
 800cf2c:	dcf2      	bgt.n	800cf14 <_printf_i+0x210>
 800cf2e:	e7eb      	b.n	800cf08 <_printf_i+0x204>
 800cf30:	2500      	movs	r5, #0
 800cf32:	f104 0619 	add.w	r6, r4, #25
 800cf36:	e7f5      	b.n	800cf24 <_printf_i+0x220>
 800cf38:	08013308 	.word	0x08013308
 800cf3c:	08013319 	.word	0x08013319

0800cf40 <_scanf_float>:
 800cf40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf44:	b087      	sub	sp, #28
 800cf46:	4691      	mov	r9, r2
 800cf48:	9303      	str	r3, [sp, #12]
 800cf4a:	688b      	ldr	r3, [r1, #8]
 800cf4c:	1e5a      	subs	r2, r3, #1
 800cf4e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cf52:	bf81      	itttt	hi
 800cf54:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cf58:	eb03 0b05 	addhi.w	fp, r3, r5
 800cf5c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cf60:	608b      	strhi	r3, [r1, #8]
 800cf62:	680b      	ldr	r3, [r1, #0]
 800cf64:	460a      	mov	r2, r1
 800cf66:	f04f 0500 	mov.w	r5, #0
 800cf6a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800cf6e:	f842 3b1c 	str.w	r3, [r2], #28
 800cf72:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800cf76:	4680      	mov	r8, r0
 800cf78:	460c      	mov	r4, r1
 800cf7a:	bf98      	it	ls
 800cf7c:	f04f 0b00 	movls.w	fp, #0
 800cf80:	9201      	str	r2, [sp, #4]
 800cf82:	4616      	mov	r6, r2
 800cf84:	46aa      	mov	sl, r5
 800cf86:	462f      	mov	r7, r5
 800cf88:	9502      	str	r5, [sp, #8]
 800cf8a:	68a2      	ldr	r2, [r4, #8]
 800cf8c:	b15a      	cbz	r2, 800cfa6 <_scanf_float+0x66>
 800cf8e:	f8d9 3000 	ldr.w	r3, [r9]
 800cf92:	781b      	ldrb	r3, [r3, #0]
 800cf94:	2b4e      	cmp	r3, #78	@ 0x4e
 800cf96:	d863      	bhi.n	800d060 <_scanf_float+0x120>
 800cf98:	2b40      	cmp	r3, #64	@ 0x40
 800cf9a:	d83b      	bhi.n	800d014 <_scanf_float+0xd4>
 800cf9c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800cfa0:	b2c8      	uxtb	r0, r1
 800cfa2:	280e      	cmp	r0, #14
 800cfa4:	d939      	bls.n	800d01a <_scanf_float+0xda>
 800cfa6:	b11f      	cbz	r7, 800cfb0 <_scanf_float+0x70>
 800cfa8:	6823      	ldr	r3, [r4, #0]
 800cfaa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cfae:	6023      	str	r3, [r4, #0]
 800cfb0:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800cfb4:	f1ba 0f01 	cmp.w	sl, #1
 800cfb8:	f200 8114 	bhi.w	800d1e4 <_scanf_float+0x2a4>
 800cfbc:	9b01      	ldr	r3, [sp, #4]
 800cfbe:	429e      	cmp	r6, r3
 800cfc0:	f200 8105 	bhi.w	800d1ce <_scanf_float+0x28e>
 800cfc4:	2001      	movs	r0, #1
 800cfc6:	b007      	add	sp, #28
 800cfc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfcc:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800cfd0:	2a0d      	cmp	r2, #13
 800cfd2:	d8e8      	bhi.n	800cfa6 <_scanf_float+0x66>
 800cfd4:	a101      	add	r1, pc, #4	@ (adr r1, 800cfdc <_scanf_float+0x9c>)
 800cfd6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cfda:	bf00      	nop
 800cfdc:	0800d125 	.word	0x0800d125
 800cfe0:	0800cfa7 	.word	0x0800cfa7
 800cfe4:	0800cfa7 	.word	0x0800cfa7
 800cfe8:	0800cfa7 	.word	0x0800cfa7
 800cfec:	0800d181 	.word	0x0800d181
 800cff0:	0800d15b 	.word	0x0800d15b
 800cff4:	0800cfa7 	.word	0x0800cfa7
 800cff8:	0800cfa7 	.word	0x0800cfa7
 800cffc:	0800d133 	.word	0x0800d133
 800d000:	0800cfa7 	.word	0x0800cfa7
 800d004:	0800cfa7 	.word	0x0800cfa7
 800d008:	0800cfa7 	.word	0x0800cfa7
 800d00c:	0800cfa7 	.word	0x0800cfa7
 800d010:	0800d0ef 	.word	0x0800d0ef
 800d014:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d018:	e7da      	b.n	800cfd0 <_scanf_float+0x90>
 800d01a:	290e      	cmp	r1, #14
 800d01c:	d8c3      	bhi.n	800cfa6 <_scanf_float+0x66>
 800d01e:	a001      	add	r0, pc, #4	@ (adr r0, 800d024 <_scanf_float+0xe4>)
 800d020:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d024:	0800d0df 	.word	0x0800d0df
 800d028:	0800cfa7 	.word	0x0800cfa7
 800d02c:	0800d0df 	.word	0x0800d0df
 800d030:	0800d16f 	.word	0x0800d16f
 800d034:	0800cfa7 	.word	0x0800cfa7
 800d038:	0800d081 	.word	0x0800d081
 800d03c:	0800d0c5 	.word	0x0800d0c5
 800d040:	0800d0c5 	.word	0x0800d0c5
 800d044:	0800d0c5 	.word	0x0800d0c5
 800d048:	0800d0c5 	.word	0x0800d0c5
 800d04c:	0800d0c5 	.word	0x0800d0c5
 800d050:	0800d0c5 	.word	0x0800d0c5
 800d054:	0800d0c5 	.word	0x0800d0c5
 800d058:	0800d0c5 	.word	0x0800d0c5
 800d05c:	0800d0c5 	.word	0x0800d0c5
 800d060:	2b6e      	cmp	r3, #110	@ 0x6e
 800d062:	d809      	bhi.n	800d078 <_scanf_float+0x138>
 800d064:	2b60      	cmp	r3, #96	@ 0x60
 800d066:	d8b1      	bhi.n	800cfcc <_scanf_float+0x8c>
 800d068:	2b54      	cmp	r3, #84	@ 0x54
 800d06a:	d07b      	beq.n	800d164 <_scanf_float+0x224>
 800d06c:	2b59      	cmp	r3, #89	@ 0x59
 800d06e:	d19a      	bne.n	800cfa6 <_scanf_float+0x66>
 800d070:	2d07      	cmp	r5, #7
 800d072:	d198      	bne.n	800cfa6 <_scanf_float+0x66>
 800d074:	2508      	movs	r5, #8
 800d076:	e02f      	b.n	800d0d8 <_scanf_float+0x198>
 800d078:	2b74      	cmp	r3, #116	@ 0x74
 800d07a:	d073      	beq.n	800d164 <_scanf_float+0x224>
 800d07c:	2b79      	cmp	r3, #121	@ 0x79
 800d07e:	e7f6      	b.n	800d06e <_scanf_float+0x12e>
 800d080:	6821      	ldr	r1, [r4, #0]
 800d082:	05c8      	lsls	r0, r1, #23
 800d084:	d51e      	bpl.n	800d0c4 <_scanf_float+0x184>
 800d086:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d08a:	6021      	str	r1, [r4, #0]
 800d08c:	3701      	adds	r7, #1
 800d08e:	f1bb 0f00 	cmp.w	fp, #0
 800d092:	d003      	beq.n	800d09c <_scanf_float+0x15c>
 800d094:	3201      	adds	r2, #1
 800d096:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800d09a:	60a2      	str	r2, [r4, #8]
 800d09c:	68a3      	ldr	r3, [r4, #8]
 800d09e:	3b01      	subs	r3, #1
 800d0a0:	60a3      	str	r3, [r4, #8]
 800d0a2:	6923      	ldr	r3, [r4, #16]
 800d0a4:	3301      	adds	r3, #1
 800d0a6:	6123      	str	r3, [r4, #16]
 800d0a8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d0ac:	3b01      	subs	r3, #1
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	f8c9 3004 	str.w	r3, [r9, #4]
 800d0b4:	f340 8082 	ble.w	800d1bc <_scanf_float+0x27c>
 800d0b8:	f8d9 3000 	ldr.w	r3, [r9]
 800d0bc:	3301      	adds	r3, #1
 800d0be:	f8c9 3000 	str.w	r3, [r9]
 800d0c2:	e762      	b.n	800cf8a <_scanf_float+0x4a>
 800d0c4:	eb1a 0105 	adds.w	r1, sl, r5
 800d0c8:	f47f af6d 	bne.w	800cfa6 <_scanf_float+0x66>
 800d0cc:	6822      	ldr	r2, [r4, #0]
 800d0ce:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d0d2:	6022      	str	r2, [r4, #0]
 800d0d4:	460d      	mov	r5, r1
 800d0d6:	468a      	mov	sl, r1
 800d0d8:	f806 3b01 	strb.w	r3, [r6], #1
 800d0dc:	e7de      	b.n	800d09c <_scanf_float+0x15c>
 800d0de:	6822      	ldr	r2, [r4, #0]
 800d0e0:	0610      	lsls	r0, r2, #24
 800d0e2:	f57f af60 	bpl.w	800cfa6 <_scanf_float+0x66>
 800d0e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d0ea:	6022      	str	r2, [r4, #0]
 800d0ec:	e7f4      	b.n	800d0d8 <_scanf_float+0x198>
 800d0ee:	f1ba 0f00 	cmp.w	sl, #0
 800d0f2:	d10c      	bne.n	800d10e <_scanf_float+0x1ce>
 800d0f4:	b977      	cbnz	r7, 800d114 <_scanf_float+0x1d4>
 800d0f6:	6822      	ldr	r2, [r4, #0]
 800d0f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d0fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d100:	d108      	bne.n	800d114 <_scanf_float+0x1d4>
 800d102:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d106:	6022      	str	r2, [r4, #0]
 800d108:	f04f 0a01 	mov.w	sl, #1
 800d10c:	e7e4      	b.n	800d0d8 <_scanf_float+0x198>
 800d10e:	f1ba 0f02 	cmp.w	sl, #2
 800d112:	d050      	beq.n	800d1b6 <_scanf_float+0x276>
 800d114:	2d01      	cmp	r5, #1
 800d116:	d002      	beq.n	800d11e <_scanf_float+0x1de>
 800d118:	2d04      	cmp	r5, #4
 800d11a:	f47f af44 	bne.w	800cfa6 <_scanf_float+0x66>
 800d11e:	3501      	adds	r5, #1
 800d120:	b2ed      	uxtb	r5, r5
 800d122:	e7d9      	b.n	800d0d8 <_scanf_float+0x198>
 800d124:	f1ba 0f01 	cmp.w	sl, #1
 800d128:	f47f af3d 	bne.w	800cfa6 <_scanf_float+0x66>
 800d12c:	f04f 0a02 	mov.w	sl, #2
 800d130:	e7d2      	b.n	800d0d8 <_scanf_float+0x198>
 800d132:	b975      	cbnz	r5, 800d152 <_scanf_float+0x212>
 800d134:	2f00      	cmp	r7, #0
 800d136:	f47f af37 	bne.w	800cfa8 <_scanf_float+0x68>
 800d13a:	6822      	ldr	r2, [r4, #0]
 800d13c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d140:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d144:	f040 8103 	bne.w	800d34e <_scanf_float+0x40e>
 800d148:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d14c:	6022      	str	r2, [r4, #0]
 800d14e:	2501      	movs	r5, #1
 800d150:	e7c2      	b.n	800d0d8 <_scanf_float+0x198>
 800d152:	2d03      	cmp	r5, #3
 800d154:	d0e3      	beq.n	800d11e <_scanf_float+0x1de>
 800d156:	2d05      	cmp	r5, #5
 800d158:	e7df      	b.n	800d11a <_scanf_float+0x1da>
 800d15a:	2d02      	cmp	r5, #2
 800d15c:	f47f af23 	bne.w	800cfa6 <_scanf_float+0x66>
 800d160:	2503      	movs	r5, #3
 800d162:	e7b9      	b.n	800d0d8 <_scanf_float+0x198>
 800d164:	2d06      	cmp	r5, #6
 800d166:	f47f af1e 	bne.w	800cfa6 <_scanf_float+0x66>
 800d16a:	2507      	movs	r5, #7
 800d16c:	e7b4      	b.n	800d0d8 <_scanf_float+0x198>
 800d16e:	6822      	ldr	r2, [r4, #0]
 800d170:	0591      	lsls	r1, r2, #22
 800d172:	f57f af18 	bpl.w	800cfa6 <_scanf_float+0x66>
 800d176:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d17a:	6022      	str	r2, [r4, #0]
 800d17c:	9702      	str	r7, [sp, #8]
 800d17e:	e7ab      	b.n	800d0d8 <_scanf_float+0x198>
 800d180:	6822      	ldr	r2, [r4, #0]
 800d182:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d186:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d18a:	d005      	beq.n	800d198 <_scanf_float+0x258>
 800d18c:	0550      	lsls	r0, r2, #21
 800d18e:	f57f af0a 	bpl.w	800cfa6 <_scanf_float+0x66>
 800d192:	2f00      	cmp	r7, #0
 800d194:	f000 80db 	beq.w	800d34e <_scanf_float+0x40e>
 800d198:	0591      	lsls	r1, r2, #22
 800d19a:	bf58      	it	pl
 800d19c:	9902      	ldrpl	r1, [sp, #8]
 800d19e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d1a2:	bf58      	it	pl
 800d1a4:	1a79      	subpl	r1, r7, r1
 800d1a6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d1aa:	bf58      	it	pl
 800d1ac:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d1b0:	6022      	str	r2, [r4, #0]
 800d1b2:	2700      	movs	r7, #0
 800d1b4:	e790      	b.n	800d0d8 <_scanf_float+0x198>
 800d1b6:	f04f 0a03 	mov.w	sl, #3
 800d1ba:	e78d      	b.n	800d0d8 <_scanf_float+0x198>
 800d1bc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d1c0:	4649      	mov	r1, r9
 800d1c2:	4640      	mov	r0, r8
 800d1c4:	4798      	blx	r3
 800d1c6:	2800      	cmp	r0, #0
 800d1c8:	f43f aedf 	beq.w	800cf8a <_scanf_float+0x4a>
 800d1cc:	e6eb      	b.n	800cfa6 <_scanf_float+0x66>
 800d1ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d1d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d1d6:	464a      	mov	r2, r9
 800d1d8:	4640      	mov	r0, r8
 800d1da:	4798      	blx	r3
 800d1dc:	6923      	ldr	r3, [r4, #16]
 800d1de:	3b01      	subs	r3, #1
 800d1e0:	6123      	str	r3, [r4, #16]
 800d1e2:	e6eb      	b.n	800cfbc <_scanf_float+0x7c>
 800d1e4:	1e6b      	subs	r3, r5, #1
 800d1e6:	2b06      	cmp	r3, #6
 800d1e8:	d824      	bhi.n	800d234 <_scanf_float+0x2f4>
 800d1ea:	2d02      	cmp	r5, #2
 800d1ec:	d836      	bhi.n	800d25c <_scanf_float+0x31c>
 800d1ee:	9b01      	ldr	r3, [sp, #4]
 800d1f0:	429e      	cmp	r6, r3
 800d1f2:	f67f aee7 	bls.w	800cfc4 <_scanf_float+0x84>
 800d1f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d1fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d1fe:	464a      	mov	r2, r9
 800d200:	4640      	mov	r0, r8
 800d202:	4798      	blx	r3
 800d204:	6923      	ldr	r3, [r4, #16]
 800d206:	3b01      	subs	r3, #1
 800d208:	6123      	str	r3, [r4, #16]
 800d20a:	e7f0      	b.n	800d1ee <_scanf_float+0x2ae>
 800d20c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d210:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d214:	464a      	mov	r2, r9
 800d216:	4640      	mov	r0, r8
 800d218:	4798      	blx	r3
 800d21a:	6923      	ldr	r3, [r4, #16]
 800d21c:	3b01      	subs	r3, #1
 800d21e:	6123      	str	r3, [r4, #16]
 800d220:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d224:	fa5f fa8a 	uxtb.w	sl, sl
 800d228:	f1ba 0f02 	cmp.w	sl, #2
 800d22c:	d1ee      	bne.n	800d20c <_scanf_float+0x2cc>
 800d22e:	3d03      	subs	r5, #3
 800d230:	b2ed      	uxtb	r5, r5
 800d232:	1b76      	subs	r6, r6, r5
 800d234:	6823      	ldr	r3, [r4, #0]
 800d236:	05da      	lsls	r2, r3, #23
 800d238:	d530      	bpl.n	800d29c <_scanf_float+0x35c>
 800d23a:	055b      	lsls	r3, r3, #21
 800d23c:	d511      	bpl.n	800d262 <_scanf_float+0x322>
 800d23e:	9b01      	ldr	r3, [sp, #4]
 800d240:	429e      	cmp	r6, r3
 800d242:	f67f aebf 	bls.w	800cfc4 <_scanf_float+0x84>
 800d246:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d24a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d24e:	464a      	mov	r2, r9
 800d250:	4640      	mov	r0, r8
 800d252:	4798      	blx	r3
 800d254:	6923      	ldr	r3, [r4, #16]
 800d256:	3b01      	subs	r3, #1
 800d258:	6123      	str	r3, [r4, #16]
 800d25a:	e7f0      	b.n	800d23e <_scanf_float+0x2fe>
 800d25c:	46aa      	mov	sl, r5
 800d25e:	46b3      	mov	fp, r6
 800d260:	e7de      	b.n	800d220 <_scanf_float+0x2e0>
 800d262:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d266:	6923      	ldr	r3, [r4, #16]
 800d268:	2965      	cmp	r1, #101	@ 0x65
 800d26a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d26e:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800d272:	6123      	str	r3, [r4, #16]
 800d274:	d00c      	beq.n	800d290 <_scanf_float+0x350>
 800d276:	2945      	cmp	r1, #69	@ 0x45
 800d278:	d00a      	beq.n	800d290 <_scanf_float+0x350>
 800d27a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d27e:	464a      	mov	r2, r9
 800d280:	4640      	mov	r0, r8
 800d282:	4798      	blx	r3
 800d284:	6923      	ldr	r3, [r4, #16]
 800d286:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d28a:	3b01      	subs	r3, #1
 800d28c:	1eb5      	subs	r5, r6, #2
 800d28e:	6123      	str	r3, [r4, #16]
 800d290:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d294:	464a      	mov	r2, r9
 800d296:	4640      	mov	r0, r8
 800d298:	4798      	blx	r3
 800d29a:	462e      	mov	r6, r5
 800d29c:	6822      	ldr	r2, [r4, #0]
 800d29e:	f012 0210 	ands.w	r2, r2, #16
 800d2a2:	d001      	beq.n	800d2a8 <_scanf_float+0x368>
 800d2a4:	2000      	movs	r0, #0
 800d2a6:	e68e      	b.n	800cfc6 <_scanf_float+0x86>
 800d2a8:	7032      	strb	r2, [r6, #0]
 800d2aa:	6823      	ldr	r3, [r4, #0]
 800d2ac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d2b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d2b4:	d125      	bne.n	800d302 <_scanf_float+0x3c2>
 800d2b6:	9b02      	ldr	r3, [sp, #8]
 800d2b8:	429f      	cmp	r7, r3
 800d2ba:	d00a      	beq.n	800d2d2 <_scanf_float+0x392>
 800d2bc:	1bda      	subs	r2, r3, r7
 800d2be:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d2c2:	429e      	cmp	r6, r3
 800d2c4:	bf28      	it	cs
 800d2c6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d2ca:	4922      	ldr	r1, [pc, #136]	@ (800d354 <_scanf_float+0x414>)
 800d2cc:	4630      	mov	r0, r6
 800d2ce:	f000 f907 	bl	800d4e0 <siprintf>
 800d2d2:	9901      	ldr	r1, [sp, #4]
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	4640      	mov	r0, r8
 800d2d8:	f002 fbb2 	bl	800fa40 <_strtod_r>
 800d2dc:	9b03      	ldr	r3, [sp, #12]
 800d2de:	6821      	ldr	r1, [r4, #0]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	f011 0f02 	tst.w	r1, #2
 800d2e6:	ec57 6b10 	vmov	r6, r7, d0
 800d2ea:	f103 0204 	add.w	r2, r3, #4
 800d2ee:	d015      	beq.n	800d31c <_scanf_float+0x3dc>
 800d2f0:	9903      	ldr	r1, [sp, #12]
 800d2f2:	600a      	str	r2, [r1, #0]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	e9c3 6700 	strd	r6, r7, [r3]
 800d2fa:	68e3      	ldr	r3, [r4, #12]
 800d2fc:	3301      	adds	r3, #1
 800d2fe:	60e3      	str	r3, [r4, #12]
 800d300:	e7d0      	b.n	800d2a4 <_scanf_float+0x364>
 800d302:	9b04      	ldr	r3, [sp, #16]
 800d304:	2b00      	cmp	r3, #0
 800d306:	d0e4      	beq.n	800d2d2 <_scanf_float+0x392>
 800d308:	9905      	ldr	r1, [sp, #20]
 800d30a:	230a      	movs	r3, #10
 800d30c:	3101      	adds	r1, #1
 800d30e:	4640      	mov	r0, r8
 800d310:	f002 fc16 	bl	800fb40 <_strtol_r>
 800d314:	9b04      	ldr	r3, [sp, #16]
 800d316:	9e05      	ldr	r6, [sp, #20]
 800d318:	1ac2      	subs	r2, r0, r3
 800d31a:	e7d0      	b.n	800d2be <_scanf_float+0x37e>
 800d31c:	f011 0f04 	tst.w	r1, #4
 800d320:	9903      	ldr	r1, [sp, #12]
 800d322:	600a      	str	r2, [r1, #0]
 800d324:	d1e6      	bne.n	800d2f4 <_scanf_float+0x3b4>
 800d326:	681d      	ldr	r5, [r3, #0]
 800d328:	4632      	mov	r2, r6
 800d32a:	463b      	mov	r3, r7
 800d32c:	4630      	mov	r0, r6
 800d32e:	4639      	mov	r1, r7
 800d330:	f7f3 fc1c 	bl	8000b6c <__aeabi_dcmpun>
 800d334:	b128      	cbz	r0, 800d342 <_scanf_float+0x402>
 800d336:	4808      	ldr	r0, [pc, #32]	@ (800d358 <_scanf_float+0x418>)
 800d338:	f000 fa2a 	bl	800d790 <nanf>
 800d33c:	ed85 0a00 	vstr	s0, [r5]
 800d340:	e7db      	b.n	800d2fa <_scanf_float+0x3ba>
 800d342:	4630      	mov	r0, r6
 800d344:	4639      	mov	r1, r7
 800d346:	f7f3 fc6f 	bl	8000c28 <__aeabi_d2f>
 800d34a:	6028      	str	r0, [r5, #0]
 800d34c:	e7d5      	b.n	800d2fa <_scanf_float+0x3ba>
 800d34e:	2700      	movs	r7, #0
 800d350:	e62e      	b.n	800cfb0 <_scanf_float+0x70>
 800d352:	bf00      	nop
 800d354:	0801332a 	.word	0x0801332a
 800d358:	08013486 	.word	0x08013486

0800d35c <std>:
 800d35c:	2300      	movs	r3, #0
 800d35e:	b510      	push	{r4, lr}
 800d360:	4604      	mov	r4, r0
 800d362:	e9c0 3300 	strd	r3, r3, [r0]
 800d366:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d36a:	6083      	str	r3, [r0, #8]
 800d36c:	8181      	strh	r1, [r0, #12]
 800d36e:	6643      	str	r3, [r0, #100]	@ 0x64
 800d370:	81c2      	strh	r2, [r0, #14]
 800d372:	6183      	str	r3, [r0, #24]
 800d374:	4619      	mov	r1, r3
 800d376:	2208      	movs	r2, #8
 800d378:	305c      	adds	r0, #92	@ 0x5c
 800d37a:	f000 f954 	bl	800d626 <memset>
 800d37e:	4b0d      	ldr	r3, [pc, #52]	@ (800d3b4 <std+0x58>)
 800d380:	6263      	str	r3, [r4, #36]	@ 0x24
 800d382:	4b0d      	ldr	r3, [pc, #52]	@ (800d3b8 <std+0x5c>)
 800d384:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d386:	4b0d      	ldr	r3, [pc, #52]	@ (800d3bc <std+0x60>)
 800d388:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d38a:	4b0d      	ldr	r3, [pc, #52]	@ (800d3c0 <std+0x64>)
 800d38c:	6323      	str	r3, [r4, #48]	@ 0x30
 800d38e:	4b0d      	ldr	r3, [pc, #52]	@ (800d3c4 <std+0x68>)
 800d390:	6224      	str	r4, [r4, #32]
 800d392:	429c      	cmp	r4, r3
 800d394:	d006      	beq.n	800d3a4 <std+0x48>
 800d396:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d39a:	4294      	cmp	r4, r2
 800d39c:	d002      	beq.n	800d3a4 <std+0x48>
 800d39e:	33d0      	adds	r3, #208	@ 0xd0
 800d3a0:	429c      	cmp	r4, r3
 800d3a2:	d105      	bne.n	800d3b0 <std+0x54>
 800d3a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d3a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d3ac:	f000 b9de 	b.w	800d76c <__retarget_lock_init_recursive>
 800d3b0:	bd10      	pop	{r4, pc}
 800d3b2:	bf00      	nop
 800d3b4:	0800d57d 	.word	0x0800d57d
 800d3b8:	0800d5a3 	.word	0x0800d5a3
 800d3bc:	0800d5db 	.word	0x0800d5db
 800d3c0:	0800d5ff 	.word	0x0800d5ff
 800d3c4:	20001aec 	.word	0x20001aec

0800d3c8 <stdio_exit_handler>:
 800d3c8:	4a02      	ldr	r2, [pc, #8]	@ (800d3d4 <stdio_exit_handler+0xc>)
 800d3ca:	4903      	ldr	r1, [pc, #12]	@ (800d3d8 <stdio_exit_handler+0x10>)
 800d3cc:	4803      	ldr	r0, [pc, #12]	@ (800d3dc <stdio_exit_handler+0x14>)
 800d3ce:	f000 b869 	b.w	800d4a4 <_fwalk_sglue>
 800d3d2:	bf00      	nop
 800d3d4:	20000028 	.word	0x20000028
 800d3d8:	08010539 	.word	0x08010539
 800d3dc:	20000038 	.word	0x20000038

0800d3e0 <cleanup_stdio>:
 800d3e0:	6841      	ldr	r1, [r0, #4]
 800d3e2:	4b0c      	ldr	r3, [pc, #48]	@ (800d414 <cleanup_stdio+0x34>)
 800d3e4:	4299      	cmp	r1, r3
 800d3e6:	b510      	push	{r4, lr}
 800d3e8:	4604      	mov	r4, r0
 800d3ea:	d001      	beq.n	800d3f0 <cleanup_stdio+0x10>
 800d3ec:	f003 f8a4 	bl	8010538 <_fflush_r>
 800d3f0:	68a1      	ldr	r1, [r4, #8]
 800d3f2:	4b09      	ldr	r3, [pc, #36]	@ (800d418 <cleanup_stdio+0x38>)
 800d3f4:	4299      	cmp	r1, r3
 800d3f6:	d002      	beq.n	800d3fe <cleanup_stdio+0x1e>
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	f003 f89d 	bl	8010538 <_fflush_r>
 800d3fe:	68e1      	ldr	r1, [r4, #12]
 800d400:	4b06      	ldr	r3, [pc, #24]	@ (800d41c <cleanup_stdio+0x3c>)
 800d402:	4299      	cmp	r1, r3
 800d404:	d004      	beq.n	800d410 <cleanup_stdio+0x30>
 800d406:	4620      	mov	r0, r4
 800d408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d40c:	f003 b894 	b.w	8010538 <_fflush_r>
 800d410:	bd10      	pop	{r4, pc}
 800d412:	bf00      	nop
 800d414:	20001aec 	.word	0x20001aec
 800d418:	20001b54 	.word	0x20001b54
 800d41c:	20001bbc 	.word	0x20001bbc

0800d420 <global_stdio_init.part.0>:
 800d420:	b510      	push	{r4, lr}
 800d422:	4b0b      	ldr	r3, [pc, #44]	@ (800d450 <global_stdio_init.part.0+0x30>)
 800d424:	4c0b      	ldr	r4, [pc, #44]	@ (800d454 <global_stdio_init.part.0+0x34>)
 800d426:	4a0c      	ldr	r2, [pc, #48]	@ (800d458 <global_stdio_init.part.0+0x38>)
 800d428:	601a      	str	r2, [r3, #0]
 800d42a:	4620      	mov	r0, r4
 800d42c:	2200      	movs	r2, #0
 800d42e:	2104      	movs	r1, #4
 800d430:	f7ff ff94 	bl	800d35c <std>
 800d434:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d438:	2201      	movs	r2, #1
 800d43a:	2109      	movs	r1, #9
 800d43c:	f7ff ff8e 	bl	800d35c <std>
 800d440:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d444:	2202      	movs	r2, #2
 800d446:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d44a:	2112      	movs	r1, #18
 800d44c:	f7ff bf86 	b.w	800d35c <std>
 800d450:	20001c24 	.word	0x20001c24
 800d454:	20001aec 	.word	0x20001aec
 800d458:	0800d3c9 	.word	0x0800d3c9

0800d45c <__sfp_lock_acquire>:
 800d45c:	4801      	ldr	r0, [pc, #4]	@ (800d464 <__sfp_lock_acquire+0x8>)
 800d45e:	f000 b986 	b.w	800d76e <__retarget_lock_acquire_recursive>
 800d462:	bf00      	nop
 800d464:	20001c2d 	.word	0x20001c2d

0800d468 <__sfp_lock_release>:
 800d468:	4801      	ldr	r0, [pc, #4]	@ (800d470 <__sfp_lock_release+0x8>)
 800d46a:	f000 b981 	b.w	800d770 <__retarget_lock_release_recursive>
 800d46e:	bf00      	nop
 800d470:	20001c2d 	.word	0x20001c2d

0800d474 <__sinit>:
 800d474:	b510      	push	{r4, lr}
 800d476:	4604      	mov	r4, r0
 800d478:	f7ff fff0 	bl	800d45c <__sfp_lock_acquire>
 800d47c:	6a23      	ldr	r3, [r4, #32]
 800d47e:	b11b      	cbz	r3, 800d488 <__sinit+0x14>
 800d480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d484:	f7ff bff0 	b.w	800d468 <__sfp_lock_release>
 800d488:	4b04      	ldr	r3, [pc, #16]	@ (800d49c <__sinit+0x28>)
 800d48a:	6223      	str	r3, [r4, #32]
 800d48c:	4b04      	ldr	r3, [pc, #16]	@ (800d4a0 <__sinit+0x2c>)
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d1f5      	bne.n	800d480 <__sinit+0xc>
 800d494:	f7ff ffc4 	bl	800d420 <global_stdio_init.part.0>
 800d498:	e7f2      	b.n	800d480 <__sinit+0xc>
 800d49a:	bf00      	nop
 800d49c:	0800d3e1 	.word	0x0800d3e1
 800d4a0:	20001c24 	.word	0x20001c24

0800d4a4 <_fwalk_sglue>:
 800d4a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4a8:	4607      	mov	r7, r0
 800d4aa:	4688      	mov	r8, r1
 800d4ac:	4614      	mov	r4, r2
 800d4ae:	2600      	movs	r6, #0
 800d4b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d4b4:	f1b9 0901 	subs.w	r9, r9, #1
 800d4b8:	d505      	bpl.n	800d4c6 <_fwalk_sglue+0x22>
 800d4ba:	6824      	ldr	r4, [r4, #0]
 800d4bc:	2c00      	cmp	r4, #0
 800d4be:	d1f7      	bne.n	800d4b0 <_fwalk_sglue+0xc>
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4c6:	89ab      	ldrh	r3, [r5, #12]
 800d4c8:	2b01      	cmp	r3, #1
 800d4ca:	d907      	bls.n	800d4dc <_fwalk_sglue+0x38>
 800d4cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d4d0:	3301      	adds	r3, #1
 800d4d2:	d003      	beq.n	800d4dc <_fwalk_sglue+0x38>
 800d4d4:	4629      	mov	r1, r5
 800d4d6:	4638      	mov	r0, r7
 800d4d8:	47c0      	blx	r8
 800d4da:	4306      	orrs	r6, r0
 800d4dc:	3568      	adds	r5, #104	@ 0x68
 800d4de:	e7e9      	b.n	800d4b4 <_fwalk_sglue+0x10>

0800d4e0 <siprintf>:
 800d4e0:	b40e      	push	{r1, r2, r3}
 800d4e2:	b510      	push	{r4, lr}
 800d4e4:	b09d      	sub	sp, #116	@ 0x74
 800d4e6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d4e8:	9002      	str	r0, [sp, #8]
 800d4ea:	9006      	str	r0, [sp, #24]
 800d4ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d4f0:	480a      	ldr	r0, [pc, #40]	@ (800d51c <siprintf+0x3c>)
 800d4f2:	9107      	str	r1, [sp, #28]
 800d4f4:	9104      	str	r1, [sp, #16]
 800d4f6:	490a      	ldr	r1, [pc, #40]	@ (800d520 <siprintf+0x40>)
 800d4f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4fc:	9105      	str	r1, [sp, #20]
 800d4fe:	2400      	movs	r4, #0
 800d500:	a902      	add	r1, sp, #8
 800d502:	6800      	ldr	r0, [r0, #0]
 800d504:	9301      	str	r3, [sp, #4]
 800d506:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d508:	f002 fb78 	bl	800fbfc <_svfiprintf_r>
 800d50c:	9b02      	ldr	r3, [sp, #8]
 800d50e:	701c      	strb	r4, [r3, #0]
 800d510:	b01d      	add	sp, #116	@ 0x74
 800d512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d516:	b003      	add	sp, #12
 800d518:	4770      	bx	lr
 800d51a:	bf00      	nop
 800d51c:	20000034 	.word	0x20000034
 800d520:	ffff0208 	.word	0xffff0208

0800d524 <siscanf>:
 800d524:	b40e      	push	{r1, r2, r3}
 800d526:	b570      	push	{r4, r5, r6, lr}
 800d528:	b09d      	sub	sp, #116	@ 0x74
 800d52a:	ac21      	add	r4, sp, #132	@ 0x84
 800d52c:	2500      	movs	r5, #0
 800d52e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800d532:	f854 6b04 	ldr.w	r6, [r4], #4
 800d536:	f8ad 2014 	strh.w	r2, [sp, #20]
 800d53a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800d53c:	9002      	str	r0, [sp, #8]
 800d53e:	9006      	str	r0, [sp, #24]
 800d540:	f7f2 feb6 	bl	80002b0 <strlen>
 800d544:	4b0b      	ldr	r3, [pc, #44]	@ (800d574 <siscanf+0x50>)
 800d546:	9003      	str	r0, [sp, #12]
 800d548:	9007      	str	r0, [sp, #28]
 800d54a:	480b      	ldr	r0, [pc, #44]	@ (800d578 <siscanf+0x54>)
 800d54c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d54e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d552:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d556:	4632      	mov	r2, r6
 800d558:	4623      	mov	r3, r4
 800d55a:	a902      	add	r1, sp, #8
 800d55c:	6800      	ldr	r0, [r0, #0]
 800d55e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800d560:	9514      	str	r5, [sp, #80]	@ 0x50
 800d562:	9401      	str	r4, [sp, #4]
 800d564:	f002 fca0 	bl	800fea8 <__ssvfiscanf_r>
 800d568:	b01d      	add	sp, #116	@ 0x74
 800d56a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d56e:	b003      	add	sp, #12
 800d570:	4770      	bx	lr
 800d572:	bf00      	nop
 800d574:	0800d59f 	.word	0x0800d59f
 800d578:	20000034 	.word	0x20000034

0800d57c <__sread>:
 800d57c:	b510      	push	{r4, lr}
 800d57e:	460c      	mov	r4, r1
 800d580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d584:	f000 f894 	bl	800d6b0 <_read_r>
 800d588:	2800      	cmp	r0, #0
 800d58a:	bfab      	itete	ge
 800d58c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d58e:	89a3      	ldrhlt	r3, [r4, #12]
 800d590:	181b      	addge	r3, r3, r0
 800d592:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d596:	bfac      	ite	ge
 800d598:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d59a:	81a3      	strhlt	r3, [r4, #12]
 800d59c:	bd10      	pop	{r4, pc}

0800d59e <__seofread>:
 800d59e:	2000      	movs	r0, #0
 800d5a0:	4770      	bx	lr

0800d5a2 <__swrite>:
 800d5a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5a6:	461f      	mov	r7, r3
 800d5a8:	898b      	ldrh	r3, [r1, #12]
 800d5aa:	05db      	lsls	r3, r3, #23
 800d5ac:	4605      	mov	r5, r0
 800d5ae:	460c      	mov	r4, r1
 800d5b0:	4616      	mov	r6, r2
 800d5b2:	d505      	bpl.n	800d5c0 <__swrite+0x1e>
 800d5b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5b8:	2302      	movs	r3, #2
 800d5ba:	2200      	movs	r2, #0
 800d5bc:	f000 f866 	bl	800d68c <_lseek_r>
 800d5c0:	89a3      	ldrh	r3, [r4, #12]
 800d5c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d5c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d5ca:	81a3      	strh	r3, [r4, #12]
 800d5cc:	4632      	mov	r2, r6
 800d5ce:	463b      	mov	r3, r7
 800d5d0:	4628      	mov	r0, r5
 800d5d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5d6:	f000 b88d 	b.w	800d6f4 <_write_r>

0800d5da <__sseek>:
 800d5da:	b510      	push	{r4, lr}
 800d5dc:	460c      	mov	r4, r1
 800d5de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5e2:	f000 f853 	bl	800d68c <_lseek_r>
 800d5e6:	1c43      	adds	r3, r0, #1
 800d5e8:	89a3      	ldrh	r3, [r4, #12]
 800d5ea:	bf15      	itete	ne
 800d5ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d5ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d5f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d5f6:	81a3      	strheq	r3, [r4, #12]
 800d5f8:	bf18      	it	ne
 800d5fa:	81a3      	strhne	r3, [r4, #12]
 800d5fc:	bd10      	pop	{r4, pc}

0800d5fe <__sclose>:
 800d5fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d602:	f000 b833 	b.w	800d66c <_close_r>

0800d606 <memcmp>:
 800d606:	b510      	push	{r4, lr}
 800d608:	3901      	subs	r1, #1
 800d60a:	4402      	add	r2, r0
 800d60c:	4290      	cmp	r0, r2
 800d60e:	d101      	bne.n	800d614 <memcmp+0xe>
 800d610:	2000      	movs	r0, #0
 800d612:	e005      	b.n	800d620 <memcmp+0x1a>
 800d614:	7803      	ldrb	r3, [r0, #0]
 800d616:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d61a:	42a3      	cmp	r3, r4
 800d61c:	d001      	beq.n	800d622 <memcmp+0x1c>
 800d61e:	1b18      	subs	r0, r3, r4
 800d620:	bd10      	pop	{r4, pc}
 800d622:	3001      	adds	r0, #1
 800d624:	e7f2      	b.n	800d60c <memcmp+0x6>

0800d626 <memset>:
 800d626:	4402      	add	r2, r0
 800d628:	4603      	mov	r3, r0
 800d62a:	4293      	cmp	r3, r2
 800d62c:	d100      	bne.n	800d630 <memset+0xa>
 800d62e:	4770      	bx	lr
 800d630:	f803 1b01 	strb.w	r1, [r3], #1
 800d634:	e7f9      	b.n	800d62a <memset+0x4>

0800d636 <strstr>:
 800d636:	780a      	ldrb	r2, [r1, #0]
 800d638:	b570      	push	{r4, r5, r6, lr}
 800d63a:	b96a      	cbnz	r2, 800d658 <strstr+0x22>
 800d63c:	bd70      	pop	{r4, r5, r6, pc}
 800d63e:	429a      	cmp	r2, r3
 800d640:	d109      	bne.n	800d656 <strstr+0x20>
 800d642:	460c      	mov	r4, r1
 800d644:	4605      	mov	r5, r0
 800d646:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d0f6      	beq.n	800d63c <strstr+0x6>
 800d64e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800d652:	429e      	cmp	r6, r3
 800d654:	d0f7      	beq.n	800d646 <strstr+0x10>
 800d656:	3001      	adds	r0, #1
 800d658:	7803      	ldrb	r3, [r0, #0]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d1ef      	bne.n	800d63e <strstr+0x8>
 800d65e:	4618      	mov	r0, r3
 800d660:	e7ec      	b.n	800d63c <strstr+0x6>
	...

0800d664 <_localeconv_r>:
 800d664:	4800      	ldr	r0, [pc, #0]	@ (800d668 <_localeconv_r+0x4>)
 800d666:	4770      	bx	lr
 800d668:	20000174 	.word	0x20000174

0800d66c <_close_r>:
 800d66c:	b538      	push	{r3, r4, r5, lr}
 800d66e:	4d06      	ldr	r5, [pc, #24]	@ (800d688 <_close_r+0x1c>)
 800d670:	2300      	movs	r3, #0
 800d672:	4604      	mov	r4, r0
 800d674:	4608      	mov	r0, r1
 800d676:	602b      	str	r3, [r5, #0]
 800d678:	f7f6 f8ba 	bl	80037f0 <_close>
 800d67c:	1c43      	adds	r3, r0, #1
 800d67e:	d102      	bne.n	800d686 <_close_r+0x1a>
 800d680:	682b      	ldr	r3, [r5, #0]
 800d682:	b103      	cbz	r3, 800d686 <_close_r+0x1a>
 800d684:	6023      	str	r3, [r4, #0]
 800d686:	bd38      	pop	{r3, r4, r5, pc}
 800d688:	20001c28 	.word	0x20001c28

0800d68c <_lseek_r>:
 800d68c:	b538      	push	{r3, r4, r5, lr}
 800d68e:	4d07      	ldr	r5, [pc, #28]	@ (800d6ac <_lseek_r+0x20>)
 800d690:	4604      	mov	r4, r0
 800d692:	4608      	mov	r0, r1
 800d694:	4611      	mov	r1, r2
 800d696:	2200      	movs	r2, #0
 800d698:	602a      	str	r2, [r5, #0]
 800d69a:	461a      	mov	r2, r3
 800d69c:	f7f6 f8cf 	bl	800383e <_lseek>
 800d6a0:	1c43      	adds	r3, r0, #1
 800d6a2:	d102      	bne.n	800d6aa <_lseek_r+0x1e>
 800d6a4:	682b      	ldr	r3, [r5, #0]
 800d6a6:	b103      	cbz	r3, 800d6aa <_lseek_r+0x1e>
 800d6a8:	6023      	str	r3, [r4, #0]
 800d6aa:	bd38      	pop	{r3, r4, r5, pc}
 800d6ac:	20001c28 	.word	0x20001c28

0800d6b0 <_read_r>:
 800d6b0:	b538      	push	{r3, r4, r5, lr}
 800d6b2:	4d07      	ldr	r5, [pc, #28]	@ (800d6d0 <_read_r+0x20>)
 800d6b4:	4604      	mov	r4, r0
 800d6b6:	4608      	mov	r0, r1
 800d6b8:	4611      	mov	r1, r2
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	602a      	str	r2, [r5, #0]
 800d6be:	461a      	mov	r2, r3
 800d6c0:	f7f6 f85d 	bl	800377e <_read>
 800d6c4:	1c43      	adds	r3, r0, #1
 800d6c6:	d102      	bne.n	800d6ce <_read_r+0x1e>
 800d6c8:	682b      	ldr	r3, [r5, #0]
 800d6ca:	b103      	cbz	r3, 800d6ce <_read_r+0x1e>
 800d6cc:	6023      	str	r3, [r4, #0]
 800d6ce:	bd38      	pop	{r3, r4, r5, pc}
 800d6d0:	20001c28 	.word	0x20001c28

0800d6d4 <_sbrk_r>:
 800d6d4:	b538      	push	{r3, r4, r5, lr}
 800d6d6:	4d06      	ldr	r5, [pc, #24]	@ (800d6f0 <_sbrk_r+0x1c>)
 800d6d8:	2300      	movs	r3, #0
 800d6da:	4604      	mov	r4, r0
 800d6dc:	4608      	mov	r0, r1
 800d6de:	602b      	str	r3, [r5, #0]
 800d6e0:	f7f6 f8ba 	bl	8003858 <_sbrk>
 800d6e4:	1c43      	adds	r3, r0, #1
 800d6e6:	d102      	bne.n	800d6ee <_sbrk_r+0x1a>
 800d6e8:	682b      	ldr	r3, [r5, #0]
 800d6ea:	b103      	cbz	r3, 800d6ee <_sbrk_r+0x1a>
 800d6ec:	6023      	str	r3, [r4, #0]
 800d6ee:	bd38      	pop	{r3, r4, r5, pc}
 800d6f0:	20001c28 	.word	0x20001c28

0800d6f4 <_write_r>:
 800d6f4:	b538      	push	{r3, r4, r5, lr}
 800d6f6:	4d07      	ldr	r5, [pc, #28]	@ (800d714 <_write_r+0x20>)
 800d6f8:	4604      	mov	r4, r0
 800d6fa:	4608      	mov	r0, r1
 800d6fc:	4611      	mov	r1, r2
 800d6fe:	2200      	movs	r2, #0
 800d700:	602a      	str	r2, [r5, #0]
 800d702:	461a      	mov	r2, r3
 800d704:	f7f6 f858 	bl	80037b8 <_write>
 800d708:	1c43      	adds	r3, r0, #1
 800d70a:	d102      	bne.n	800d712 <_write_r+0x1e>
 800d70c:	682b      	ldr	r3, [r5, #0]
 800d70e:	b103      	cbz	r3, 800d712 <_write_r+0x1e>
 800d710:	6023      	str	r3, [r4, #0]
 800d712:	bd38      	pop	{r3, r4, r5, pc}
 800d714:	20001c28 	.word	0x20001c28

0800d718 <__errno>:
 800d718:	4b01      	ldr	r3, [pc, #4]	@ (800d720 <__errno+0x8>)
 800d71a:	6818      	ldr	r0, [r3, #0]
 800d71c:	4770      	bx	lr
 800d71e:	bf00      	nop
 800d720:	20000034 	.word	0x20000034

0800d724 <__libc_init_array>:
 800d724:	b570      	push	{r4, r5, r6, lr}
 800d726:	4d0d      	ldr	r5, [pc, #52]	@ (800d75c <__libc_init_array+0x38>)
 800d728:	4c0d      	ldr	r4, [pc, #52]	@ (800d760 <__libc_init_array+0x3c>)
 800d72a:	1b64      	subs	r4, r4, r5
 800d72c:	10a4      	asrs	r4, r4, #2
 800d72e:	2600      	movs	r6, #0
 800d730:	42a6      	cmp	r6, r4
 800d732:	d109      	bne.n	800d748 <__libc_init_array+0x24>
 800d734:	4d0b      	ldr	r5, [pc, #44]	@ (800d764 <__libc_init_array+0x40>)
 800d736:	4c0c      	ldr	r4, [pc, #48]	@ (800d768 <__libc_init_array+0x44>)
 800d738:	f005 fd56 	bl	80131e8 <_init>
 800d73c:	1b64      	subs	r4, r4, r5
 800d73e:	10a4      	asrs	r4, r4, #2
 800d740:	2600      	movs	r6, #0
 800d742:	42a6      	cmp	r6, r4
 800d744:	d105      	bne.n	800d752 <__libc_init_array+0x2e>
 800d746:	bd70      	pop	{r4, r5, r6, pc}
 800d748:	f855 3b04 	ldr.w	r3, [r5], #4
 800d74c:	4798      	blx	r3
 800d74e:	3601      	adds	r6, #1
 800d750:	e7ee      	b.n	800d730 <__libc_init_array+0xc>
 800d752:	f855 3b04 	ldr.w	r3, [r5], #4
 800d756:	4798      	blx	r3
 800d758:	3601      	adds	r6, #1
 800d75a:	e7f2      	b.n	800d742 <__libc_init_array+0x1e>
 800d75c:	080137f8 	.word	0x080137f8
 800d760:	080137f8 	.word	0x080137f8
 800d764:	080137f8 	.word	0x080137f8
 800d768:	080137fc 	.word	0x080137fc

0800d76c <__retarget_lock_init_recursive>:
 800d76c:	4770      	bx	lr

0800d76e <__retarget_lock_acquire_recursive>:
 800d76e:	4770      	bx	lr

0800d770 <__retarget_lock_release_recursive>:
 800d770:	4770      	bx	lr

0800d772 <memcpy>:
 800d772:	440a      	add	r2, r1
 800d774:	4291      	cmp	r1, r2
 800d776:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d77a:	d100      	bne.n	800d77e <memcpy+0xc>
 800d77c:	4770      	bx	lr
 800d77e:	b510      	push	{r4, lr}
 800d780:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d784:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d788:	4291      	cmp	r1, r2
 800d78a:	d1f9      	bne.n	800d780 <memcpy+0xe>
 800d78c:	bd10      	pop	{r4, pc}
	...

0800d790 <nanf>:
 800d790:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d798 <nanf+0x8>
 800d794:	4770      	bx	lr
 800d796:	bf00      	nop
 800d798:	7fc00000 	.word	0x7fc00000

0800d79c <quorem>:
 800d79c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7a0:	6903      	ldr	r3, [r0, #16]
 800d7a2:	690c      	ldr	r4, [r1, #16]
 800d7a4:	42a3      	cmp	r3, r4
 800d7a6:	4607      	mov	r7, r0
 800d7a8:	db7e      	blt.n	800d8a8 <quorem+0x10c>
 800d7aa:	3c01      	subs	r4, #1
 800d7ac:	f101 0814 	add.w	r8, r1, #20
 800d7b0:	00a3      	lsls	r3, r4, #2
 800d7b2:	f100 0514 	add.w	r5, r0, #20
 800d7b6:	9300      	str	r3, [sp, #0]
 800d7b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d7bc:	9301      	str	r3, [sp, #4]
 800d7be:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d7c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d7c6:	3301      	adds	r3, #1
 800d7c8:	429a      	cmp	r2, r3
 800d7ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d7ce:	fbb2 f6f3 	udiv	r6, r2, r3
 800d7d2:	d32e      	bcc.n	800d832 <quorem+0x96>
 800d7d4:	f04f 0a00 	mov.w	sl, #0
 800d7d8:	46c4      	mov	ip, r8
 800d7da:	46ae      	mov	lr, r5
 800d7dc:	46d3      	mov	fp, sl
 800d7de:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d7e2:	b298      	uxth	r0, r3
 800d7e4:	fb06 a000 	mla	r0, r6, r0, sl
 800d7e8:	0c02      	lsrs	r2, r0, #16
 800d7ea:	0c1b      	lsrs	r3, r3, #16
 800d7ec:	fb06 2303 	mla	r3, r6, r3, r2
 800d7f0:	f8de 2000 	ldr.w	r2, [lr]
 800d7f4:	b280      	uxth	r0, r0
 800d7f6:	b292      	uxth	r2, r2
 800d7f8:	1a12      	subs	r2, r2, r0
 800d7fa:	445a      	add	r2, fp
 800d7fc:	f8de 0000 	ldr.w	r0, [lr]
 800d800:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d804:	b29b      	uxth	r3, r3
 800d806:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d80a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d80e:	b292      	uxth	r2, r2
 800d810:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d814:	45e1      	cmp	r9, ip
 800d816:	f84e 2b04 	str.w	r2, [lr], #4
 800d81a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d81e:	d2de      	bcs.n	800d7de <quorem+0x42>
 800d820:	9b00      	ldr	r3, [sp, #0]
 800d822:	58eb      	ldr	r3, [r5, r3]
 800d824:	b92b      	cbnz	r3, 800d832 <quorem+0x96>
 800d826:	9b01      	ldr	r3, [sp, #4]
 800d828:	3b04      	subs	r3, #4
 800d82a:	429d      	cmp	r5, r3
 800d82c:	461a      	mov	r2, r3
 800d82e:	d32f      	bcc.n	800d890 <quorem+0xf4>
 800d830:	613c      	str	r4, [r7, #16]
 800d832:	4638      	mov	r0, r7
 800d834:	f001 f912 	bl	800ea5c <__mcmp>
 800d838:	2800      	cmp	r0, #0
 800d83a:	db25      	blt.n	800d888 <quorem+0xec>
 800d83c:	4629      	mov	r1, r5
 800d83e:	2000      	movs	r0, #0
 800d840:	f858 2b04 	ldr.w	r2, [r8], #4
 800d844:	f8d1 c000 	ldr.w	ip, [r1]
 800d848:	fa1f fe82 	uxth.w	lr, r2
 800d84c:	fa1f f38c 	uxth.w	r3, ip
 800d850:	eba3 030e 	sub.w	r3, r3, lr
 800d854:	4403      	add	r3, r0
 800d856:	0c12      	lsrs	r2, r2, #16
 800d858:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d85c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d860:	b29b      	uxth	r3, r3
 800d862:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d866:	45c1      	cmp	r9, r8
 800d868:	f841 3b04 	str.w	r3, [r1], #4
 800d86c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d870:	d2e6      	bcs.n	800d840 <quorem+0xa4>
 800d872:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d876:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d87a:	b922      	cbnz	r2, 800d886 <quorem+0xea>
 800d87c:	3b04      	subs	r3, #4
 800d87e:	429d      	cmp	r5, r3
 800d880:	461a      	mov	r2, r3
 800d882:	d30b      	bcc.n	800d89c <quorem+0x100>
 800d884:	613c      	str	r4, [r7, #16]
 800d886:	3601      	adds	r6, #1
 800d888:	4630      	mov	r0, r6
 800d88a:	b003      	add	sp, #12
 800d88c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d890:	6812      	ldr	r2, [r2, #0]
 800d892:	3b04      	subs	r3, #4
 800d894:	2a00      	cmp	r2, #0
 800d896:	d1cb      	bne.n	800d830 <quorem+0x94>
 800d898:	3c01      	subs	r4, #1
 800d89a:	e7c6      	b.n	800d82a <quorem+0x8e>
 800d89c:	6812      	ldr	r2, [r2, #0]
 800d89e:	3b04      	subs	r3, #4
 800d8a0:	2a00      	cmp	r2, #0
 800d8a2:	d1ef      	bne.n	800d884 <quorem+0xe8>
 800d8a4:	3c01      	subs	r4, #1
 800d8a6:	e7ea      	b.n	800d87e <quorem+0xe2>
 800d8a8:	2000      	movs	r0, #0
 800d8aa:	e7ee      	b.n	800d88a <quorem+0xee>
 800d8ac:	0000      	movs	r0, r0
	...

0800d8b0 <_dtoa_r>:
 800d8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b4:	69c7      	ldr	r7, [r0, #28]
 800d8b6:	b097      	sub	sp, #92	@ 0x5c
 800d8b8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d8bc:	ec55 4b10 	vmov	r4, r5, d0
 800d8c0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d8c2:	9107      	str	r1, [sp, #28]
 800d8c4:	4681      	mov	r9, r0
 800d8c6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d8c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800d8ca:	b97f      	cbnz	r7, 800d8ec <_dtoa_r+0x3c>
 800d8cc:	2010      	movs	r0, #16
 800d8ce:	f7fe fe2b 	bl	800c528 <malloc>
 800d8d2:	4602      	mov	r2, r0
 800d8d4:	f8c9 001c 	str.w	r0, [r9, #28]
 800d8d8:	b920      	cbnz	r0, 800d8e4 <_dtoa_r+0x34>
 800d8da:	4ba9      	ldr	r3, [pc, #676]	@ (800db80 <_dtoa_r+0x2d0>)
 800d8dc:	21ef      	movs	r1, #239	@ 0xef
 800d8de:	48a9      	ldr	r0, [pc, #676]	@ (800db84 <_dtoa_r+0x2d4>)
 800d8e0:	f002 fefa 	bl	80106d8 <__assert_func>
 800d8e4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d8e8:	6007      	str	r7, [r0, #0]
 800d8ea:	60c7      	str	r7, [r0, #12]
 800d8ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d8f0:	6819      	ldr	r1, [r3, #0]
 800d8f2:	b159      	cbz	r1, 800d90c <_dtoa_r+0x5c>
 800d8f4:	685a      	ldr	r2, [r3, #4]
 800d8f6:	604a      	str	r2, [r1, #4]
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	4093      	lsls	r3, r2
 800d8fc:	608b      	str	r3, [r1, #8]
 800d8fe:	4648      	mov	r0, r9
 800d900:	f000 fe30 	bl	800e564 <_Bfree>
 800d904:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d908:	2200      	movs	r2, #0
 800d90a:	601a      	str	r2, [r3, #0]
 800d90c:	1e2b      	subs	r3, r5, #0
 800d90e:	bfb9      	ittee	lt
 800d910:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d914:	9305      	strlt	r3, [sp, #20]
 800d916:	2300      	movge	r3, #0
 800d918:	6033      	strge	r3, [r6, #0]
 800d91a:	9f05      	ldr	r7, [sp, #20]
 800d91c:	4b9a      	ldr	r3, [pc, #616]	@ (800db88 <_dtoa_r+0x2d8>)
 800d91e:	bfbc      	itt	lt
 800d920:	2201      	movlt	r2, #1
 800d922:	6032      	strlt	r2, [r6, #0]
 800d924:	43bb      	bics	r3, r7
 800d926:	d112      	bne.n	800d94e <_dtoa_r+0x9e>
 800d928:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d92a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d92e:	6013      	str	r3, [r2, #0]
 800d930:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d934:	4323      	orrs	r3, r4
 800d936:	f000 855a 	beq.w	800e3ee <_dtoa_r+0xb3e>
 800d93a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d93c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800db9c <_dtoa_r+0x2ec>
 800d940:	2b00      	cmp	r3, #0
 800d942:	f000 855c 	beq.w	800e3fe <_dtoa_r+0xb4e>
 800d946:	f10a 0303 	add.w	r3, sl, #3
 800d94a:	f000 bd56 	b.w	800e3fa <_dtoa_r+0xb4a>
 800d94e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d952:	2200      	movs	r2, #0
 800d954:	ec51 0b17 	vmov	r0, r1, d7
 800d958:	2300      	movs	r3, #0
 800d95a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d95e:	f7f3 f8d3 	bl	8000b08 <__aeabi_dcmpeq>
 800d962:	4680      	mov	r8, r0
 800d964:	b158      	cbz	r0, 800d97e <_dtoa_r+0xce>
 800d966:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d968:	2301      	movs	r3, #1
 800d96a:	6013      	str	r3, [r2, #0]
 800d96c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d96e:	b113      	cbz	r3, 800d976 <_dtoa_r+0xc6>
 800d970:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d972:	4b86      	ldr	r3, [pc, #536]	@ (800db8c <_dtoa_r+0x2dc>)
 800d974:	6013      	str	r3, [r2, #0]
 800d976:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800dba0 <_dtoa_r+0x2f0>
 800d97a:	f000 bd40 	b.w	800e3fe <_dtoa_r+0xb4e>
 800d97e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d982:	aa14      	add	r2, sp, #80	@ 0x50
 800d984:	a915      	add	r1, sp, #84	@ 0x54
 800d986:	4648      	mov	r0, r9
 800d988:	f001 f988 	bl	800ec9c <__d2b>
 800d98c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d990:	9002      	str	r0, [sp, #8]
 800d992:	2e00      	cmp	r6, #0
 800d994:	d078      	beq.n	800da88 <_dtoa_r+0x1d8>
 800d996:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d998:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d99c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d9a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d9a4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d9a8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d9ac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d9b0:	4619      	mov	r1, r3
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	4b76      	ldr	r3, [pc, #472]	@ (800db90 <_dtoa_r+0x2e0>)
 800d9b6:	f7f2 fc87 	bl	80002c8 <__aeabi_dsub>
 800d9ba:	a36b      	add	r3, pc, #428	@ (adr r3, 800db68 <_dtoa_r+0x2b8>)
 800d9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c0:	f7f2 fe3a 	bl	8000638 <__aeabi_dmul>
 800d9c4:	a36a      	add	r3, pc, #424	@ (adr r3, 800db70 <_dtoa_r+0x2c0>)
 800d9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ca:	f7f2 fc7f 	bl	80002cc <__adddf3>
 800d9ce:	4604      	mov	r4, r0
 800d9d0:	4630      	mov	r0, r6
 800d9d2:	460d      	mov	r5, r1
 800d9d4:	f7f2 fdc6 	bl	8000564 <__aeabi_i2d>
 800d9d8:	a367      	add	r3, pc, #412	@ (adr r3, 800db78 <_dtoa_r+0x2c8>)
 800d9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9de:	f7f2 fe2b 	bl	8000638 <__aeabi_dmul>
 800d9e2:	4602      	mov	r2, r0
 800d9e4:	460b      	mov	r3, r1
 800d9e6:	4620      	mov	r0, r4
 800d9e8:	4629      	mov	r1, r5
 800d9ea:	f7f2 fc6f 	bl	80002cc <__adddf3>
 800d9ee:	4604      	mov	r4, r0
 800d9f0:	460d      	mov	r5, r1
 800d9f2:	f7f3 f8d1 	bl	8000b98 <__aeabi_d2iz>
 800d9f6:	2200      	movs	r2, #0
 800d9f8:	4607      	mov	r7, r0
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	4629      	mov	r1, r5
 800da00:	f7f3 f88c 	bl	8000b1c <__aeabi_dcmplt>
 800da04:	b140      	cbz	r0, 800da18 <_dtoa_r+0x168>
 800da06:	4638      	mov	r0, r7
 800da08:	f7f2 fdac 	bl	8000564 <__aeabi_i2d>
 800da0c:	4622      	mov	r2, r4
 800da0e:	462b      	mov	r3, r5
 800da10:	f7f3 f87a 	bl	8000b08 <__aeabi_dcmpeq>
 800da14:	b900      	cbnz	r0, 800da18 <_dtoa_r+0x168>
 800da16:	3f01      	subs	r7, #1
 800da18:	2f16      	cmp	r7, #22
 800da1a:	d852      	bhi.n	800dac2 <_dtoa_r+0x212>
 800da1c:	4b5d      	ldr	r3, [pc, #372]	@ (800db94 <_dtoa_r+0x2e4>)
 800da1e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800da22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da26:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800da2a:	f7f3 f877 	bl	8000b1c <__aeabi_dcmplt>
 800da2e:	2800      	cmp	r0, #0
 800da30:	d049      	beq.n	800dac6 <_dtoa_r+0x216>
 800da32:	3f01      	subs	r7, #1
 800da34:	2300      	movs	r3, #0
 800da36:	9310      	str	r3, [sp, #64]	@ 0x40
 800da38:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800da3a:	1b9b      	subs	r3, r3, r6
 800da3c:	1e5a      	subs	r2, r3, #1
 800da3e:	bf45      	ittet	mi
 800da40:	f1c3 0301 	rsbmi	r3, r3, #1
 800da44:	9300      	strmi	r3, [sp, #0]
 800da46:	2300      	movpl	r3, #0
 800da48:	2300      	movmi	r3, #0
 800da4a:	9206      	str	r2, [sp, #24]
 800da4c:	bf54      	ite	pl
 800da4e:	9300      	strpl	r3, [sp, #0]
 800da50:	9306      	strmi	r3, [sp, #24]
 800da52:	2f00      	cmp	r7, #0
 800da54:	db39      	blt.n	800daca <_dtoa_r+0x21a>
 800da56:	9b06      	ldr	r3, [sp, #24]
 800da58:	970d      	str	r7, [sp, #52]	@ 0x34
 800da5a:	443b      	add	r3, r7
 800da5c:	9306      	str	r3, [sp, #24]
 800da5e:	2300      	movs	r3, #0
 800da60:	9308      	str	r3, [sp, #32]
 800da62:	9b07      	ldr	r3, [sp, #28]
 800da64:	2b09      	cmp	r3, #9
 800da66:	d863      	bhi.n	800db30 <_dtoa_r+0x280>
 800da68:	2b05      	cmp	r3, #5
 800da6a:	bfc4      	itt	gt
 800da6c:	3b04      	subgt	r3, #4
 800da6e:	9307      	strgt	r3, [sp, #28]
 800da70:	9b07      	ldr	r3, [sp, #28]
 800da72:	f1a3 0302 	sub.w	r3, r3, #2
 800da76:	bfcc      	ite	gt
 800da78:	2400      	movgt	r4, #0
 800da7a:	2401      	movle	r4, #1
 800da7c:	2b03      	cmp	r3, #3
 800da7e:	d863      	bhi.n	800db48 <_dtoa_r+0x298>
 800da80:	e8df f003 	tbb	[pc, r3]
 800da84:	2b375452 	.word	0x2b375452
 800da88:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800da8c:	441e      	add	r6, r3
 800da8e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800da92:	2b20      	cmp	r3, #32
 800da94:	bfc1      	itttt	gt
 800da96:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800da9a:	409f      	lslgt	r7, r3
 800da9c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800daa0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800daa4:	bfd6      	itet	le
 800daa6:	f1c3 0320 	rsble	r3, r3, #32
 800daaa:	ea47 0003 	orrgt.w	r0, r7, r3
 800daae:	fa04 f003 	lslle.w	r0, r4, r3
 800dab2:	f7f2 fd47 	bl	8000544 <__aeabi_ui2d>
 800dab6:	2201      	movs	r2, #1
 800dab8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dabc:	3e01      	subs	r6, #1
 800dabe:	9212      	str	r2, [sp, #72]	@ 0x48
 800dac0:	e776      	b.n	800d9b0 <_dtoa_r+0x100>
 800dac2:	2301      	movs	r3, #1
 800dac4:	e7b7      	b.n	800da36 <_dtoa_r+0x186>
 800dac6:	9010      	str	r0, [sp, #64]	@ 0x40
 800dac8:	e7b6      	b.n	800da38 <_dtoa_r+0x188>
 800daca:	9b00      	ldr	r3, [sp, #0]
 800dacc:	1bdb      	subs	r3, r3, r7
 800dace:	9300      	str	r3, [sp, #0]
 800dad0:	427b      	negs	r3, r7
 800dad2:	9308      	str	r3, [sp, #32]
 800dad4:	2300      	movs	r3, #0
 800dad6:	930d      	str	r3, [sp, #52]	@ 0x34
 800dad8:	e7c3      	b.n	800da62 <_dtoa_r+0x1b2>
 800dada:	2301      	movs	r3, #1
 800dadc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dade:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dae0:	eb07 0b03 	add.w	fp, r7, r3
 800dae4:	f10b 0301 	add.w	r3, fp, #1
 800dae8:	2b01      	cmp	r3, #1
 800daea:	9303      	str	r3, [sp, #12]
 800daec:	bfb8      	it	lt
 800daee:	2301      	movlt	r3, #1
 800daf0:	e006      	b.n	800db00 <_dtoa_r+0x250>
 800daf2:	2301      	movs	r3, #1
 800daf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800daf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	dd28      	ble.n	800db4e <_dtoa_r+0x29e>
 800dafc:	469b      	mov	fp, r3
 800dafe:	9303      	str	r3, [sp, #12]
 800db00:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800db04:	2100      	movs	r1, #0
 800db06:	2204      	movs	r2, #4
 800db08:	f102 0514 	add.w	r5, r2, #20
 800db0c:	429d      	cmp	r5, r3
 800db0e:	d926      	bls.n	800db5e <_dtoa_r+0x2ae>
 800db10:	6041      	str	r1, [r0, #4]
 800db12:	4648      	mov	r0, r9
 800db14:	f000 fce6 	bl	800e4e4 <_Balloc>
 800db18:	4682      	mov	sl, r0
 800db1a:	2800      	cmp	r0, #0
 800db1c:	d142      	bne.n	800dba4 <_dtoa_r+0x2f4>
 800db1e:	4b1e      	ldr	r3, [pc, #120]	@ (800db98 <_dtoa_r+0x2e8>)
 800db20:	4602      	mov	r2, r0
 800db22:	f240 11af 	movw	r1, #431	@ 0x1af
 800db26:	e6da      	b.n	800d8de <_dtoa_r+0x2e>
 800db28:	2300      	movs	r3, #0
 800db2a:	e7e3      	b.n	800daf4 <_dtoa_r+0x244>
 800db2c:	2300      	movs	r3, #0
 800db2e:	e7d5      	b.n	800dadc <_dtoa_r+0x22c>
 800db30:	2401      	movs	r4, #1
 800db32:	2300      	movs	r3, #0
 800db34:	9307      	str	r3, [sp, #28]
 800db36:	9409      	str	r4, [sp, #36]	@ 0x24
 800db38:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800db3c:	2200      	movs	r2, #0
 800db3e:	f8cd b00c 	str.w	fp, [sp, #12]
 800db42:	2312      	movs	r3, #18
 800db44:	920c      	str	r2, [sp, #48]	@ 0x30
 800db46:	e7db      	b.n	800db00 <_dtoa_r+0x250>
 800db48:	2301      	movs	r3, #1
 800db4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800db4c:	e7f4      	b.n	800db38 <_dtoa_r+0x288>
 800db4e:	f04f 0b01 	mov.w	fp, #1
 800db52:	f8cd b00c 	str.w	fp, [sp, #12]
 800db56:	465b      	mov	r3, fp
 800db58:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800db5c:	e7d0      	b.n	800db00 <_dtoa_r+0x250>
 800db5e:	3101      	adds	r1, #1
 800db60:	0052      	lsls	r2, r2, #1
 800db62:	e7d1      	b.n	800db08 <_dtoa_r+0x258>
 800db64:	f3af 8000 	nop.w
 800db68:	636f4361 	.word	0x636f4361
 800db6c:	3fd287a7 	.word	0x3fd287a7
 800db70:	8b60c8b3 	.word	0x8b60c8b3
 800db74:	3fc68a28 	.word	0x3fc68a28
 800db78:	509f79fb 	.word	0x509f79fb
 800db7c:	3fd34413 	.word	0x3fd34413
 800db80:	0801333c 	.word	0x0801333c
 800db84:	08013353 	.word	0x08013353
 800db88:	7ff00000 	.word	0x7ff00000
 800db8c:	0801343f 	.word	0x0801343f
 800db90:	3ff80000 	.word	0x3ff80000
 800db94:	08013520 	.word	0x08013520
 800db98:	080133ab 	.word	0x080133ab
 800db9c:	08013338 	.word	0x08013338
 800dba0:	0801343e 	.word	0x0801343e
 800dba4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dba8:	6018      	str	r0, [r3, #0]
 800dbaa:	9b03      	ldr	r3, [sp, #12]
 800dbac:	2b0e      	cmp	r3, #14
 800dbae:	f200 80a1 	bhi.w	800dcf4 <_dtoa_r+0x444>
 800dbb2:	2c00      	cmp	r4, #0
 800dbb4:	f000 809e 	beq.w	800dcf4 <_dtoa_r+0x444>
 800dbb8:	2f00      	cmp	r7, #0
 800dbba:	dd33      	ble.n	800dc24 <_dtoa_r+0x374>
 800dbbc:	4b9c      	ldr	r3, [pc, #624]	@ (800de30 <_dtoa_r+0x580>)
 800dbbe:	f007 020f 	and.w	r2, r7, #15
 800dbc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dbc6:	ed93 7b00 	vldr	d7, [r3]
 800dbca:	05f8      	lsls	r0, r7, #23
 800dbcc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800dbd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dbd4:	d516      	bpl.n	800dc04 <_dtoa_r+0x354>
 800dbd6:	4b97      	ldr	r3, [pc, #604]	@ (800de34 <_dtoa_r+0x584>)
 800dbd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dbdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dbe0:	f7f2 fe54 	bl	800088c <__aeabi_ddiv>
 800dbe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dbe8:	f004 040f 	and.w	r4, r4, #15
 800dbec:	2603      	movs	r6, #3
 800dbee:	4d91      	ldr	r5, [pc, #580]	@ (800de34 <_dtoa_r+0x584>)
 800dbf0:	b954      	cbnz	r4, 800dc08 <_dtoa_r+0x358>
 800dbf2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dbf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbfa:	f7f2 fe47 	bl	800088c <__aeabi_ddiv>
 800dbfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc02:	e028      	b.n	800dc56 <_dtoa_r+0x3a6>
 800dc04:	2602      	movs	r6, #2
 800dc06:	e7f2      	b.n	800dbee <_dtoa_r+0x33e>
 800dc08:	07e1      	lsls	r1, r4, #31
 800dc0a:	d508      	bpl.n	800dc1e <_dtoa_r+0x36e>
 800dc0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dc10:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc14:	f7f2 fd10 	bl	8000638 <__aeabi_dmul>
 800dc18:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dc1c:	3601      	adds	r6, #1
 800dc1e:	1064      	asrs	r4, r4, #1
 800dc20:	3508      	adds	r5, #8
 800dc22:	e7e5      	b.n	800dbf0 <_dtoa_r+0x340>
 800dc24:	f000 80af 	beq.w	800dd86 <_dtoa_r+0x4d6>
 800dc28:	427c      	negs	r4, r7
 800dc2a:	4b81      	ldr	r3, [pc, #516]	@ (800de30 <_dtoa_r+0x580>)
 800dc2c:	4d81      	ldr	r5, [pc, #516]	@ (800de34 <_dtoa_r+0x584>)
 800dc2e:	f004 020f 	and.w	r2, r4, #15
 800dc32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc3e:	f7f2 fcfb 	bl	8000638 <__aeabi_dmul>
 800dc42:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc46:	1124      	asrs	r4, r4, #4
 800dc48:	2300      	movs	r3, #0
 800dc4a:	2602      	movs	r6, #2
 800dc4c:	2c00      	cmp	r4, #0
 800dc4e:	f040 808f 	bne.w	800dd70 <_dtoa_r+0x4c0>
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d1d3      	bne.n	800dbfe <_dtoa_r+0x34e>
 800dc56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dc58:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	f000 8094 	beq.w	800dd8a <_dtoa_r+0x4da>
 800dc62:	4b75      	ldr	r3, [pc, #468]	@ (800de38 <_dtoa_r+0x588>)
 800dc64:	2200      	movs	r2, #0
 800dc66:	4620      	mov	r0, r4
 800dc68:	4629      	mov	r1, r5
 800dc6a:	f7f2 ff57 	bl	8000b1c <__aeabi_dcmplt>
 800dc6e:	2800      	cmp	r0, #0
 800dc70:	f000 808b 	beq.w	800dd8a <_dtoa_r+0x4da>
 800dc74:	9b03      	ldr	r3, [sp, #12]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	f000 8087 	beq.w	800dd8a <_dtoa_r+0x4da>
 800dc7c:	f1bb 0f00 	cmp.w	fp, #0
 800dc80:	dd34      	ble.n	800dcec <_dtoa_r+0x43c>
 800dc82:	4620      	mov	r0, r4
 800dc84:	4b6d      	ldr	r3, [pc, #436]	@ (800de3c <_dtoa_r+0x58c>)
 800dc86:	2200      	movs	r2, #0
 800dc88:	4629      	mov	r1, r5
 800dc8a:	f7f2 fcd5 	bl	8000638 <__aeabi_dmul>
 800dc8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc92:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800dc96:	3601      	adds	r6, #1
 800dc98:	465c      	mov	r4, fp
 800dc9a:	4630      	mov	r0, r6
 800dc9c:	f7f2 fc62 	bl	8000564 <__aeabi_i2d>
 800dca0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dca4:	f7f2 fcc8 	bl	8000638 <__aeabi_dmul>
 800dca8:	4b65      	ldr	r3, [pc, #404]	@ (800de40 <_dtoa_r+0x590>)
 800dcaa:	2200      	movs	r2, #0
 800dcac:	f7f2 fb0e 	bl	80002cc <__adddf3>
 800dcb0:	4605      	mov	r5, r0
 800dcb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dcb6:	2c00      	cmp	r4, #0
 800dcb8:	d16a      	bne.n	800dd90 <_dtoa_r+0x4e0>
 800dcba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcbe:	4b61      	ldr	r3, [pc, #388]	@ (800de44 <_dtoa_r+0x594>)
 800dcc0:	2200      	movs	r2, #0
 800dcc2:	f7f2 fb01 	bl	80002c8 <__aeabi_dsub>
 800dcc6:	4602      	mov	r2, r0
 800dcc8:	460b      	mov	r3, r1
 800dcca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dcce:	462a      	mov	r2, r5
 800dcd0:	4633      	mov	r3, r6
 800dcd2:	f7f2 ff41 	bl	8000b58 <__aeabi_dcmpgt>
 800dcd6:	2800      	cmp	r0, #0
 800dcd8:	f040 8298 	bne.w	800e20c <_dtoa_r+0x95c>
 800dcdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dce0:	462a      	mov	r2, r5
 800dce2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dce6:	f7f2 ff19 	bl	8000b1c <__aeabi_dcmplt>
 800dcea:	bb38      	cbnz	r0, 800dd3c <_dtoa_r+0x48c>
 800dcec:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800dcf0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dcf4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	f2c0 8157 	blt.w	800dfaa <_dtoa_r+0x6fa>
 800dcfc:	2f0e      	cmp	r7, #14
 800dcfe:	f300 8154 	bgt.w	800dfaa <_dtoa_r+0x6fa>
 800dd02:	4b4b      	ldr	r3, [pc, #300]	@ (800de30 <_dtoa_r+0x580>)
 800dd04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd08:	ed93 7b00 	vldr	d7, [r3]
 800dd0c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	ed8d 7b00 	vstr	d7, [sp]
 800dd14:	f280 80e5 	bge.w	800dee2 <_dtoa_r+0x632>
 800dd18:	9b03      	ldr	r3, [sp, #12]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	f300 80e1 	bgt.w	800dee2 <_dtoa_r+0x632>
 800dd20:	d10c      	bne.n	800dd3c <_dtoa_r+0x48c>
 800dd22:	4b48      	ldr	r3, [pc, #288]	@ (800de44 <_dtoa_r+0x594>)
 800dd24:	2200      	movs	r2, #0
 800dd26:	ec51 0b17 	vmov	r0, r1, d7
 800dd2a:	f7f2 fc85 	bl	8000638 <__aeabi_dmul>
 800dd2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd32:	f7f2 ff07 	bl	8000b44 <__aeabi_dcmpge>
 800dd36:	2800      	cmp	r0, #0
 800dd38:	f000 8266 	beq.w	800e208 <_dtoa_r+0x958>
 800dd3c:	2400      	movs	r4, #0
 800dd3e:	4625      	mov	r5, r4
 800dd40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd42:	4656      	mov	r6, sl
 800dd44:	ea6f 0803 	mvn.w	r8, r3
 800dd48:	2700      	movs	r7, #0
 800dd4a:	4621      	mov	r1, r4
 800dd4c:	4648      	mov	r0, r9
 800dd4e:	f000 fc09 	bl	800e564 <_Bfree>
 800dd52:	2d00      	cmp	r5, #0
 800dd54:	f000 80bd 	beq.w	800ded2 <_dtoa_r+0x622>
 800dd58:	b12f      	cbz	r7, 800dd66 <_dtoa_r+0x4b6>
 800dd5a:	42af      	cmp	r7, r5
 800dd5c:	d003      	beq.n	800dd66 <_dtoa_r+0x4b6>
 800dd5e:	4639      	mov	r1, r7
 800dd60:	4648      	mov	r0, r9
 800dd62:	f000 fbff 	bl	800e564 <_Bfree>
 800dd66:	4629      	mov	r1, r5
 800dd68:	4648      	mov	r0, r9
 800dd6a:	f000 fbfb 	bl	800e564 <_Bfree>
 800dd6e:	e0b0      	b.n	800ded2 <_dtoa_r+0x622>
 800dd70:	07e2      	lsls	r2, r4, #31
 800dd72:	d505      	bpl.n	800dd80 <_dtoa_r+0x4d0>
 800dd74:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dd78:	f7f2 fc5e 	bl	8000638 <__aeabi_dmul>
 800dd7c:	3601      	adds	r6, #1
 800dd7e:	2301      	movs	r3, #1
 800dd80:	1064      	asrs	r4, r4, #1
 800dd82:	3508      	adds	r5, #8
 800dd84:	e762      	b.n	800dc4c <_dtoa_r+0x39c>
 800dd86:	2602      	movs	r6, #2
 800dd88:	e765      	b.n	800dc56 <_dtoa_r+0x3a6>
 800dd8a:	9c03      	ldr	r4, [sp, #12]
 800dd8c:	46b8      	mov	r8, r7
 800dd8e:	e784      	b.n	800dc9a <_dtoa_r+0x3ea>
 800dd90:	4b27      	ldr	r3, [pc, #156]	@ (800de30 <_dtoa_r+0x580>)
 800dd92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dd94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dd98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dd9c:	4454      	add	r4, sl
 800dd9e:	2900      	cmp	r1, #0
 800dda0:	d054      	beq.n	800de4c <_dtoa_r+0x59c>
 800dda2:	4929      	ldr	r1, [pc, #164]	@ (800de48 <_dtoa_r+0x598>)
 800dda4:	2000      	movs	r0, #0
 800dda6:	f7f2 fd71 	bl	800088c <__aeabi_ddiv>
 800ddaa:	4633      	mov	r3, r6
 800ddac:	462a      	mov	r2, r5
 800ddae:	f7f2 fa8b 	bl	80002c8 <__aeabi_dsub>
 800ddb2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ddb6:	4656      	mov	r6, sl
 800ddb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddbc:	f7f2 feec 	bl	8000b98 <__aeabi_d2iz>
 800ddc0:	4605      	mov	r5, r0
 800ddc2:	f7f2 fbcf 	bl	8000564 <__aeabi_i2d>
 800ddc6:	4602      	mov	r2, r0
 800ddc8:	460b      	mov	r3, r1
 800ddca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddce:	f7f2 fa7b 	bl	80002c8 <__aeabi_dsub>
 800ddd2:	3530      	adds	r5, #48	@ 0x30
 800ddd4:	4602      	mov	r2, r0
 800ddd6:	460b      	mov	r3, r1
 800ddd8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dddc:	f806 5b01 	strb.w	r5, [r6], #1
 800dde0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dde4:	f7f2 fe9a 	bl	8000b1c <__aeabi_dcmplt>
 800dde8:	2800      	cmp	r0, #0
 800ddea:	d172      	bne.n	800ded2 <_dtoa_r+0x622>
 800ddec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddf0:	4911      	ldr	r1, [pc, #68]	@ (800de38 <_dtoa_r+0x588>)
 800ddf2:	2000      	movs	r0, #0
 800ddf4:	f7f2 fa68 	bl	80002c8 <__aeabi_dsub>
 800ddf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ddfc:	f7f2 fe8e 	bl	8000b1c <__aeabi_dcmplt>
 800de00:	2800      	cmp	r0, #0
 800de02:	f040 80b4 	bne.w	800df6e <_dtoa_r+0x6be>
 800de06:	42a6      	cmp	r6, r4
 800de08:	f43f af70 	beq.w	800dcec <_dtoa_r+0x43c>
 800de0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800de10:	4b0a      	ldr	r3, [pc, #40]	@ (800de3c <_dtoa_r+0x58c>)
 800de12:	2200      	movs	r2, #0
 800de14:	f7f2 fc10 	bl	8000638 <__aeabi_dmul>
 800de18:	4b08      	ldr	r3, [pc, #32]	@ (800de3c <_dtoa_r+0x58c>)
 800de1a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de1e:	2200      	movs	r2, #0
 800de20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de24:	f7f2 fc08 	bl	8000638 <__aeabi_dmul>
 800de28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de2c:	e7c4      	b.n	800ddb8 <_dtoa_r+0x508>
 800de2e:	bf00      	nop
 800de30:	08013520 	.word	0x08013520
 800de34:	080134f8 	.word	0x080134f8
 800de38:	3ff00000 	.word	0x3ff00000
 800de3c:	40240000 	.word	0x40240000
 800de40:	401c0000 	.word	0x401c0000
 800de44:	40140000 	.word	0x40140000
 800de48:	3fe00000 	.word	0x3fe00000
 800de4c:	4631      	mov	r1, r6
 800de4e:	4628      	mov	r0, r5
 800de50:	f7f2 fbf2 	bl	8000638 <__aeabi_dmul>
 800de54:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de58:	9413      	str	r4, [sp, #76]	@ 0x4c
 800de5a:	4656      	mov	r6, sl
 800de5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de60:	f7f2 fe9a 	bl	8000b98 <__aeabi_d2iz>
 800de64:	4605      	mov	r5, r0
 800de66:	f7f2 fb7d 	bl	8000564 <__aeabi_i2d>
 800de6a:	4602      	mov	r2, r0
 800de6c:	460b      	mov	r3, r1
 800de6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de72:	f7f2 fa29 	bl	80002c8 <__aeabi_dsub>
 800de76:	3530      	adds	r5, #48	@ 0x30
 800de78:	f806 5b01 	strb.w	r5, [r6], #1
 800de7c:	4602      	mov	r2, r0
 800de7e:	460b      	mov	r3, r1
 800de80:	42a6      	cmp	r6, r4
 800de82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800de86:	f04f 0200 	mov.w	r2, #0
 800de8a:	d124      	bne.n	800ded6 <_dtoa_r+0x626>
 800de8c:	4baf      	ldr	r3, [pc, #700]	@ (800e14c <_dtoa_r+0x89c>)
 800de8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800de92:	f7f2 fa1b 	bl	80002cc <__adddf3>
 800de96:	4602      	mov	r2, r0
 800de98:	460b      	mov	r3, r1
 800de9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de9e:	f7f2 fe5b 	bl	8000b58 <__aeabi_dcmpgt>
 800dea2:	2800      	cmp	r0, #0
 800dea4:	d163      	bne.n	800df6e <_dtoa_r+0x6be>
 800dea6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800deaa:	49a8      	ldr	r1, [pc, #672]	@ (800e14c <_dtoa_r+0x89c>)
 800deac:	2000      	movs	r0, #0
 800deae:	f7f2 fa0b 	bl	80002c8 <__aeabi_dsub>
 800deb2:	4602      	mov	r2, r0
 800deb4:	460b      	mov	r3, r1
 800deb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800deba:	f7f2 fe2f 	bl	8000b1c <__aeabi_dcmplt>
 800debe:	2800      	cmp	r0, #0
 800dec0:	f43f af14 	beq.w	800dcec <_dtoa_r+0x43c>
 800dec4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800dec6:	1e73      	subs	r3, r6, #1
 800dec8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800deca:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dece:	2b30      	cmp	r3, #48	@ 0x30
 800ded0:	d0f8      	beq.n	800dec4 <_dtoa_r+0x614>
 800ded2:	4647      	mov	r7, r8
 800ded4:	e03b      	b.n	800df4e <_dtoa_r+0x69e>
 800ded6:	4b9e      	ldr	r3, [pc, #632]	@ (800e150 <_dtoa_r+0x8a0>)
 800ded8:	f7f2 fbae 	bl	8000638 <__aeabi_dmul>
 800dedc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dee0:	e7bc      	b.n	800de5c <_dtoa_r+0x5ac>
 800dee2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dee6:	4656      	mov	r6, sl
 800dee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800deec:	4620      	mov	r0, r4
 800deee:	4629      	mov	r1, r5
 800def0:	f7f2 fccc 	bl	800088c <__aeabi_ddiv>
 800def4:	f7f2 fe50 	bl	8000b98 <__aeabi_d2iz>
 800def8:	4680      	mov	r8, r0
 800defa:	f7f2 fb33 	bl	8000564 <__aeabi_i2d>
 800defe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df02:	f7f2 fb99 	bl	8000638 <__aeabi_dmul>
 800df06:	4602      	mov	r2, r0
 800df08:	460b      	mov	r3, r1
 800df0a:	4620      	mov	r0, r4
 800df0c:	4629      	mov	r1, r5
 800df0e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800df12:	f7f2 f9d9 	bl	80002c8 <__aeabi_dsub>
 800df16:	f806 4b01 	strb.w	r4, [r6], #1
 800df1a:	9d03      	ldr	r5, [sp, #12]
 800df1c:	eba6 040a 	sub.w	r4, r6, sl
 800df20:	42a5      	cmp	r5, r4
 800df22:	4602      	mov	r2, r0
 800df24:	460b      	mov	r3, r1
 800df26:	d133      	bne.n	800df90 <_dtoa_r+0x6e0>
 800df28:	f7f2 f9d0 	bl	80002cc <__adddf3>
 800df2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df30:	4604      	mov	r4, r0
 800df32:	460d      	mov	r5, r1
 800df34:	f7f2 fe10 	bl	8000b58 <__aeabi_dcmpgt>
 800df38:	b9c0      	cbnz	r0, 800df6c <_dtoa_r+0x6bc>
 800df3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df3e:	4620      	mov	r0, r4
 800df40:	4629      	mov	r1, r5
 800df42:	f7f2 fde1 	bl	8000b08 <__aeabi_dcmpeq>
 800df46:	b110      	cbz	r0, 800df4e <_dtoa_r+0x69e>
 800df48:	f018 0f01 	tst.w	r8, #1
 800df4c:	d10e      	bne.n	800df6c <_dtoa_r+0x6bc>
 800df4e:	9902      	ldr	r1, [sp, #8]
 800df50:	4648      	mov	r0, r9
 800df52:	f000 fb07 	bl	800e564 <_Bfree>
 800df56:	2300      	movs	r3, #0
 800df58:	7033      	strb	r3, [r6, #0]
 800df5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800df5c:	3701      	adds	r7, #1
 800df5e:	601f      	str	r7, [r3, #0]
 800df60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800df62:	2b00      	cmp	r3, #0
 800df64:	f000 824b 	beq.w	800e3fe <_dtoa_r+0xb4e>
 800df68:	601e      	str	r6, [r3, #0]
 800df6a:	e248      	b.n	800e3fe <_dtoa_r+0xb4e>
 800df6c:	46b8      	mov	r8, r7
 800df6e:	4633      	mov	r3, r6
 800df70:	461e      	mov	r6, r3
 800df72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800df76:	2a39      	cmp	r2, #57	@ 0x39
 800df78:	d106      	bne.n	800df88 <_dtoa_r+0x6d8>
 800df7a:	459a      	cmp	sl, r3
 800df7c:	d1f8      	bne.n	800df70 <_dtoa_r+0x6c0>
 800df7e:	2230      	movs	r2, #48	@ 0x30
 800df80:	f108 0801 	add.w	r8, r8, #1
 800df84:	f88a 2000 	strb.w	r2, [sl]
 800df88:	781a      	ldrb	r2, [r3, #0]
 800df8a:	3201      	adds	r2, #1
 800df8c:	701a      	strb	r2, [r3, #0]
 800df8e:	e7a0      	b.n	800ded2 <_dtoa_r+0x622>
 800df90:	4b6f      	ldr	r3, [pc, #444]	@ (800e150 <_dtoa_r+0x8a0>)
 800df92:	2200      	movs	r2, #0
 800df94:	f7f2 fb50 	bl	8000638 <__aeabi_dmul>
 800df98:	2200      	movs	r2, #0
 800df9a:	2300      	movs	r3, #0
 800df9c:	4604      	mov	r4, r0
 800df9e:	460d      	mov	r5, r1
 800dfa0:	f7f2 fdb2 	bl	8000b08 <__aeabi_dcmpeq>
 800dfa4:	2800      	cmp	r0, #0
 800dfa6:	d09f      	beq.n	800dee8 <_dtoa_r+0x638>
 800dfa8:	e7d1      	b.n	800df4e <_dtoa_r+0x69e>
 800dfaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dfac:	2a00      	cmp	r2, #0
 800dfae:	f000 80ea 	beq.w	800e186 <_dtoa_r+0x8d6>
 800dfb2:	9a07      	ldr	r2, [sp, #28]
 800dfb4:	2a01      	cmp	r2, #1
 800dfb6:	f300 80cd 	bgt.w	800e154 <_dtoa_r+0x8a4>
 800dfba:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dfbc:	2a00      	cmp	r2, #0
 800dfbe:	f000 80c1 	beq.w	800e144 <_dtoa_r+0x894>
 800dfc2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dfc6:	9c08      	ldr	r4, [sp, #32]
 800dfc8:	9e00      	ldr	r6, [sp, #0]
 800dfca:	9a00      	ldr	r2, [sp, #0]
 800dfcc:	441a      	add	r2, r3
 800dfce:	9200      	str	r2, [sp, #0]
 800dfd0:	9a06      	ldr	r2, [sp, #24]
 800dfd2:	2101      	movs	r1, #1
 800dfd4:	441a      	add	r2, r3
 800dfd6:	4648      	mov	r0, r9
 800dfd8:	9206      	str	r2, [sp, #24]
 800dfda:	f000 fbc1 	bl	800e760 <__i2b>
 800dfde:	4605      	mov	r5, r0
 800dfe0:	b166      	cbz	r6, 800dffc <_dtoa_r+0x74c>
 800dfe2:	9b06      	ldr	r3, [sp, #24]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	dd09      	ble.n	800dffc <_dtoa_r+0x74c>
 800dfe8:	42b3      	cmp	r3, r6
 800dfea:	9a00      	ldr	r2, [sp, #0]
 800dfec:	bfa8      	it	ge
 800dfee:	4633      	movge	r3, r6
 800dff0:	1ad2      	subs	r2, r2, r3
 800dff2:	9200      	str	r2, [sp, #0]
 800dff4:	9a06      	ldr	r2, [sp, #24]
 800dff6:	1af6      	subs	r6, r6, r3
 800dff8:	1ad3      	subs	r3, r2, r3
 800dffa:	9306      	str	r3, [sp, #24]
 800dffc:	9b08      	ldr	r3, [sp, #32]
 800dffe:	b30b      	cbz	r3, 800e044 <_dtoa_r+0x794>
 800e000:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e002:	2b00      	cmp	r3, #0
 800e004:	f000 80c6 	beq.w	800e194 <_dtoa_r+0x8e4>
 800e008:	2c00      	cmp	r4, #0
 800e00a:	f000 80c0 	beq.w	800e18e <_dtoa_r+0x8de>
 800e00e:	4629      	mov	r1, r5
 800e010:	4622      	mov	r2, r4
 800e012:	4648      	mov	r0, r9
 800e014:	f000 fc5c 	bl	800e8d0 <__pow5mult>
 800e018:	9a02      	ldr	r2, [sp, #8]
 800e01a:	4601      	mov	r1, r0
 800e01c:	4605      	mov	r5, r0
 800e01e:	4648      	mov	r0, r9
 800e020:	f000 fbb4 	bl	800e78c <__multiply>
 800e024:	9902      	ldr	r1, [sp, #8]
 800e026:	4680      	mov	r8, r0
 800e028:	4648      	mov	r0, r9
 800e02a:	f000 fa9b 	bl	800e564 <_Bfree>
 800e02e:	9b08      	ldr	r3, [sp, #32]
 800e030:	1b1b      	subs	r3, r3, r4
 800e032:	9308      	str	r3, [sp, #32]
 800e034:	f000 80b1 	beq.w	800e19a <_dtoa_r+0x8ea>
 800e038:	9a08      	ldr	r2, [sp, #32]
 800e03a:	4641      	mov	r1, r8
 800e03c:	4648      	mov	r0, r9
 800e03e:	f000 fc47 	bl	800e8d0 <__pow5mult>
 800e042:	9002      	str	r0, [sp, #8]
 800e044:	2101      	movs	r1, #1
 800e046:	4648      	mov	r0, r9
 800e048:	f000 fb8a 	bl	800e760 <__i2b>
 800e04c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e04e:	4604      	mov	r4, r0
 800e050:	2b00      	cmp	r3, #0
 800e052:	f000 81d8 	beq.w	800e406 <_dtoa_r+0xb56>
 800e056:	461a      	mov	r2, r3
 800e058:	4601      	mov	r1, r0
 800e05a:	4648      	mov	r0, r9
 800e05c:	f000 fc38 	bl	800e8d0 <__pow5mult>
 800e060:	9b07      	ldr	r3, [sp, #28]
 800e062:	2b01      	cmp	r3, #1
 800e064:	4604      	mov	r4, r0
 800e066:	f300 809f 	bgt.w	800e1a8 <_dtoa_r+0x8f8>
 800e06a:	9b04      	ldr	r3, [sp, #16]
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	f040 8097 	bne.w	800e1a0 <_dtoa_r+0x8f0>
 800e072:	9b05      	ldr	r3, [sp, #20]
 800e074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e078:	2b00      	cmp	r3, #0
 800e07a:	f040 8093 	bne.w	800e1a4 <_dtoa_r+0x8f4>
 800e07e:	9b05      	ldr	r3, [sp, #20]
 800e080:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e084:	0d1b      	lsrs	r3, r3, #20
 800e086:	051b      	lsls	r3, r3, #20
 800e088:	b133      	cbz	r3, 800e098 <_dtoa_r+0x7e8>
 800e08a:	9b00      	ldr	r3, [sp, #0]
 800e08c:	3301      	adds	r3, #1
 800e08e:	9300      	str	r3, [sp, #0]
 800e090:	9b06      	ldr	r3, [sp, #24]
 800e092:	3301      	adds	r3, #1
 800e094:	9306      	str	r3, [sp, #24]
 800e096:	2301      	movs	r3, #1
 800e098:	9308      	str	r3, [sp, #32]
 800e09a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	f000 81b8 	beq.w	800e412 <_dtoa_r+0xb62>
 800e0a2:	6923      	ldr	r3, [r4, #16]
 800e0a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e0a8:	6918      	ldr	r0, [r3, #16]
 800e0aa:	f000 fb0d 	bl	800e6c8 <__hi0bits>
 800e0ae:	f1c0 0020 	rsb	r0, r0, #32
 800e0b2:	9b06      	ldr	r3, [sp, #24]
 800e0b4:	4418      	add	r0, r3
 800e0b6:	f010 001f 	ands.w	r0, r0, #31
 800e0ba:	f000 8082 	beq.w	800e1c2 <_dtoa_r+0x912>
 800e0be:	f1c0 0320 	rsb	r3, r0, #32
 800e0c2:	2b04      	cmp	r3, #4
 800e0c4:	dd73      	ble.n	800e1ae <_dtoa_r+0x8fe>
 800e0c6:	9b00      	ldr	r3, [sp, #0]
 800e0c8:	f1c0 001c 	rsb	r0, r0, #28
 800e0cc:	4403      	add	r3, r0
 800e0ce:	9300      	str	r3, [sp, #0]
 800e0d0:	9b06      	ldr	r3, [sp, #24]
 800e0d2:	4403      	add	r3, r0
 800e0d4:	4406      	add	r6, r0
 800e0d6:	9306      	str	r3, [sp, #24]
 800e0d8:	9b00      	ldr	r3, [sp, #0]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	dd05      	ble.n	800e0ea <_dtoa_r+0x83a>
 800e0de:	9902      	ldr	r1, [sp, #8]
 800e0e0:	461a      	mov	r2, r3
 800e0e2:	4648      	mov	r0, r9
 800e0e4:	f000 fc4e 	bl	800e984 <__lshift>
 800e0e8:	9002      	str	r0, [sp, #8]
 800e0ea:	9b06      	ldr	r3, [sp, #24]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	dd05      	ble.n	800e0fc <_dtoa_r+0x84c>
 800e0f0:	4621      	mov	r1, r4
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	4648      	mov	r0, r9
 800e0f6:	f000 fc45 	bl	800e984 <__lshift>
 800e0fa:	4604      	mov	r4, r0
 800e0fc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d061      	beq.n	800e1c6 <_dtoa_r+0x916>
 800e102:	9802      	ldr	r0, [sp, #8]
 800e104:	4621      	mov	r1, r4
 800e106:	f000 fca9 	bl	800ea5c <__mcmp>
 800e10a:	2800      	cmp	r0, #0
 800e10c:	da5b      	bge.n	800e1c6 <_dtoa_r+0x916>
 800e10e:	2300      	movs	r3, #0
 800e110:	9902      	ldr	r1, [sp, #8]
 800e112:	220a      	movs	r2, #10
 800e114:	4648      	mov	r0, r9
 800e116:	f000 fa47 	bl	800e5a8 <__multadd>
 800e11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e11c:	9002      	str	r0, [sp, #8]
 800e11e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800e122:	2b00      	cmp	r3, #0
 800e124:	f000 8177 	beq.w	800e416 <_dtoa_r+0xb66>
 800e128:	4629      	mov	r1, r5
 800e12a:	2300      	movs	r3, #0
 800e12c:	220a      	movs	r2, #10
 800e12e:	4648      	mov	r0, r9
 800e130:	f000 fa3a 	bl	800e5a8 <__multadd>
 800e134:	f1bb 0f00 	cmp.w	fp, #0
 800e138:	4605      	mov	r5, r0
 800e13a:	dc6f      	bgt.n	800e21c <_dtoa_r+0x96c>
 800e13c:	9b07      	ldr	r3, [sp, #28]
 800e13e:	2b02      	cmp	r3, #2
 800e140:	dc49      	bgt.n	800e1d6 <_dtoa_r+0x926>
 800e142:	e06b      	b.n	800e21c <_dtoa_r+0x96c>
 800e144:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e146:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e14a:	e73c      	b.n	800dfc6 <_dtoa_r+0x716>
 800e14c:	3fe00000 	.word	0x3fe00000
 800e150:	40240000 	.word	0x40240000
 800e154:	9b03      	ldr	r3, [sp, #12]
 800e156:	1e5c      	subs	r4, r3, #1
 800e158:	9b08      	ldr	r3, [sp, #32]
 800e15a:	42a3      	cmp	r3, r4
 800e15c:	db09      	blt.n	800e172 <_dtoa_r+0x8c2>
 800e15e:	1b1c      	subs	r4, r3, r4
 800e160:	9b03      	ldr	r3, [sp, #12]
 800e162:	2b00      	cmp	r3, #0
 800e164:	f6bf af30 	bge.w	800dfc8 <_dtoa_r+0x718>
 800e168:	9b00      	ldr	r3, [sp, #0]
 800e16a:	9a03      	ldr	r2, [sp, #12]
 800e16c:	1a9e      	subs	r6, r3, r2
 800e16e:	2300      	movs	r3, #0
 800e170:	e72b      	b.n	800dfca <_dtoa_r+0x71a>
 800e172:	9b08      	ldr	r3, [sp, #32]
 800e174:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e176:	9408      	str	r4, [sp, #32]
 800e178:	1ae3      	subs	r3, r4, r3
 800e17a:	441a      	add	r2, r3
 800e17c:	9e00      	ldr	r6, [sp, #0]
 800e17e:	9b03      	ldr	r3, [sp, #12]
 800e180:	920d      	str	r2, [sp, #52]	@ 0x34
 800e182:	2400      	movs	r4, #0
 800e184:	e721      	b.n	800dfca <_dtoa_r+0x71a>
 800e186:	9c08      	ldr	r4, [sp, #32]
 800e188:	9e00      	ldr	r6, [sp, #0]
 800e18a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e18c:	e728      	b.n	800dfe0 <_dtoa_r+0x730>
 800e18e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e192:	e751      	b.n	800e038 <_dtoa_r+0x788>
 800e194:	9a08      	ldr	r2, [sp, #32]
 800e196:	9902      	ldr	r1, [sp, #8]
 800e198:	e750      	b.n	800e03c <_dtoa_r+0x78c>
 800e19a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e19e:	e751      	b.n	800e044 <_dtoa_r+0x794>
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	e779      	b.n	800e098 <_dtoa_r+0x7e8>
 800e1a4:	9b04      	ldr	r3, [sp, #16]
 800e1a6:	e777      	b.n	800e098 <_dtoa_r+0x7e8>
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	9308      	str	r3, [sp, #32]
 800e1ac:	e779      	b.n	800e0a2 <_dtoa_r+0x7f2>
 800e1ae:	d093      	beq.n	800e0d8 <_dtoa_r+0x828>
 800e1b0:	9a00      	ldr	r2, [sp, #0]
 800e1b2:	331c      	adds	r3, #28
 800e1b4:	441a      	add	r2, r3
 800e1b6:	9200      	str	r2, [sp, #0]
 800e1b8:	9a06      	ldr	r2, [sp, #24]
 800e1ba:	441a      	add	r2, r3
 800e1bc:	441e      	add	r6, r3
 800e1be:	9206      	str	r2, [sp, #24]
 800e1c0:	e78a      	b.n	800e0d8 <_dtoa_r+0x828>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	e7f4      	b.n	800e1b0 <_dtoa_r+0x900>
 800e1c6:	9b03      	ldr	r3, [sp, #12]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	46b8      	mov	r8, r7
 800e1cc:	dc20      	bgt.n	800e210 <_dtoa_r+0x960>
 800e1ce:	469b      	mov	fp, r3
 800e1d0:	9b07      	ldr	r3, [sp, #28]
 800e1d2:	2b02      	cmp	r3, #2
 800e1d4:	dd1e      	ble.n	800e214 <_dtoa_r+0x964>
 800e1d6:	f1bb 0f00 	cmp.w	fp, #0
 800e1da:	f47f adb1 	bne.w	800dd40 <_dtoa_r+0x490>
 800e1de:	4621      	mov	r1, r4
 800e1e0:	465b      	mov	r3, fp
 800e1e2:	2205      	movs	r2, #5
 800e1e4:	4648      	mov	r0, r9
 800e1e6:	f000 f9df 	bl	800e5a8 <__multadd>
 800e1ea:	4601      	mov	r1, r0
 800e1ec:	4604      	mov	r4, r0
 800e1ee:	9802      	ldr	r0, [sp, #8]
 800e1f0:	f000 fc34 	bl	800ea5c <__mcmp>
 800e1f4:	2800      	cmp	r0, #0
 800e1f6:	f77f ada3 	ble.w	800dd40 <_dtoa_r+0x490>
 800e1fa:	4656      	mov	r6, sl
 800e1fc:	2331      	movs	r3, #49	@ 0x31
 800e1fe:	f806 3b01 	strb.w	r3, [r6], #1
 800e202:	f108 0801 	add.w	r8, r8, #1
 800e206:	e59f      	b.n	800dd48 <_dtoa_r+0x498>
 800e208:	9c03      	ldr	r4, [sp, #12]
 800e20a:	46b8      	mov	r8, r7
 800e20c:	4625      	mov	r5, r4
 800e20e:	e7f4      	b.n	800e1fa <_dtoa_r+0x94a>
 800e210:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e216:	2b00      	cmp	r3, #0
 800e218:	f000 8101 	beq.w	800e41e <_dtoa_r+0xb6e>
 800e21c:	2e00      	cmp	r6, #0
 800e21e:	dd05      	ble.n	800e22c <_dtoa_r+0x97c>
 800e220:	4629      	mov	r1, r5
 800e222:	4632      	mov	r2, r6
 800e224:	4648      	mov	r0, r9
 800e226:	f000 fbad 	bl	800e984 <__lshift>
 800e22a:	4605      	mov	r5, r0
 800e22c:	9b08      	ldr	r3, [sp, #32]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d05c      	beq.n	800e2ec <_dtoa_r+0xa3c>
 800e232:	6869      	ldr	r1, [r5, #4]
 800e234:	4648      	mov	r0, r9
 800e236:	f000 f955 	bl	800e4e4 <_Balloc>
 800e23a:	4606      	mov	r6, r0
 800e23c:	b928      	cbnz	r0, 800e24a <_dtoa_r+0x99a>
 800e23e:	4b82      	ldr	r3, [pc, #520]	@ (800e448 <_dtoa_r+0xb98>)
 800e240:	4602      	mov	r2, r0
 800e242:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e246:	f7ff bb4a 	b.w	800d8de <_dtoa_r+0x2e>
 800e24a:	692a      	ldr	r2, [r5, #16]
 800e24c:	3202      	adds	r2, #2
 800e24e:	0092      	lsls	r2, r2, #2
 800e250:	f105 010c 	add.w	r1, r5, #12
 800e254:	300c      	adds	r0, #12
 800e256:	f7ff fa8c 	bl	800d772 <memcpy>
 800e25a:	2201      	movs	r2, #1
 800e25c:	4631      	mov	r1, r6
 800e25e:	4648      	mov	r0, r9
 800e260:	f000 fb90 	bl	800e984 <__lshift>
 800e264:	f10a 0301 	add.w	r3, sl, #1
 800e268:	9300      	str	r3, [sp, #0]
 800e26a:	eb0a 030b 	add.w	r3, sl, fp
 800e26e:	9308      	str	r3, [sp, #32]
 800e270:	9b04      	ldr	r3, [sp, #16]
 800e272:	f003 0301 	and.w	r3, r3, #1
 800e276:	462f      	mov	r7, r5
 800e278:	9306      	str	r3, [sp, #24]
 800e27a:	4605      	mov	r5, r0
 800e27c:	9b00      	ldr	r3, [sp, #0]
 800e27e:	9802      	ldr	r0, [sp, #8]
 800e280:	4621      	mov	r1, r4
 800e282:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800e286:	f7ff fa89 	bl	800d79c <quorem>
 800e28a:	4603      	mov	r3, r0
 800e28c:	3330      	adds	r3, #48	@ 0x30
 800e28e:	9003      	str	r0, [sp, #12]
 800e290:	4639      	mov	r1, r7
 800e292:	9802      	ldr	r0, [sp, #8]
 800e294:	9309      	str	r3, [sp, #36]	@ 0x24
 800e296:	f000 fbe1 	bl	800ea5c <__mcmp>
 800e29a:	462a      	mov	r2, r5
 800e29c:	9004      	str	r0, [sp, #16]
 800e29e:	4621      	mov	r1, r4
 800e2a0:	4648      	mov	r0, r9
 800e2a2:	f000 fbf7 	bl	800ea94 <__mdiff>
 800e2a6:	68c2      	ldr	r2, [r0, #12]
 800e2a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2aa:	4606      	mov	r6, r0
 800e2ac:	bb02      	cbnz	r2, 800e2f0 <_dtoa_r+0xa40>
 800e2ae:	4601      	mov	r1, r0
 800e2b0:	9802      	ldr	r0, [sp, #8]
 800e2b2:	f000 fbd3 	bl	800ea5c <__mcmp>
 800e2b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2b8:	4602      	mov	r2, r0
 800e2ba:	4631      	mov	r1, r6
 800e2bc:	4648      	mov	r0, r9
 800e2be:	920c      	str	r2, [sp, #48]	@ 0x30
 800e2c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2c2:	f000 f94f 	bl	800e564 <_Bfree>
 800e2c6:	9b07      	ldr	r3, [sp, #28]
 800e2c8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e2ca:	9e00      	ldr	r6, [sp, #0]
 800e2cc:	ea42 0103 	orr.w	r1, r2, r3
 800e2d0:	9b06      	ldr	r3, [sp, #24]
 800e2d2:	4319      	orrs	r1, r3
 800e2d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2d6:	d10d      	bne.n	800e2f4 <_dtoa_r+0xa44>
 800e2d8:	2b39      	cmp	r3, #57	@ 0x39
 800e2da:	d027      	beq.n	800e32c <_dtoa_r+0xa7c>
 800e2dc:	9a04      	ldr	r2, [sp, #16]
 800e2de:	2a00      	cmp	r2, #0
 800e2e0:	dd01      	ble.n	800e2e6 <_dtoa_r+0xa36>
 800e2e2:	9b03      	ldr	r3, [sp, #12]
 800e2e4:	3331      	adds	r3, #49	@ 0x31
 800e2e6:	f88b 3000 	strb.w	r3, [fp]
 800e2ea:	e52e      	b.n	800dd4a <_dtoa_r+0x49a>
 800e2ec:	4628      	mov	r0, r5
 800e2ee:	e7b9      	b.n	800e264 <_dtoa_r+0x9b4>
 800e2f0:	2201      	movs	r2, #1
 800e2f2:	e7e2      	b.n	800e2ba <_dtoa_r+0xa0a>
 800e2f4:	9904      	ldr	r1, [sp, #16]
 800e2f6:	2900      	cmp	r1, #0
 800e2f8:	db04      	blt.n	800e304 <_dtoa_r+0xa54>
 800e2fa:	9807      	ldr	r0, [sp, #28]
 800e2fc:	4301      	orrs	r1, r0
 800e2fe:	9806      	ldr	r0, [sp, #24]
 800e300:	4301      	orrs	r1, r0
 800e302:	d120      	bne.n	800e346 <_dtoa_r+0xa96>
 800e304:	2a00      	cmp	r2, #0
 800e306:	ddee      	ble.n	800e2e6 <_dtoa_r+0xa36>
 800e308:	9902      	ldr	r1, [sp, #8]
 800e30a:	9300      	str	r3, [sp, #0]
 800e30c:	2201      	movs	r2, #1
 800e30e:	4648      	mov	r0, r9
 800e310:	f000 fb38 	bl	800e984 <__lshift>
 800e314:	4621      	mov	r1, r4
 800e316:	9002      	str	r0, [sp, #8]
 800e318:	f000 fba0 	bl	800ea5c <__mcmp>
 800e31c:	2800      	cmp	r0, #0
 800e31e:	9b00      	ldr	r3, [sp, #0]
 800e320:	dc02      	bgt.n	800e328 <_dtoa_r+0xa78>
 800e322:	d1e0      	bne.n	800e2e6 <_dtoa_r+0xa36>
 800e324:	07da      	lsls	r2, r3, #31
 800e326:	d5de      	bpl.n	800e2e6 <_dtoa_r+0xa36>
 800e328:	2b39      	cmp	r3, #57	@ 0x39
 800e32a:	d1da      	bne.n	800e2e2 <_dtoa_r+0xa32>
 800e32c:	2339      	movs	r3, #57	@ 0x39
 800e32e:	f88b 3000 	strb.w	r3, [fp]
 800e332:	4633      	mov	r3, r6
 800e334:	461e      	mov	r6, r3
 800e336:	3b01      	subs	r3, #1
 800e338:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e33c:	2a39      	cmp	r2, #57	@ 0x39
 800e33e:	d04e      	beq.n	800e3de <_dtoa_r+0xb2e>
 800e340:	3201      	adds	r2, #1
 800e342:	701a      	strb	r2, [r3, #0]
 800e344:	e501      	b.n	800dd4a <_dtoa_r+0x49a>
 800e346:	2a00      	cmp	r2, #0
 800e348:	dd03      	ble.n	800e352 <_dtoa_r+0xaa2>
 800e34a:	2b39      	cmp	r3, #57	@ 0x39
 800e34c:	d0ee      	beq.n	800e32c <_dtoa_r+0xa7c>
 800e34e:	3301      	adds	r3, #1
 800e350:	e7c9      	b.n	800e2e6 <_dtoa_r+0xa36>
 800e352:	9a00      	ldr	r2, [sp, #0]
 800e354:	9908      	ldr	r1, [sp, #32]
 800e356:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e35a:	428a      	cmp	r2, r1
 800e35c:	d028      	beq.n	800e3b0 <_dtoa_r+0xb00>
 800e35e:	9902      	ldr	r1, [sp, #8]
 800e360:	2300      	movs	r3, #0
 800e362:	220a      	movs	r2, #10
 800e364:	4648      	mov	r0, r9
 800e366:	f000 f91f 	bl	800e5a8 <__multadd>
 800e36a:	42af      	cmp	r7, r5
 800e36c:	9002      	str	r0, [sp, #8]
 800e36e:	f04f 0300 	mov.w	r3, #0
 800e372:	f04f 020a 	mov.w	r2, #10
 800e376:	4639      	mov	r1, r7
 800e378:	4648      	mov	r0, r9
 800e37a:	d107      	bne.n	800e38c <_dtoa_r+0xadc>
 800e37c:	f000 f914 	bl	800e5a8 <__multadd>
 800e380:	4607      	mov	r7, r0
 800e382:	4605      	mov	r5, r0
 800e384:	9b00      	ldr	r3, [sp, #0]
 800e386:	3301      	adds	r3, #1
 800e388:	9300      	str	r3, [sp, #0]
 800e38a:	e777      	b.n	800e27c <_dtoa_r+0x9cc>
 800e38c:	f000 f90c 	bl	800e5a8 <__multadd>
 800e390:	4629      	mov	r1, r5
 800e392:	4607      	mov	r7, r0
 800e394:	2300      	movs	r3, #0
 800e396:	220a      	movs	r2, #10
 800e398:	4648      	mov	r0, r9
 800e39a:	f000 f905 	bl	800e5a8 <__multadd>
 800e39e:	4605      	mov	r5, r0
 800e3a0:	e7f0      	b.n	800e384 <_dtoa_r+0xad4>
 800e3a2:	f1bb 0f00 	cmp.w	fp, #0
 800e3a6:	bfcc      	ite	gt
 800e3a8:	465e      	movgt	r6, fp
 800e3aa:	2601      	movle	r6, #1
 800e3ac:	4456      	add	r6, sl
 800e3ae:	2700      	movs	r7, #0
 800e3b0:	9902      	ldr	r1, [sp, #8]
 800e3b2:	9300      	str	r3, [sp, #0]
 800e3b4:	2201      	movs	r2, #1
 800e3b6:	4648      	mov	r0, r9
 800e3b8:	f000 fae4 	bl	800e984 <__lshift>
 800e3bc:	4621      	mov	r1, r4
 800e3be:	9002      	str	r0, [sp, #8]
 800e3c0:	f000 fb4c 	bl	800ea5c <__mcmp>
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	dcb4      	bgt.n	800e332 <_dtoa_r+0xa82>
 800e3c8:	d102      	bne.n	800e3d0 <_dtoa_r+0xb20>
 800e3ca:	9b00      	ldr	r3, [sp, #0]
 800e3cc:	07db      	lsls	r3, r3, #31
 800e3ce:	d4b0      	bmi.n	800e332 <_dtoa_r+0xa82>
 800e3d0:	4633      	mov	r3, r6
 800e3d2:	461e      	mov	r6, r3
 800e3d4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3d8:	2a30      	cmp	r2, #48	@ 0x30
 800e3da:	d0fa      	beq.n	800e3d2 <_dtoa_r+0xb22>
 800e3dc:	e4b5      	b.n	800dd4a <_dtoa_r+0x49a>
 800e3de:	459a      	cmp	sl, r3
 800e3e0:	d1a8      	bne.n	800e334 <_dtoa_r+0xa84>
 800e3e2:	2331      	movs	r3, #49	@ 0x31
 800e3e4:	f108 0801 	add.w	r8, r8, #1
 800e3e8:	f88a 3000 	strb.w	r3, [sl]
 800e3ec:	e4ad      	b.n	800dd4a <_dtoa_r+0x49a>
 800e3ee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e3f0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e44c <_dtoa_r+0xb9c>
 800e3f4:	b11b      	cbz	r3, 800e3fe <_dtoa_r+0xb4e>
 800e3f6:	f10a 0308 	add.w	r3, sl, #8
 800e3fa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e3fc:	6013      	str	r3, [r2, #0]
 800e3fe:	4650      	mov	r0, sl
 800e400:	b017      	add	sp, #92	@ 0x5c
 800e402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e406:	9b07      	ldr	r3, [sp, #28]
 800e408:	2b01      	cmp	r3, #1
 800e40a:	f77f ae2e 	ble.w	800e06a <_dtoa_r+0x7ba>
 800e40e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e410:	9308      	str	r3, [sp, #32]
 800e412:	2001      	movs	r0, #1
 800e414:	e64d      	b.n	800e0b2 <_dtoa_r+0x802>
 800e416:	f1bb 0f00 	cmp.w	fp, #0
 800e41a:	f77f aed9 	ble.w	800e1d0 <_dtoa_r+0x920>
 800e41e:	4656      	mov	r6, sl
 800e420:	9802      	ldr	r0, [sp, #8]
 800e422:	4621      	mov	r1, r4
 800e424:	f7ff f9ba 	bl	800d79c <quorem>
 800e428:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e42c:	f806 3b01 	strb.w	r3, [r6], #1
 800e430:	eba6 020a 	sub.w	r2, r6, sl
 800e434:	4593      	cmp	fp, r2
 800e436:	ddb4      	ble.n	800e3a2 <_dtoa_r+0xaf2>
 800e438:	9902      	ldr	r1, [sp, #8]
 800e43a:	2300      	movs	r3, #0
 800e43c:	220a      	movs	r2, #10
 800e43e:	4648      	mov	r0, r9
 800e440:	f000 f8b2 	bl	800e5a8 <__multadd>
 800e444:	9002      	str	r0, [sp, #8]
 800e446:	e7eb      	b.n	800e420 <_dtoa_r+0xb70>
 800e448:	080133ab 	.word	0x080133ab
 800e44c:	0801332f 	.word	0x0801332f

0800e450 <_free_r>:
 800e450:	b538      	push	{r3, r4, r5, lr}
 800e452:	4605      	mov	r5, r0
 800e454:	2900      	cmp	r1, #0
 800e456:	d041      	beq.n	800e4dc <_free_r+0x8c>
 800e458:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e45c:	1f0c      	subs	r4, r1, #4
 800e45e:	2b00      	cmp	r3, #0
 800e460:	bfb8      	it	lt
 800e462:	18e4      	addlt	r4, r4, r3
 800e464:	f7fe f90a 	bl	800c67c <__malloc_lock>
 800e468:	4a1d      	ldr	r2, [pc, #116]	@ (800e4e0 <_free_r+0x90>)
 800e46a:	6813      	ldr	r3, [r2, #0]
 800e46c:	b933      	cbnz	r3, 800e47c <_free_r+0x2c>
 800e46e:	6063      	str	r3, [r4, #4]
 800e470:	6014      	str	r4, [r2, #0]
 800e472:	4628      	mov	r0, r5
 800e474:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e478:	f7fe b906 	b.w	800c688 <__malloc_unlock>
 800e47c:	42a3      	cmp	r3, r4
 800e47e:	d908      	bls.n	800e492 <_free_r+0x42>
 800e480:	6820      	ldr	r0, [r4, #0]
 800e482:	1821      	adds	r1, r4, r0
 800e484:	428b      	cmp	r3, r1
 800e486:	bf01      	itttt	eq
 800e488:	6819      	ldreq	r1, [r3, #0]
 800e48a:	685b      	ldreq	r3, [r3, #4]
 800e48c:	1809      	addeq	r1, r1, r0
 800e48e:	6021      	streq	r1, [r4, #0]
 800e490:	e7ed      	b.n	800e46e <_free_r+0x1e>
 800e492:	461a      	mov	r2, r3
 800e494:	685b      	ldr	r3, [r3, #4]
 800e496:	b10b      	cbz	r3, 800e49c <_free_r+0x4c>
 800e498:	42a3      	cmp	r3, r4
 800e49a:	d9fa      	bls.n	800e492 <_free_r+0x42>
 800e49c:	6811      	ldr	r1, [r2, #0]
 800e49e:	1850      	adds	r0, r2, r1
 800e4a0:	42a0      	cmp	r0, r4
 800e4a2:	d10b      	bne.n	800e4bc <_free_r+0x6c>
 800e4a4:	6820      	ldr	r0, [r4, #0]
 800e4a6:	4401      	add	r1, r0
 800e4a8:	1850      	adds	r0, r2, r1
 800e4aa:	4283      	cmp	r3, r0
 800e4ac:	6011      	str	r1, [r2, #0]
 800e4ae:	d1e0      	bne.n	800e472 <_free_r+0x22>
 800e4b0:	6818      	ldr	r0, [r3, #0]
 800e4b2:	685b      	ldr	r3, [r3, #4]
 800e4b4:	6053      	str	r3, [r2, #4]
 800e4b6:	4408      	add	r0, r1
 800e4b8:	6010      	str	r0, [r2, #0]
 800e4ba:	e7da      	b.n	800e472 <_free_r+0x22>
 800e4bc:	d902      	bls.n	800e4c4 <_free_r+0x74>
 800e4be:	230c      	movs	r3, #12
 800e4c0:	602b      	str	r3, [r5, #0]
 800e4c2:	e7d6      	b.n	800e472 <_free_r+0x22>
 800e4c4:	6820      	ldr	r0, [r4, #0]
 800e4c6:	1821      	adds	r1, r4, r0
 800e4c8:	428b      	cmp	r3, r1
 800e4ca:	bf04      	itt	eq
 800e4cc:	6819      	ldreq	r1, [r3, #0]
 800e4ce:	685b      	ldreq	r3, [r3, #4]
 800e4d0:	6063      	str	r3, [r4, #4]
 800e4d2:	bf04      	itt	eq
 800e4d4:	1809      	addeq	r1, r1, r0
 800e4d6:	6021      	streq	r1, [r4, #0]
 800e4d8:	6054      	str	r4, [r2, #4]
 800e4da:	e7ca      	b.n	800e472 <_free_r+0x22>
 800e4dc:	bd38      	pop	{r3, r4, r5, pc}
 800e4de:	bf00      	nop
 800e4e0:	20001ae8 	.word	0x20001ae8

0800e4e4 <_Balloc>:
 800e4e4:	b570      	push	{r4, r5, r6, lr}
 800e4e6:	69c6      	ldr	r6, [r0, #28]
 800e4e8:	4604      	mov	r4, r0
 800e4ea:	460d      	mov	r5, r1
 800e4ec:	b976      	cbnz	r6, 800e50c <_Balloc+0x28>
 800e4ee:	2010      	movs	r0, #16
 800e4f0:	f7fe f81a 	bl	800c528 <malloc>
 800e4f4:	4602      	mov	r2, r0
 800e4f6:	61e0      	str	r0, [r4, #28]
 800e4f8:	b920      	cbnz	r0, 800e504 <_Balloc+0x20>
 800e4fa:	4b18      	ldr	r3, [pc, #96]	@ (800e55c <_Balloc+0x78>)
 800e4fc:	4818      	ldr	r0, [pc, #96]	@ (800e560 <_Balloc+0x7c>)
 800e4fe:	216b      	movs	r1, #107	@ 0x6b
 800e500:	f002 f8ea 	bl	80106d8 <__assert_func>
 800e504:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e508:	6006      	str	r6, [r0, #0]
 800e50a:	60c6      	str	r6, [r0, #12]
 800e50c:	69e6      	ldr	r6, [r4, #28]
 800e50e:	68f3      	ldr	r3, [r6, #12]
 800e510:	b183      	cbz	r3, 800e534 <_Balloc+0x50>
 800e512:	69e3      	ldr	r3, [r4, #28]
 800e514:	68db      	ldr	r3, [r3, #12]
 800e516:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e51a:	b9b8      	cbnz	r0, 800e54c <_Balloc+0x68>
 800e51c:	2101      	movs	r1, #1
 800e51e:	fa01 f605 	lsl.w	r6, r1, r5
 800e522:	1d72      	adds	r2, r6, #5
 800e524:	0092      	lsls	r2, r2, #2
 800e526:	4620      	mov	r0, r4
 800e528:	f7fd ffea 	bl	800c500 <_calloc_r>
 800e52c:	b160      	cbz	r0, 800e548 <_Balloc+0x64>
 800e52e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e532:	e00e      	b.n	800e552 <_Balloc+0x6e>
 800e534:	2221      	movs	r2, #33	@ 0x21
 800e536:	2104      	movs	r1, #4
 800e538:	4620      	mov	r0, r4
 800e53a:	f7fd ffe1 	bl	800c500 <_calloc_r>
 800e53e:	69e3      	ldr	r3, [r4, #28]
 800e540:	60f0      	str	r0, [r6, #12]
 800e542:	68db      	ldr	r3, [r3, #12]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d1e4      	bne.n	800e512 <_Balloc+0x2e>
 800e548:	2000      	movs	r0, #0
 800e54a:	bd70      	pop	{r4, r5, r6, pc}
 800e54c:	6802      	ldr	r2, [r0, #0]
 800e54e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e552:	2300      	movs	r3, #0
 800e554:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e558:	e7f7      	b.n	800e54a <_Balloc+0x66>
 800e55a:	bf00      	nop
 800e55c:	0801333c 	.word	0x0801333c
 800e560:	080133bc 	.word	0x080133bc

0800e564 <_Bfree>:
 800e564:	b570      	push	{r4, r5, r6, lr}
 800e566:	69c6      	ldr	r6, [r0, #28]
 800e568:	4605      	mov	r5, r0
 800e56a:	460c      	mov	r4, r1
 800e56c:	b976      	cbnz	r6, 800e58c <_Bfree+0x28>
 800e56e:	2010      	movs	r0, #16
 800e570:	f7fd ffda 	bl	800c528 <malloc>
 800e574:	4602      	mov	r2, r0
 800e576:	61e8      	str	r0, [r5, #28]
 800e578:	b920      	cbnz	r0, 800e584 <_Bfree+0x20>
 800e57a:	4b09      	ldr	r3, [pc, #36]	@ (800e5a0 <_Bfree+0x3c>)
 800e57c:	4809      	ldr	r0, [pc, #36]	@ (800e5a4 <_Bfree+0x40>)
 800e57e:	218f      	movs	r1, #143	@ 0x8f
 800e580:	f002 f8aa 	bl	80106d8 <__assert_func>
 800e584:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e588:	6006      	str	r6, [r0, #0]
 800e58a:	60c6      	str	r6, [r0, #12]
 800e58c:	b13c      	cbz	r4, 800e59e <_Bfree+0x3a>
 800e58e:	69eb      	ldr	r3, [r5, #28]
 800e590:	6862      	ldr	r2, [r4, #4]
 800e592:	68db      	ldr	r3, [r3, #12]
 800e594:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e598:	6021      	str	r1, [r4, #0]
 800e59a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e59e:	bd70      	pop	{r4, r5, r6, pc}
 800e5a0:	0801333c 	.word	0x0801333c
 800e5a4:	080133bc 	.word	0x080133bc

0800e5a8 <__multadd>:
 800e5a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5ac:	690d      	ldr	r5, [r1, #16]
 800e5ae:	4607      	mov	r7, r0
 800e5b0:	460c      	mov	r4, r1
 800e5b2:	461e      	mov	r6, r3
 800e5b4:	f101 0c14 	add.w	ip, r1, #20
 800e5b8:	2000      	movs	r0, #0
 800e5ba:	f8dc 3000 	ldr.w	r3, [ip]
 800e5be:	b299      	uxth	r1, r3
 800e5c0:	fb02 6101 	mla	r1, r2, r1, r6
 800e5c4:	0c1e      	lsrs	r6, r3, #16
 800e5c6:	0c0b      	lsrs	r3, r1, #16
 800e5c8:	fb02 3306 	mla	r3, r2, r6, r3
 800e5cc:	b289      	uxth	r1, r1
 800e5ce:	3001      	adds	r0, #1
 800e5d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e5d4:	4285      	cmp	r5, r0
 800e5d6:	f84c 1b04 	str.w	r1, [ip], #4
 800e5da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e5de:	dcec      	bgt.n	800e5ba <__multadd+0x12>
 800e5e0:	b30e      	cbz	r6, 800e626 <__multadd+0x7e>
 800e5e2:	68a3      	ldr	r3, [r4, #8]
 800e5e4:	42ab      	cmp	r3, r5
 800e5e6:	dc19      	bgt.n	800e61c <__multadd+0x74>
 800e5e8:	6861      	ldr	r1, [r4, #4]
 800e5ea:	4638      	mov	r0, r7
 800e5ec:	3101      	adds	r1, #1
 800e5ee:	f7ff ff79 	bl	800e4e4 <_Balloc>
 800e5f2:	4680      	mov	r8, r0
 800e5f4:	b928      	cbnz	r0, 800e602 <__multadd+0x5a>
 800e5f6:	4602      	mov	r2, r0
 800e5f8:	4b0c      	ldr	r3, [pc, #48]	@ (800e62c <__multadd+0x84>)
 800e5fa:	480d      	ldr	r0, [pc, #52]	@ (800e630 <__multadd+0x88>)
 800e5fc:	21ba      	movs	r1, #186	@ 0xba
 800e5fe:	f002 f86b 	bl	80106d8 <__assert_func>
 800e602:	6922      	ldr	r2, [r4, #16]
 800e604:	3202      	adds	r2, #2
 800e606:	f104 010c 	add.w	r1, r4, #12
 800e60a:	0092      	lsls	r2, r2, #2
 800e60c:	300c      	adds	r0, #12
 800e60e:	f7ff f8b0 	bl	800d772 <memcpy>
 800e612:	4621      	mov	r1, r4
 800e614:	4638      	mov	r0, r7
 800e616:	f7ff ffa5 	bl	800e564 <_Bfree>
 800e61a:	4644      	mov	r4, r8
 800e61c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e620:	3501      	adds	r5, #1
 800e622:	615e      	str	r6, [r3, #20]
 800e624:	6125      	str	r5, [r4, #16]
 800e626:	4620      	mov	r0, r4
 800e628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e62c:	080133ab 	.word	0x080133ab
 800e630:	080133bc 	.word	0x080133bc

0800e634 <__s2b>:
 800e634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e638:	460c      	mov	r4, r1
 800e63a:	4615      	mov	r5, r2
 800e63c:	461f      	mov	r7, r3
 800e63e:	2209      	movs	r2, #9
 800e640:	3308      	adds	r3, #8
 800e642:	4606      	mov	r6, r0
 800e644:	fb93 f3f2 	sdiv	r3, r3, r2
 800e648:	2100      	movs	r1, #0
 800e64a:	2201      	movs	r2, #1
 800e64c:	429a      	cmp	r2, r3
 800e64e:	db09      	blt.n	800e664 <__s2b+0x30>
 800e650:	4630      	mov	r0, r6
 800e652:	f7ff ff47 	bl	800e4e4 <_Balloc>
 800e656:	b940      	cbnz	r0, 800e66a <__s2b+0x36>
 800e658:	4602      	mov	r2, r0
 800e65a:	4b19      	ldr	r3, [pc, #100]	@ (800e6c0 <__s2b+0x8c>)
 800e65c:	4819      	ldr	r0, [pc, #100]	@ (800e6c4 <__s2b+0x90>)
 800e65e:	21d3      	movs	r1, #211	@ 0xd3
 800e660:	f002 f83a 	bl	80106d8 <__assert_func>
 800e664:	0052      	lsls	r2, r2, #1
 800e666:	3101      	adds	r1, #1
 800e668:	e7f0      	b.n	800e64c <__s2b+0x18>
 800e66a:	9b08      	ldr	r3, [sp, #32]
 800e66c:	6143      	str	r3, [r0, #20]
 800e66e:	2d09      	cmp	r5, #9
 800e670:	f04f 0301 	mov.w	r3, #1
 800e674:	6103      	str	r3, [r0, #16]
 800e676:	dd16      	ble.n	800e6a6 <__s2b+0x72>
 800e678:	f104 0909 	add.w	r9, r4, #9
 800e67c:	46c8      	mov	r8, r9
 800e67e:	442c      	add	r4, r5
 800e680:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e684:	4601      	mov	r1, r0
 800e686:	3b30      	subs	r3, #48	@ 0x30
 800e688:	220a      	movs	r2, #10
 800e68a:	4630      	mov	r0, r6
 800e68c:	f7ff ff8c 	bl	800e5a8 <__multadd>
 800e690:	45a0      	cmp	r8, r4
 800e692:	d1f5      	bne.n	800e680 <__s2b+0x4c>
 800e694:	f1a5 0408 	sub.w	r4, r5, #8
 800e698:	444c      	add	r4, r9
 800e69a:	1b2d      	subs	r5, r5, r4
 800e69c:	1963      	adds	r3, r4, r5
 800e69e:	42bb      	cmp	r3, r7
 800e6a0:	db04      	blt.n	800e6ac <__s2b+0x78>
 800e6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6a6:	340a      	adds	r4, #10
 800e6a8:	2509      	movs	r5, #9
 800e6aa:	e7f6      	b.n	800e69a <__s2b+0x66>
 800e6ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e6b0:	4601      	mov	r1, r0
 800e6b2:	3b30      	subs	r3, #48	@ 0x30
 800e6b4:	220a      	movs	r2, #10
 800e6b6:	4630      	mov	r0, r6
 800e6b8:	f7ff ff76 	bl	800e5a8 <__multadd>
 800e6bc:	e7ee      	b.n	800e69c <__s2b+0x68>
 800e6be:	bf00      	nop
 800e6c0:	080133ab 	.word	0x080133ab
 800e6c4:	080133bc 	.word	0x080133bc

0800e6c8 <__hi0bits>:
 800e6c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e6cc:	4603      	mov	r3, r0
 800e6ce:	bf36      	itet	cc
 800e6d0:	0403      	lslcc	r3, r0, #16
 800e6d2:	2000      	movcs	r0, #0
 800e6d4:	2010      	movcc	r0, #16
 800e6d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e6da:	bf3c      	itt	cc
 800e6dc:	021b      	lslcc	r3, r3, #8
 800e6de:	3008      	addcc	r0, #8
 800e6e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e6e4:	bf3c      	itt	cc
 800e6e6:	011b      	lslcc	r3, r3, #4
 800e6e8:	3004      	addcc	r0, #4
 800e6ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6ee:	bf3c      	itt	cc
 800e6f0:	009b      	lslcc	r3, r3, #2
 800e6f2:	3002      	addcc	r0, #2
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	db05      	blt.n	800e704 <__hi0bits+0x3c>
 800e6f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e6fc:	f100 0001 	add.w	r0, r0, #1
 800e700:	bf08      	it	eq
 800e702:	2020      	moveq	r0, #32
 800e704:	4770      	bx	lr

0800e706 <__lo0bits>:
 800e706:	6803      	ldr	r3, [r0, #0]
 800e708:	4602      	mov	r2, r0
 800e70a:	f013 0007 	ands.w	r0, r3, #7
 800e70e:	d00b      	beq.n	800e728 <__lo0bits+0x22>
 800e710:	07d9      	lsls	r1, r3, #31
 800e712:	d421      	bmi.n	800e758 <__lo0bits+0x52>
 800e714:	0798      	lsls	r0, r3, #30
 800e716:	bf49      	itett	mi
 800e718:	085b      	lsrmi	r3, r3, #1
 800e71a:	089b      	lsrpl	r3, r3, #2
 800e71c:	2001      	movmi	r0, #1
 800e71e:	6013      	strmi	r3, [r2, #0]
 800e720:	bf5c      	itt	pl
 800e722:	6013      	strpl	r3, [r2, #0]
 800e724:	2002      	movpl	r0, #2
 800e726:	4770      	bx	lr
 800e728:	b299      	uxth	r1, r3
 800e72a:	b909      	cbnz	r1, 800e730 <__lo0bits+0x2a>
 800e72c:	0c1b      	lsrs	r3, r3, #16
 800e72e:	2010      	movs	r0, #16
 800e730:	b2d9      	uxtb	r1, r3
 800e732:	b909      	cbnz	r1, 800e738 <__lo0bits+0x32>
 800e734:	3008      	adds	r0, #8
 800e736:	0a1b      	lsrs	r3, r3, #8
 800e738:	0719      	lsls	r1, r3, #28
 800e73a:	bf04      	itt	eq
 800e73c:	091b      	lsreq	r3, r3, #4
 800e73e:	3004      	addeq	r0, #4
 800e740:	0799      	lsls	r1, r3, #30
 800e742:	bf04      	itt	eq
 800e744:	089b      	lsreq	r3, r3, #2
 800e746:	3002      	addeq	r0, #2
 800e748:	07d9      	lsls	r1, r3, #31
 800e74a:	d403      	bmi.n	800e754 <__lo0bits+0x4e>
 800e74c:	085b      	lsrs	r3, r3, #1
 800e74e:	f100 0001 	add.w	r0, r0, #1
 800e752:	d003      	beq.n	800e75c <__lo0bits+0x56>
 800e754:	6013      	str	r3, [r2, #0]
 800e756:	4770      	bx	lr
 800e758:	2000      	movs	r0, #0
 800e75a:	4770      	bx	lr
 800e75c:	2020      	movs	r0, #32
 800e75e:	4770      	bx	lr

0800e760 <__i2b>:
 800e760:	b510      	push	{r4, lr}
 800e762:	460c      	mov	r4, r1
 800e764:	2101      	movs	r1, #1
 800e766:	f7ff febd 	bl	800e4e4 <_Balloc>
 800e76a:	4602      	mov	r2, r0
 800e76c:	b928      	cbnz	r0, 800e77a <__i2b+0x1a>
 800e76e:	4b05      	ldr	r3, [pc, #20]	@ (800e784 <__i2b+0x24>)
 800e770:	4805      	ldr	r0, [pc, #20]	@ (800e788 <__i2b+0x28>)
 800e772:	f240 1145 	movw	r1, #325	@ 0x145
 800e776:	f001 ffaf 	bl	80106d8 <__assert_func>
 800e77a:	2301      	movs	r3, #1
 800e77c:	6144      	str	r4, [r0, #20]
 800e77e:	6103      	str	r3, [r0, #16]
 800e780:	bd10      	pop	{r4, pc}
 800e782:	bf00      	nop
 800e784:	080133ab 	.word	0x080133ab
 800e788:	080133bc 	.word	0x080133bc

0800e78c <__multiply>:
 800e78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e790:	4617      	mov	r7, r2
 800e792:	690a      	ldr	r2, [r1, #16]
 800e794:	693b      	ldr	r3, [r7, #16]
 800e796:	429a      	cmp	r2, r3
 800e798:	bfa8      	it	ge
 800e79a:	463b      	movge	r3, r7
 800e79c:	4689      	mov	r9, r1
 800e79e:	bfa4      	itt	ge
 800e7a0:	460f      	movge	r7, r1
 800e7a2:	4699      	movge	r9, r3
 800e7a4:	693d      	ldr	r5, [r7, #16]
 800e7a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e7aa:	68bb      	ldr	r3, [r7, #8]
 800e7ac:	6879      	ldr	r1, [r7, #4]
 800e7ae:	eb05 060a 	add.w	r6, r5, sl
 800e7b2:	42b3      	cmp	r3, r6
 800e7b4:	b085      	sub	sp, #20
 800e7b6:	bfb8      	it	lt
 800e7b8:	3101      	addlt	r1, #1
 800e7ba:	f7ff fe93 	bl	800e4e4 <_Balloc>
 800e7be:	b930      	cbnz	r0, 800e7ce <__multiply+0x42>
 800e7c0:	4602      	mov	r2, r0
 800e7c2:	4b41      	ldr	r3, [pc, #260]	@ (800e8c8 <__multiply+0x13c>)
 800e7c4:	4841      	ldr	r0, [pc, #260]	@ (800e8cc <__multiply+0x140>)
 800e7c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e7ca:	f001 ff85 	bl	80106d8 <__assert_func>
 800e7ce:	f100 0414 	add.w	r4, r0, #20
 800e7d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e7d6:	4623      	mov	r3, r4
 800e7d8:	2200      	movs	r2, #0
 800e7da:	4573      	cmp	r3, lr
 800e7dc:	d320      	bcc.n	800e820 <__multiply+0x94>
 800e7de:	f107 0814 	add.w	r8, r7, #20
 800e7e2:	f109 0114 	add.w	r1, r9, #20
 800e7e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e7ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e7ee:	9302      	str	r3, [sp, #8]
 800e7f0:	1beb      	subs	r3, r5, r7
 800e7f2:	3b15      	subs	r3, #21
 800e7f4:	f023 0303 	bic.w	r3, r3, #3
 800e7f8:	3304      	adds	r3, #4
 800e7fa:	3715      	adds	r7, #21
 800e7fc:	42bd      	cmp	r5, r7
 800e7fe:	bf38      	it	cc
 800e800:	2304      	movcc	r3, #4
 800e802:	9301      	str	r3, [sp, #4]
 800e804:	9b02      	ldr	r3, [sp, #8]
 800e806:	9103      	str	r1, [sp, #12]
 800e808:	428b      	cmp	r3, r1
 800e80a:	d80c      	bhi.n	800e826 <__multiply+0x9a>
 800e80c:	2e00      	cmp	r6, #0
 800e80e:	dd03      	ble.n	800e818 <__multiply+0x8c>
 800e810:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e814:	2b00      	cmp	r3, #0
 800e816:	d055      	beq.n	800e8c4 <__multiply+0x138>
 800e818:	6106      	str	r6, [r0, #16]
 800e81a:	b005      	add	sp, #20
 800e81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e820:	f843 2b04 	str.w	r2, [r3], #4
 800e824:	e7d9      	b.n	800e7da <__multiply+0x4e>
 800e826:	f8b1 a000 	ldrh.w	sl, [r1]
 800e82a:	f1ba 0f00 	cmp.w	sl, #0
 800e82e:	d01f      	beq.n	800e870 <__multiply+0xe4>
 800e830:	46c4      	mov	ip, r8
 800e832:	46a1      	mov	r9, r4
 800e834:	2700      	movs	r7, #0
 800e836:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e83a:	f8d9 3000 	ldr.w	r3, [r9]
 800e83e:	fa1f fb82 	uxth.w	fp, r2
 800e842:	b29b      	uxth	r3, r3
 800e844:	fb0a 330b 	mla	r3, sl, fp, r3
 800e848:	443b      	add	r3, r7
 800e84a:	f8d9 7000 	ldr.w	r7, [r9]
 800e84e:	0c12      	lsrs	r2, r2, #16
 800e850:	0c3f      	lsrs	r7, r7, #16
 800e852:	fb0a 7202 	mla	r2, sl, r2, r7
 800e856:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e85a:	b29b      	uxth	r3, r3
 800e85c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e860:	4565      	cmp	r5, ip
 800e862:	f849 3b04 	str.w	r3, [r9], #4
 800e866:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e86a:	d8e4      	bhi.n	800e836 <__multiply+0xaa>
 800e86c:	9b01      	ldr	r3, [sp, #4]
 800e86e:	50e7      	str	r7, [r4, r3]
 800e870:	9b03      	ldr	r3, [sp, #12]
 800e872:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e876:	3104      	adds	r1, #4
 800e878:	f1b9 0f00 	cmp.w	r9, #0
 800e87c:	d020      	beq.n	800e8c0 <__multiply+0x134>
 800e87e:	6823      	ldr	r3, [r4, #0]
 800e880:	4647      	mov	r7, r8
 800e882:	46a4      	mov	ip, r4
 800e884:	f04f 0a00 	mov.w	sl, #0
 800e888:	f8b7 b000 	ldrh.w	fp, [r7]
 800e88c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e890:	fb09 220b 	mla	r2, r9, fp, r2
 800e894:	4452      	add	r2, sl
 800e896:	b29b      	uxth	r3, r3
 800e898:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e89c:	f84c 3b04 	str.w	r3, [ip], #4
 800e8a0:	f857 3b04 	ldr.w	r3, [r7], #4
 800e8a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e8a8:	f8bc 3000 	ldrh.w	r3, [ip]
 800e8ac:	fb09 330a 	mla	r3, r9, sl, r3
 800e8b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e8b4:	42bd      	cmp	r5, r7
 800e8b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e8ba:	d8e5      	bhi.n	800e888 <__multiply+0xfc>
 800e8bc:	9a01      	ldr	r2, [sp, #4]
 800e8be:	50a3      	str	r3, [r4, r2]
 800e8c0:	3404      	adds	r4, #4
 800e8c2:	e79f      	b.n	800e804 <__multiply+0x78>
 800e8c4:	3e01      	subs	r6, #1
 800e8c6:	e7a1      	b.n	800e80c <__multiply+0x80>
 800e8c8:	080133ab 	.word	0x080133ab
 800e8cc:	080133bc 	.word	0x080133bc

0800e8d0 <__pow5mult>:
 800e8d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8d4:	4615      	mov	r5, r2
 800e8d6:	f012 0203 	ands.w	r2, r2, #3
 800e8da:	4607      	mov	r7, r0
 800e8dc:	460e      	mov	r6, r1
 800e8de:	d007      	beq.n	800e8f0 <__pow5mult+0x20>
 800e8e0:	4c25      	ldr	r4, [pc, #148]	@ (800e978 <__pow5mult+0xa8>)
 800e8e2:	3a01      	subs	r2, #1
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e8ea:	f7ff fe5d 	bl	800e5a8 <__multadd>
 800e8ee:	4606      	mov	r6, r0
 800e8f0:	10ad      	asrs	r5, r5, #2
 800e8f2:	d03d      	beq.n	800e970 <__pow5mult+0xa0>
 800e8f4:	69fc      	ldr	r4, [r7, #28]
 800e8f6:	b97c      	cbnz	r4, 800e918 <__pow5mult+0x48>
 800e8f8:	2010      	movs	r0, #16
 800e8fa:	f7fd fe15 	bl	800c528 <malloc>
 800e8fe:	4602      	mov	r2, r0
 800e900:	61f8      	str	r0, [r7, #28]
 800e902:	b928      	cbnz	r0, 800e910 <__pow5mult+0x40>
 800e904:	4b1d      	ldr	r3, [pc, #116]	@ (800e97c <__pow5mult+0xac>)
 800e906:	481e      	ldr	r0, [pc, #120]	@ (800e980 <__pow5mult+0xb0>)
 800e908:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e90c:	f001 fee4 	bl	80106d8 <__assert_func>
 800e910:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e914:	6004      	str	r4, [r0, #0]
 800e916:	60c4      	str	r4, [r0, #12]
 800e918:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e91c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e920:	b94c      	cbnz	r4, 800e936 <__pow5mult+0x66>
 800e922:	f240 2171 	movw	r1, #625	@ 0x271
 800e926:	4638      	mov	r0, r7
 800e928:	f7ff ff1a 	bl	800e760 <__i2b>
 800e92c:	2300      	movs	r3, #0
 800e92e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e932:	4604      	mov	r4, r0
 800e934:	6003      	str	r3, [r0, #0]
 800e936:	f04f 0900 	mov.w	r9, #0
 800e93a:	07eb      	lsls	r3, r5, #31
 800e93c:	d50a      	bpl.n	800e954 <__pow5mult+0x84>
 800e93e:	4631      	mov	r1, r6
 800e940:	4622      	mov	r2, r4
 800e942:	4638      	mov	r0, r7
 800e944:	f7ff ff22 	bl	800e78c <__multiply>
 800e948:	4631      	mov	r1, r6
 800e94a:	4680      	mov	r8, r0
 800e94c:	4638      	mov	r0, r7
 800e94e:	f7ff fe09 	bl	800e564 <_Bfree>
 800e952:	4646      	mov	r6, r8
 800e954:	106d      	asrs	r5, r5, #1
 800e956:	d00b      	beq.n	800e970 <__pow5mult+0xa0>
 800e958:	6820      	ldr	r0, [r4, #0]
 800e95a:	b938      	cbnz	r0, 800e96c <__pow5mult+0x9c>
 800e95c:	4622      	mov	r2, r4
 800e95e:	4621      	mov	r1, r4
 800e960:	4638      	mov	r0, r7
 800e962:	f7ff ff13 	bl	800e78c <__multiply>
 800e966:	6020      	str	r0, [r4, #0]
 800e968:	f8c0 9000 	str.w	r9, [r0]
 800e96c:	4604      	mov	r4, r0
 800e96e:	e7e4      	b.n	800e93a <__pow5mult+0x6a>
 800e970:	4630      	mov	r0, r6
 800e972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e976:	bf00      	nop
 800e978:	080134e8 	.word	0x080134e8
 800e97c:	0801333c 	.word	0x0801333c
 800e980:	080133bc 	.word	0x080133bc

0800e984 <__lshift>:
 800e984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e988:	460c      	mov	r4, r1
 800e98a:	6849      	ldr	r1, [r1, #4]
 800e98c:	6923      	ldr	r3, [r4, #16]
 800e98e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e992:	68a3      	ldr	r3, [r4, #8]
 800e994:	4607      	mov	r7, r0
 800e996:	4691      	mov	r9, r2
 800e998:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e99c:	f108 0601 	add.w	r6, r8, #1
 800e9a0:	42b3      	cmp	r3, r6
 800e9a2:	db0b      	blt.n	800e9bc <__lshift+0x38>
 800e9a4:	4638      	mov	r0, r7
 800e9a6:	f7ff fd9d 	bl	800e4e4 <_Balloc>
 800e9aa:	4605      	mov	r5, r0
 800e9ac:	b948      	cbnz	r0, 800e9c2 <__lshift+0x3e>
 800e9ae:	4602      	mov	r2, r0
 800e9b0:	4b28      	ldr	r3, [pc, #160]	@ (800ea54 <__lshift+0xd0>)
 800e9b2:	4829      	ldr	r0, [pc, #164]	@ (800ea58 <__lshift+0xd4>)
 800e9b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e9b8:	f001 fe8e 	bl	80106d8 <__assert_func>
 800e9bc:	3101      	adds	r1, #1
 800e9be:	005b      	lsls	r3, r3, #1
 800e9c0:	e7ee      	b.n	800e9a0 <__lshift+0x1c>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	f100 0114 	add.w	r1, r0, #20
 800e9c8:	f100 0210 	add.w	r2, r0, #16
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	4553      	cmp	r3, sl
 800e9d0:	db33      	blt.n	800ea3a <__lshift+0xb6>
 800e9d2:	6920      	ldr	r0, [r4, #16]
 800e9d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e9d8:	f104 0314 	add.w	r3, r4, #20
 800e9dc:	f019 091f 	ands.w	r9, r9, #31
 800e9e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e9e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e9e8:	d02b      	beq.n	800ea42 <__lshift+0xbe>
 800e9ea:	f1c9 0e20 	rsb	lr, r9, #32
 800e9ee:	468a      	mov	sl, r1
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	6818      	ldr	r0, [r3, #0]
 800e9f4:	fa00 f009 	lsl.w	r0, r0, r9
 800e9f8:	4310      	orrs	r0, r2
 800e9fa:	f84a 0b04 	str.w	r0, [sl], #4
 800e9fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea02:	459c      	cmp	ip, r3
 800ea04:	fa22 f20e 	lsr.w	r2, r2, lr
 800ea08:	d8f3      	bhi.n	800e9f2 <__lshift+0x6e>
 800ea0a:	ebac 0304 	sub.w	r3, ip, r4
 800ea0e:	3b15      	subs	r3, #21
 800ea10:	f023 0303 	bic.w	r3, r3, #3
 800ea14:	3304      	adds	r3, #4
 800ea16:	f104 0015 	add.w	r0, r4, #21
 800ea1a:	4560      	cmp	r0, ip
 800ea1c:	bf88      	it	hi
 800ea1e:	2304      	movhi	r3, #4
 800ea20:	50ca      	str	r2, [r1, r3]
 800ea22:	b10a      	cbz	r2, 800ea28 <__lshift+0xa4>
 800ea24:	f108 0602 	add.w	r6, r8, #2
 800ea28:	3e01      	subs	r6, #1
 800ea2a:	4638      	mov	r0, r7
 800ea2c:	612e      	str	r6, [r5, #16]
 800ea2e:	4621      	mov	r1, r4
 800ea30:	f7ff fd98 	bl	800e564 <_Bfree>
 800ea34:	4628      	mov	r0, r5
 800ea36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea3a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ea3e:	3301      	adds	r3, #1
 800ea40:	e7c5      	b.n	800e9ce <__lshift+0x4a>
 800ea42:	3904      	subs	r1, #4
 800ea44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea48:	f841 2f04 	str.w	r2, [r1, #4]!
 800ea4c:	459c      	cmp	ip, r3
 800ea4e:	d8f9      	bhi.n	800ea44 <__lshift+0xc0>
 800ea50:	e7ea      	b.n	800ea28 <__lshift+0xa4>
 800ea52:	bf00      	nop
 800ea54:	080133ab 	.word	0x080133ab
 800ea58:	080133bc 	.word	0x080133bc

0800ea5c <__mcmp>:
 800ea5c:	690a      	ldr	r2, [r1, #16]
 800ea5e:	4603      	mov	r3, r0
 800ea60:	6900      	ldr	r0, [r0, #16]
 800ea62:	1a80      	subs	r0, r0, r2
 800ea64:	b530      	push	{r4, r5, lr}
 800ea66:	d10e      	bne.n	800ea86 <__mcmp+0x2a>
 800ea68:	3314      	adds	r3, #20
 800ea6a:	3114      	adds	r1, #20
 800ea6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ea70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ea74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ea78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ea7c:	4295      	cmp	r5, r2
 800ea7e:	d003      	beq.n	800ea88 <__mcmp+0x2c>
 800ea80:	d205      	bcs.n	800ea8e <__mcmp+0x32>
 800ea82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ea86:	bd30      	pop	{r4, r5, pc}
 800ea88:	42a3      	cmp	r3, r4
 800ea8a:	d3f3      	bcc.n	800ea74 <__mcmp+0x18>
 800ea8c:	e7fb      	b.n	800ea86 <__mcmp+0x2a>
 800ea8e:	2001      	movs	r0, #1
 800ea90:	e7f9      	b.n	800ea86 <__mcmp+0x2a>
	...

0800ea94 <__mdiff>:
 800ea94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea98:	4689      	mov	r9, r1
 800ea9a:	4606      	mov	r6, r0
 800ea9c:	4611      	mov	r1, r2
 800ea9e:	4648      	mov	r0, r9
 800eaa0:	4614      	mov	r4, r2
 800eaa2:	f7ff ffdb 	bl	800ea5c <__mcmp>
 800eaa6:	1e05      	subs	r5, r0, #0
 800eaa8:	d112      	bne.n	800ead0 <__mdiff+0x3c>
 800eaaa:	4629      	mov	r1, r5
 800eaac:	4630      	mov	r0, r6
 800eaae:	f7ff fd19 	bl	800e4e4 <_Balloc>
 800eab2:	4602      	mov	r2, r0
 800eab4:	b928      	cbnz	r0, 800eac2 <__mdiff+0x2e>
 800eab6:	4b3f      	ldr	r3, [pc, #252]	@ (800ebb4 <__mdiff+0x120>)
 800eab8:	f240 2137 	movw	r1, #567	@ 0x237
 800eabc:	483e      	ldr	r0, [pc, #248]	@ (800ebb8 <__mdiff+0x124>)
 800eabe:	f001 fe0b 	bl	80106d8 <__assert_func>
 800eac2:	2301      	movs	r3, #1
 800eac4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eac8:	4610      	mov	r0, r2
 800eaca:	b003      	add	sp, #12
 800eacc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ead0:	bfbc      	itt	lt
 800ead2:	464b      	movlt	r3, r9
 800ead4:	46a1      	movlt	r9, r4
 800ead6:	4630      	mov	r0, r6
 800ead8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eadc:	bfba      	itte	lt
 800eade:	461c      	movlt	r4, r3
 800eae0:	2501      	movlt	r5, #1
 800eae2:	2500      	movge	r5, #0
 800eae4:	f7ff fcfe 	bl	800e4e4 <_Balloc>
 800eae8:	4602      	mov	r2, r0
 800eaea:	b918      	cbnz	r0, 800eaf4 <__mdiff+0x60>
 800eaec:	4b31      	ldr	r3, [pc, #196]	@ (800ebb4 <__mdiff+0x120>)
 800eaee:	f240 2145 	movw	r1, #581	@ 0x245
 800eaf2:	e7e3      	b.n	800eabc <__mdiff+0x28>
 800eaf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eaf8:	6926      	ldr	r6, [r4, #16]
 800eafa:	60c5      	str	r5, [r0, #12]
 800eafc:	f109 0310 	add.w	r3, r9, #16
 800eb00:	f109 0514 	add.w	r5, r9, #20
 800eb04:	f104 0e14 	add.w	lr, r4, #20
 800eb08:	f100 0b14 	add.w	fp, r0, #20
 800eb0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800eb10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800eb14:	9301      	str	r3, [sp, #4]
 800eb16:	46d9      	mov	r9, fp
 800eb18:	f04f 0c00 	mov.w	ip, #0
 800eb1c:	9b01      	ldr	r3, [sp, #4]
 800eb1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800eb22:	f853 af04 	ldr.w	sl, [r3, #4]!
 800eb26:	9301      	str	r3, [sp, #4]
 800eb28:	fa1f f38a 	uxth.w	r3, sl
 800eb2c:	4619      	mov	r1, r3
 800eb2e:	b283      	uxth	r3, r0
 800eb30:	1acb      	subs	r3, r1, r3
 800eb32:	0c00      	lsrs	r0, r0, #16
 800eb34:	4463      	add	r3, ip
 800eb36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800eb3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800eb3e:	b29b      	uxth	r3, r3
 800eb40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800eb44:	4576      	cmp	r6, lr
 800eb46:	f849 3b04 	str.w	r3, [r9], #4
 800eb4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eb4e:	d8e5      	bhi.n	800eb1c <__mdiff+0x88>
 800eb50:	1b33      	subs	r3, r6, r4
 800eb52:	3b15      	subs	r3, #21
 800eb54:	f023 0303 	bic.w	r3, r3, #3
 800eb58:	3415      	adds	r4, #21
 800eb5a:	3304      	adds	r3, #4
 800eb5c:	42a6      	cmp	r6, r4
 800eb5e:	bf38      	it	cc
 800eb60:	2304      	movcc	r3, #4
 800eb62:	441d      	add	r5, r3
 800eb64:	445b      	add	r3, fp
 800eb66:	461e      	mov	r6, r3
 800eb68:	462c      	mov	r4, r5
 800eb6a:	4544      	cmp	r4, r8
 800eb6c:	d30e      	bcc.n	800eb8c <__mdiff+0xf8>
 800eb6e:	f108 0103 	add.w	r1, r8, #3
 800eb72:	1b49      	subs	r1, r1, r5
 800eb74:	f021 0103 	bic.w	r1, r1, #3
 800eb78:	3d03      	subs	r5, #3
 800eb7a:	45a8      	cmp	r8, r5
 800eb7c:	bf38      	it	cc
 800eb7e:	2100      	movcc	r1, #0
 800eb80:	440b      	add	r3, r1
 800eb82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800eb86:	b191      	cbz	r1, 800ebae <__mdiff+0x11a>
 800eb88:	6117      	str	r7, [r2, #16]
 800eb8a:	e79d      	b.n	800eac8 <__mdiff+0x34>
 800eb8c:	f854 1b04 	ldr.w	r1, [r4], #4
 800eb90:	46e6      	mov	lr, ip
 800eb92:	0c08      	lsrs	r0, r1, #16
 800eb94:	fa1c fc81 	uxtah	ip, ip, r1
 800eb98:	4471      	add	r1, lr
 800eb9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800eb9e:	b289      	uxth	r1, r1
 800eba0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800eba4:	f846 1b04 	str.w	r1, [r6], #4
 800eba8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ebac:	e7dd      	b.n	800eb6a <__mdiff+0xd6>
 800ebae:	3f01      	subs	r7, #1
 800ebb0:	e7e7      	b.n	800eb82 <__mdiff+0xee>
 800ebb2:	bf00      	nop
 800ebb4:	080133ab 	.word	0x080133ab
 800ebb8:	080133bc 	.word	0x080133bc

0800ebbc <__ulp>:
 800ebbc:	b082      	sub	sp, #8
 800ebbe:	ed8d 0b00 	vstr	d0, [sp]
 800ebc2:	9a01      	ldr	r2, [sp, #4]
 800ebc4:	4b0f      	ldr	r3, [pc, #60]	@ (800ec04 <__ulp+0x48>)
 800ebc6:	4013      	ands	r3, r2
 800ebc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ebcc:	2b00      	cmp	r3, #0
 800ebce:	dc08      	bgt.n	800ebe2 <__ulp+0x26>
 800ebd0:	425b      	negs	r3, r3
 800ebd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ebd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ebda:	da04      	bge.n	800ebe6 <__ulp+0x2a>
 800ebdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ebe0:	4113      	asrs	r3, r2
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	e008      	b.n	800ebf8 <__ulp+0x3c>
 800ebe6:	f1a2 0314 	sub.w	r3, r2, #20
 800ebea:	2b1e      	cmp	r3, #30
 800ebec:	bfda      	itte	le
 800ebee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ebf2:	40da      	lsrle	r2, r3
 800ebf4:	2201      	movgt	r2, #1
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	4619      	mov	r1, r3
 800ebfa:	4610      	mov	r0, r2
 800ebfc:	ec41 0b10 	vmov	d0, r0, r1
 800ec00:	b002      	add	sp, #8
 800ec02:	4770      	bx	lr
 800ec04:	7ff00000 	.word	0x7ff00000

0800ec08 <__b2d>:
 800ec08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec0c:	6906      	ldr	r6, [r0, #16]
 800ec0e:	f100 0814 	add.w	r8, r0, #20
 800ec12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ec16:	1f37      	subs	r7, r6, #4
 800ec18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ec1c:	4610      	mov	r0, r2
 800ec1e:	f7ff fd53 	bl	800e6c8 <__hi0bits>
 800ec22:	f1c0 0320 	rsb	r3, r0, #32
 800ec26:	280a      	cmp	r0, #10
 800ec28:	600b      	str	r3, [r1, #0]
 800ec2a:	491b      	ldr	r1, [pc, #108]	@ (800ec98 <__b2d+0x90>)
 800ec2c:	dc15      	bgt.n	800ec5a <__b2d+0x52>
 800ec2e:	f1c0 0c0b 	rsb	ip, r0, #11
 800ec32:	fa22 f30c 	lsr.w	r3, r2, ip
 800ec36:	45b8      	cmp	r8, r7
 800ec38:	ea43 0501 	orr.w	r5, r3, r1
 800ec3c:	bf34      	ite	cc
 800ec3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec42:	2300      	movcs	r3, #0
 800ec44:	3015      	adds	r0, #21
 800ec46:	fa02 f000 	lsl.w	r0, r2, r0
 800ec4a:	fa23 f30c 	lsr.w	r3, r3, ip
 800ec4e:	4303      	orrs	r3, r0
 800ec50:	461c      	mov	r4, r3
 800ec52:	ec45 4b10 	vmov	d0, r4, r5
 800ec56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec5a:	45b8      	cmp	r8, r7
 800ec5c:	bf3a      	itte	cc
 800ec5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec62:	f1a6 0708 	subcc.w	r7, r6, #8
 800ec66:	2300      	movcs	r3, #0
 800ec68:	380b      	subs	r0, #11
 800ec6a:	d012      	beq.n	800ec92 <__b2d+0x8a>
 800ec6c:	f1c0 0120 	rsb	r1, r0, #32
 800ec70:	fa23 f401 	lsr.w	r4, r3, r1
 800ec74:	4082      	lsls	r2, r0
 800ec76:	4322      	orrs	r2, r4
 800ec78:	4547      	cmp	r7, r8
 800ec7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ec7e:	bf8c      	ite	hi
 800ec80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ec84:	2200      	movls	r2, #0
 800ec86:	4083      	lsls	r3, r0
 800ec88:	40ca      	lsrs	r2, r1
 800ec8a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ec8e:	4313      	orrs	r3, r2
 800ec90:	e7de      	b.n	800ec50 <__b2d+0x48>
 800ec92:	ea42 0501 	orr.w	r5, r2, r1
 800ec96:	e7db      	b.n	800ec50 <__b2d+0x48>
 800ec98:	3ff00000 	.word	0x3ff00000

0800ec9c <__d2b>:
 800ec9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eca0:	460f      	mov	r7, r1
 800eca2:	2101      	movs	r1, #1
 800eca4:	ec59 8b10 	vmov	r8, r9, d0
 800eca8:	4616      	mov	r6, r2
 800ecaa:	f7ff fc1b 	bl	800e4e4 <_Balloc>
 800ecae:	4604      	mov	r4, r0
 800ecb0:	b930      	cbnz	r0, 800ecc0 <__d2b+0x24>
 800ecb2:	4602      	mov	r2, r0
 800ecb4:	4b23      	ldr	r3, [pc, #140]	@ (800ed44 <__d2b+0xa8>)
 800ecb6:	4824      	ldr	r0, [pc, #144]	@ (800ed48 <__d2b+0xac>)
 800ecb8:	f240 310f 	movw	r1, #783	@ 0x30f
 800ecbc:	f001 fd0c 	bl	80106d8 <__assert_func>
 800ecc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ecc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ecc8:	b10d      	cbz	r5, 800ecce <__d2b+0x32>
 800ecca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ecce:	9301      	str	r3, [sp, #4]
 800ecd0:	f1b8 0300 	subs.w	r3, r8, #0
 800ecd4:	d023      	beq.n	800ed1e <__d2b+0x82>
 800ecd6:	4668      	mov	r0, sp
 800ecd8:	9300      	str	r3, [sp, #0]
 800ecda:	f7ff fd14 	bl	800e706 <__lo0bits>
 800ecde:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ece2:	b1d0      	cbz	r0, 800ed1a <__d2b+0x7e>
 800ece4:	f1c0 0320 	rsb	r3, r0, #32
 800ece8:	fa02 f303 	lsl.w	r3, r2, r3
 800ecec:	430b      	orrs	r3, r1
 800ecee:	40c2      	lsrs	r2, r0
 800ecf0:	6163      	str	r3, [r4, #20]
 800ecf2:	9201      	str	r2, [sp, #4]
 800ecf4:	9b01      	ldr	r3, [sp, #4]
 800ecf6:	61a3      	str	r3, [r4, #24]
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	bf0c      	ite	eq
 800ecfc:	2201      	moveq	r2, #1
 800ecfe:	2202      	movne	r2, #2
 800ed00:	6122      	str	r2, [r4, #16]
 800ed02:	b1a5      	cbz	r5, 800ed2e <__d2b+0x92>
 800ed04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ed08:	4405      	add	r5, r0
 800ed0a:	603d      	str	r5, [r7, #0]
 800ed0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ed10:	6030      	str	r0, [r6, #0]
 800ed12:	4620      	mov	r0, r4
 800ed14:	b003      	add	sp, #12
 800ed16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed1a:	6161      	str	r1, [r4, #20]
 800ed1c:	e7ea      	b.n	800ecf4 <__d2b+0x58>
 800ed1e:	a801      	add	r0, sp, #4
 800ed20:	f7ff fcf1 	bl	800e706 <__lo0bits>
 800ed24:	9b01      	ldr	r3, [sp, #4]
 800ed26:	6163      	str	r3, [r4, #20]
 800ed28:	3020      	adds	r0, #32
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	e7e8      	b.n	800ed00 <__d2b+0x64>
 800ed2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ed36:	6038      	str	r0, [r7, #0]
 800ed38:	6918      	ldr	r0, [r3, #16]
 800ed3a:	f7ff fcc5 	bl	800e6c8 <__hi0bits>
 800ed3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed42:	e7e5      	b.n	800ed10 <__d2b+0x74>
 800ed44:	080133ab 	.word	0x080133ab
 800ed48:	080133bc 	.word	0x080133bc

0800ed4c <__ratio>:
 800ed4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed50:	b085      	sub	sp, #20
 800ed52:	e9cd 1000 	strd	r1, r0, [sp]
 800ed56:	a902      	add	r1, sp, #8
 800ed58:	f7ff ff56 	bl	800ec08 <__b2d>
 800ed5c:	9800      	ldr	r0, [sp, #0]
 800ed5e:	a903      	add	r1, sp, #12
 800ed60:	ec55 4b10 	vmov	r4, r5, d0
 800ed64:	f7ff ff50 	bl	800ec08 <__b2d>
 800ed68:	9b01      	ldr	r3, [sp, #4]
 800ed6a:	6919      	ldr	r1, [r3, #16]
 800ed6c:	9b00      	ldr	r3, [sp, #0]
 800ed6e:	691b      	ldr	r3, [r3, #16]
 800ed70:	1ac9      	subs	r1, r1, r3
 800ed72:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ed76:	1a9b      	subs	r3, r3, r2
 800ed78:	ec5b ab10 	vmov	sl, fp, d0
 800ed7c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	bfce      	itee	gt
 800ed84:	462a      	movgt	r2, r5
 800ed86:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ed8a:	465a      	movle	r2, fp
 800ed8c:	462f      	mov	r7, r5
 800ed8e:	46d9      	mov	r9, fp
 800ed90:	bfcc      	ite	gt
 800ed92:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ed96:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ed9a:	464b      	mov	r3, r9
 800ed9c:	4652      	mov	r2, sl
 800ed9e:	4620      	mov	r0, r4
 800eda0:	4639      	mov	r1, r7
 800eda2:	f7f1 fd73 	bl	800088c <__aeabi_ddiv>
 800eda6:	ec41 0b10 	vmov	d0, r0, r1
 800edaa:	b005      	add	sp, #20
 800edac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800edb0 <__copybits>:
 800edb0:	3901      	subs	r1, #1
 800edb2:	b570      	push	{r4, r5, r6, lr}
 800edb4:	1149      	asrs	r1, r1, #5
 800edb6:	6914      	ldr	r4, [r2, #16]
 800edb8:	3101      	adds	r1, #1
 800edba:	f102 0314 	add.w	r3, r2, #20
 800edbe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800edc2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800edc6:	1f05      	subs	r5, r0, #4
 800edc8:	42a3      	cmp	r3, r4
 800edca:	d30c      	bcc.n	800ede6 <__copybits+0x36>
 800edcc:	1aa3      	subs	r3, r4, r2
 800edce:	3b11      	subs	r3, #17
 800edd0:	f023 0303 	bic.w	r3, r3, #3
 800edd4:	3211      	adds	r2, #17
 800edd6:	42a2      	cmp	r2, r4
 800edd8:	bf88      	it	hi
 800edda:	2300      	movhi	r3, #0
 800eddc:	4418      	add	r0, r3
 800edde:	2300      	movs	r3, #0
 800ede0:	4288      	cmp	r0, r1
 800ede2:	d305      	bcc.n	800edf0 <__copybits+0x40>
 800ede4:	bd70      	pop	{r4, r5, r6, pc}
 800ede6:	f853 6b04 	ldr.w	r6, [r3], #4
 800edea:	f845 6f04 	str.w	r6, [r5, #4]!
 800edee:	e7eb      	b.n	800edc8 <__copybits+0x18>
 800edf0:	f840 3b04 	str.w	r3, [r0], #4
 800edf4:	e7f4      	b.n	800ede0 <__copybits+0x30>

0800edf6 <__any_on>:
 800edf6:	f100 0214 	add.w	r2, r0, #20
 800edfa:	6900      	ldr	r0, [r0, #16]
 800edfc:	114b      	asrs	r3, r1, #5
 800edfe:	4298      	cmp	r0, r3
 800ee00:	b510      	push	{r4, lr}
 800ee02:	db11      	blt.n	800ee28 <__any_on+0x32>
 800ee04:	dd0a      	ble.n	800ee1c <__any_on+0x26>
 800ee06:	f011 011f 	ands.w	r1, r1, #31
 800ee0a:	d007      	beq.n	800ee1c <__any_on+0x26>
 800ee0c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ee10:	fa24 f001 	lsr.w	r0, r4, r1
 800ee14:	fa00 f101 	lsl.w	r1, r0, r1
 800ee18:	428c      	cmp	r4, r1
 800ee1a:	d10b      	bne.n	800ee34 <__any_on+0x3e>
 800ee1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ee20:	4293      	cmp	r3, r2
 800ee22:	d803      	bhi.n	800ee2c <__any_on+0x36>
 800ee24:	2000      	movs	r0, #0
 800ee26:	bd10      	pop	{r4, pc}
 800ee28:	4603      	mov	r3, r0
 800ee2a:	e7f7      	b.n	800ee1c <__any_on+0x26>
 800ee2c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee30:	2900      	cmp	r1, #0
 800ee32:	d0f5      	beq.n	800ee20 <__any_on+0x2a>
 800ee34:	2001      	movs	r0, #1
 800ee36:	e7f6      	b.n	800ee26 <__any_on+0x30>

0800ee38 <sulp>:
 800ee38:	b570      	push	{r4, r5, r6, lr}
 800ee3a:	4604      	mov	r4, r0
 800ee3c:	460d      	mov	r5, r1
 800ee3e:	ec45 4b10 	vmov	d0, r4, r5
 800ee42:	4616      	mov	r6, r2
 800ee44:	f7ff feba 	bl	800ebbc <__ulp>
 800ee48:	ec51 0b10 	vmov	r0, r1, d0
 800ee4c:	b17e      	cbz	r6, 800ee6e <sulp+0x36>
 800ee4e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ee52:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	dd09      	ble.n	800ee6e <sulp+0x36>
 800ee5a:	051b      	lsls	r3, r3, #20
 800ee5c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ee60:	2400      	movs	r4, #0
 800ee62:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ee66:	4622      	mov	r2, r4
 800ee68:	462b      	mov	r3, r5
 800ee6a:	f7f1 fbe5 	bl	8000638 <__aeabi_dmul>
 800ee6e:	ec41 0b10 	vmov	d0, r0, r1
 800ee72:	bd70      	pop	{r4, r5, r6, pc}
 800ee74:	0000      	movs	r0, r0
	...

0800ee78 <_strtod_l>:
 800ee78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee7c:	b09f      	sub	sp, #124	@ 0x7c
 800ee7e:	460c      	mov	r4, r1
 800ee80:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ee82:	2200      	movs	r2, #0
 800ee84:	921a      	str	r2, [sp, #104]	@ 0x68
 800ee86:	9005      	str	r0, [sp, #20]
 800ee88:	f04f 0a00 	mov.w	sl, #0
 800ee8c:	f04f 0b00 	mov.w	fp, #0
 800ee90:	460a      	mov	r2, r1
 800ee92:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee94:	7811      	ldrb	r1, [r2, #0]
 800ee96:	292b      	cmp	r1, #43	@ 0x2b
 800ee98:	d04a      	beq.n	800ef30 <_strtod_l+0xb8>
 800ee9a:	d838      	bhi.n	800ef0e <_strtod_l+0x96>
 800ee9c:	290d      	cmp	r1, #13
 800ee9e:	d832      	bhi.n	800ef06 <_strtod_l+0x8e>
 800eea0:	2908      	cmp	r1, #8
 800eea2:	d832      	bhi.n	800ef0a <_strtod_l+0x92>
 800eea4:	2900      	cmp	r1, #0
 800eea6:	d03b      	beq.n	800ef20 <_strtod_l+0xa8>
 800eea8:	2200      	movs	r2, #0
 800eeaa:	920e      	str	r2, [sp, #56]	@ 0x38
 800eeac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800eeae:	782a      	ldrb	r2, [r5, #0]
 800eeb0:	2a30      	cmp	r2, #48	@ 0x30
 800eeb2:	f040 80b2 	bne.w	800f01a <_strtod_l+0x1a2>
 800eeb6:	786a      	ldrb	r2, [r5, #1]
 800eeb8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800eebc:	2a58      	cmp	r2, #88	@ 0x58
 800eebe:	d16e      	bne.n	800ef9e <_strtod_l+0x126>
 800eec0:	9302      	str	r3, [sp, #8]
 800eec2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eec4:	9301      	str	r3, [sp, #4]
 800eec6:	ab1a      	add	r3, sp, #104	@ 0x68
 800eec8:	9300      	str	r3, [sp, #0]
 800eeca:	4a8f      	ldr	r2, [pc, #572]	@ (800f108 <_strtod_l+0x290>)
 800eecc:	9805      	ldr	r0, [sp, #20]
 800eece:	ab1b      	add	r3, sp, #108	@ 0x6c
 800eed0:	a919      	add	r1, sp, #100	@ 0x64
 800eed2:	f001 fc87 	bl	80107e4 <__gethex>
 800eed6:	f010 060f 	ands.w	r6, r0, #15
 800eeda:	4604      	mov	r4, r0
 800eedc:	d005      	beq.n	800eeea <_strtod_l+0x72>
 800eede:	2e06      	cmp	r6, #6
 800eee0:	d128      	bne.n	800ef34 <_strtod_l+0xbc>
 800eee2:	3501      	adds	r5, #1
 800eee4:	2300      	movs	r3, #0
 800eee6:	9519      	str	r5, [sp, #100]	@ 0x64
 800eee8:	930e      	str	r3, [sp, #56]	@ 0x38
 800eeea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	f040 858e 	bne.w	800fa0e <_strtod_l+0xb96>
 800eef2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eef4:	b1cb      	cbz	r3, 800ef2a <_strtod_l+0xb2>
 800eef6:	4652      	mov	r2, sl
 800eef8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800eefc:	ec43 2b10 	vmov	d0, r2, r3
 800ef00:	b01f      	add	sp, #124	@ 0x7c
 800ef02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef06:	2920      	cmp	r1, #32
 800ef08:	d1ce      	bne.n	800eea8 <_strtod_l+0x30>
 800ef0a:	3201      	adds	r2, #1
 800ef0c:	e7c1      	b.n	800ee92 <_strtod_l+0x1a>
 800ef0e:	292d      	cmp	r1, #45	@ 0x2d
 800ef10:	d1ca      	bne.n	800eea8 <_strtod_l+0x30>
 800ef12:	2101      	movs	r1, #1
 800ef14:	910e      	str	r1, [sp, #56]	@ 0x38
 800ef16:	1c51      	adds	r1, r2, #1
 800ef18:	9119      	str	r1, [sp, #100]	@ 0x64
 800ef1a:	7852      	ldrb	r2, [r2, #1]
 800ef1c:	2a00      	cmp	r2, #0
 800ef1e:	d1c5      	bne.n	800eeac <_strtod_l+0x34>
 800ef20:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ef22:	9419      	str	r4, [sp, #100]	@ 0x64
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	f040 8570 	bne.w	800fa0a <_strtod_l+0xb92>
 800ef2a:	4652      	mov	r2, sl
 800ef2c:	465b      	mov	r3, fp
 800ef2e:	e7e5      	b.n	800eefc <_strtod_l+0x84>
 800ef30:	2100      	movs	r1, #0
 800ef32:	e7ef      	b.n	800ef14 <_strtod_l+0x9c>
 800ef34:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ef36:	b13a      	cbz	r2, 800ef48 <_strtod_l+0xd0>
 800ef38:	2135      	movs	r1, #53	@ 0x35
 800ef3a:	a81c      	add	r0, sp, #112	@ 0x70
 800ef3c:	f7ff ff38 	bl	800edb0 <__copybits>
 800ef40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ef42:	9805      	ldr	r0, [sp, #20]
 800ef44:	f7ff fb0e 	bl	800e564 <_Bfree>
 800ef48:	3e01      	subs	r6, #1
 800ef4a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ef4c:	2e04      	cmp	r6, #4
 800ef4e:	d806      	bhi.n	800ef5e <_strtod_l+0xe6>
 800ef50:	e8df f006 	tbb	[pc, r6]
 800ef54:	201d0314 	.word	0x201d0314
 800ef58:	14          	.byte	0x14
 800ef59:	00          	.byte	0x00
 800ef5a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ef5e:	05e1      	lsls	r1, r4, #23
 800ef60:	bf48      	it	mi
 800ef62:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ef66:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ef6a:	0d1b      	lsrs	r3, r3, #20
 800ef6c:	051b      	lsls	r3, r3, #20
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	d1bb      	bne.n	800eeea <_strtod_l+0x72>
 800ef72:	f7fe fbd1 	bl	800d718 <__errno>
 800ef76:	2322      	movs	r3, #34	@ 0x22
 800ef78:	6003      	str	r3, [r0, #0]
 800ef7a:	e7b6      	b.n	800eeea <_strtod_l+0x72>
 800ef7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ef80:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ef84:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ef88:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ef8c:	e7e7      	b.n	800ef5e <_strtod_l+0xe6>
 800ef8e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f110 <_strtod_l+0x298>
 800ef92:	e7e4      	b.n	800ef5e <_strtod_l+0xe6>
 800ef94:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ef98:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ef9c:	e7df      	b.n	800ef5e <_strtod_l+0xe6>
 800ef9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efa0:	1c5a      	adds	r2, r3, #1
 800efa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800efa4:	785b      	ldrb	r3, [r3, #1]
 800efa6:	2b30      	cmp	r3, #48	@ 0x30
 800efa8:	d0f9      	beq.n	800ef9e <_strtod_l+0x126>
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d09d      	beq.n	800eeea <_strtod_l+0x72>
 800efae:	2301      	movs	r3, #1
 800efb0:	2700      	movs	r7, #0
 800efb2:	9308      	str	r3, [sp, #32]
 800efb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efb6:	930c      	str	r3, [sp, #48]	@ 0x30
 800efb8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800efba:	46b9      	mov	r9, r7
 800efbc:	220a      	movs	r2, #10
 800efbe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800efc0:	7805      	ldrb	r5, [r0, #0]
 800efc2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800efc6:	b2d9      	uxtb	r1, r3
 800efc8:	2909      	cmp	r1, #9
 800efca:	d928      	bls.n	800f01e <_strtod_l+0x1a6>
 800efcc:	494f      	ldr	r1, [pc, #316]	@ (800f10c <_strtod_l+0x294>)
 800efce:	2201      	movs	r2, #1
 800efd0:	f001 fb67 	bl	80106a2 <strncmp>
 800efd4:	2800      	cmp	r0, #0
 800efd6:	d032      	beq.n	800f03e <_strtod_l+0x1c6>
 800efd8:	2000      	movs	r0, #0
 800efda:	462a      	mov	r2, r5
 800efdc:	900a      	str	r0, [sp, #40]	@ 0x28
 800efde:	464d      	mov	r5, r9
 800efe0:	4603      	mov	r3, r0
 800efe2:	2a65      	cmp	r2, #101	@ 0x65
 800efe4:	d001      	beq.n	800efea <_strtod_l+0x172>
 800efe6:	2a45      	cmp	r2, #69	@ 0x45
 800efe8:	d114      	bne.n	800f014 <_strtod_l+0x19c>
 800efea:	b91d      	cbnz	r5, 800eff4 <_strtod_l+0x17c>
 800efec:	9a08      	ldr	r2, [sp, #32]
 800efee:	4302      	orrs	r2, r0
 800eff0:	d096      	beq.n	800ef20 <_strtod_l+0xa8>
 800eff2:	2500      	movs	r5, #0
 800eff4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800eff6:	1c62      	adds	r2, r4, #1
 800eff8:	9219      	str	r2, [sp, #100]	@ 0x64
 800effa:	7862      	ldrb	r2, [r4, #1]
 800effc:	2a2b      	cmp	r2, #43	@ 0x2b
 800effe:	d07a      	beq.n	800f0f6 <_strtod_l+0x27e>
 800f000:	2a2d      	cmp	r2, #45	@ 0x2d
 800f002:	d07e      	beq.n	800f102 <_strtod_l+0x28a>
 800f004:	f04f 0c00 	mov.w	ip, #0
 800f008:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f00c:	2909      	cmp	r1, #9
 800f00e:	f240 8085 	bls.w	800f11c <_strtod_l+0x2a4>
 800f012:	9419      	str	r4, [sp, #100]	@ 0x64
 800f014:	f04f 0800 	mov.w	r8, #0
 800f018:	e0a5      	b.n	800f166 <_strtod_l+0x2ee>
 800f01a:	2300      	movs	r3, #0
 800f01c:	e7c8      	b.n	800efb0 <_strtod_l+0x138>
 800f01e:	f1b9 0f08 	cmp.w	r9, #8
 800f022:	bfd8      	it	le
 800f024:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f026:	f100 0001 	add.w	r0, r0, #1
 800f02a:	bfda      	itte	le
 800f02c:	fb02 3301 	mlale	r3, r2, r1, r3
 800f030:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f032:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f036:	f109 0901 	add.w	r9, r9, #1
 800f03a:	9019      	str	r0, [sp, #100]	@ 0x64
 800f03c:	e7bf      	b.n	800efbe <_strtod_l+0x146>
 800f03e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f040:	1c5a      	adds	r2, r3, #1
 800f042:	9219      	str	r2, [sp, #100]	@ 0x64
 800f044:	785a      	ldrb	r2, [r3, #1]
 800f046:	f1b9 0f00 	cmp.w	r9, #0
 800f04a:	d03b      	beq.n	800f0c4 <_strtod_l+0x24c>
 800f04c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f04e:	464d      	mov	r5, r9
 800f050:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f054:	2b09      	cmp	r3, #9
 800f056:	d912      	bls.n	800f07e <_strtod_l+0x206>
 800f058:	2301      	movs	r3, #1
 800f05a:	e7c2      	b.n	800efe2 <_strtod_l+0x16a>
 800f05c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f05e:	1c5a      	adds	r2, r3, #1
 800f060:	9219      	str	r2, [sp, #100]	@ 0x64
 800f062:	785a      	ldrb	r2, [r3, #1]
 800f064:	3001      	adds	r0, #1
 800f066:	2a30      	cmp	r2, #48	@ 0x30
 800f068:	d0f8      	beq.n	800f05c <_strtod_l+0x1e4>
 800f06a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f06e:	2b08      	cmp	r3, #8
 800f070:	f200 84d2 	bhi.w	800fa18 <_strtod_l+0xba0>
 800f074:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f076:	900a      	str	r0, [sp, #40]	@ 0x28
 800f078:	2000      	movs	r0, #0
 800f07a:	930c      	str	r3, [sp, #48]	@ 0x30
 800f07c:	4605      	mov	r5, r0
 800f07e:	3a30      	subs	r2, #48	@ 0x30
 800f080:	f100 0301 	add.w	r3, r0, #1
 800f084:	d018      	beq.n	800f0b8 <_strtod_l+0x240>
 800f086:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f088:	4419      	add	r1, r3
 800f08a:	910a      	str	r1, [sp, #40]	@ 0x28
 800f08c:	462e      	mov	r6, r5
 800f08e:	f04f 0e0a 	mov.w	lr, #10
 800f092:	1c71      	adds	r1, r6, #1
 800f094:	eba1 0c05 	sub.w	ip, r1, r5
 800f098:	4563      	cmp	r3, ip
 800f09a:	dc15      	bgt.n	800f0c8 <_strtod_l+0x250>
 800f09c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f0a0:	182b      	adds	r3, r5, r0
 800f0a2:	2b08      	cmp	r3, #8
 800f0a4:	f105 0501 	add.w	r5, r5, #1
 800f0a8:	4405      	add	r5, r0
 800f0aa:	dc1a      	bgt.n	800f0e2 <_strtod_l+0x26a>
 800f0ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f0ae:	230a      	movs	r3, #10
 800f0b0:	fb03 2301 	mla	r3, r3, r1, r2
 800f0b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f0ba:	1c51      	adds	r1, r2, #1
 800f0bc:	9119      	str	r1, [sp, #100]	@ 0x64
 800f0be:	7852      	ldrb	r2, [r2, #1]
 800f0c0:	4618      	mov	r0, r3
 800f0c2:	e7c5      	b.n	800f050 <_strtod_l+0x1d8>
 800f0c4:	4648      	mov	r0, r9
 800f0c6:	e7ce      	b.n	800f066 <_strtod_l+0x1ee>
 800f0c8:	2e08      	cmp	r6, #8
 800f0ca:	dc05      	bgt.n	800f0d8 <_strtod_l+0x260>
 800f0cc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f0ce:	fb0e f606 	mul.w	r6, lr, r6
 800f0d2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f0d4:	460e      	mov	r6, r1
 800f0d6:	e7dc      	b.n	800f092 <_strtod_l+0x21a>
 800f0d8:	2910      	cmp	r1, #16
 800f0da:	bfd8      	it	le
 800f0dc:	fb0e f707 	mulle.w	r7, lr, r7
 800f0e0:	e7f8      	b.n	800f0d4 <_strtod_l+0x25c>
 800f0e2:	2b0f      	cmp	r3, #15
 800f0e4:	bfdc      	itt	le
 800f0e6:	230a      	movle	r3, #10
 800f0e8:	fb03 2707 	mlale	r7, r3, r7, r2
 800f0ec:	e7e3      	b.n	800f0b6 <_strtod_l+0x23e>
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800f0f2:	2301      	movs	r3, #1
 800f0f4:	e77a      	b.n	800efec <_strtod_l+0x174>
 800f0f6:	f04f 0c00 	mov.w	ip, #0
 800f0fa:	1ca2      	adds	r2, r4, #2
 800f0fc:	9219      	str	r2, [sp, #100]	@ 0x64
 800f0fe:	78a2      	ldrb	r2, [r4, #2]
 800f100:	e782      	b.n	800f008 <_strtod_l+0x190>
 800f102:	f04f 0c01 	mov.w	ip, #1
 800f106:	e7f8      	b.n	800f0fa <_strtod_l+0x282>
 800f108:	080135fc 	.word	0x080135fc
 800f10c:	08013415 	.word	0x08013415
 800f110:	7ff00000 	.word	0x7ff00000
 800f114:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f116:	1c51      	adds	r1, r2, #1
 800f118:	9119      	str	r1, [sp, #100]	@ 0x64
 800f11a:	7852      	ldrb	r2, [r2, #1]
 800f11c:	2a30      	cmp	r2, #48	@ 0x30
 800f11e:	d0f9      	beq.n	800f114 <_strtod_l+0x29c>
 800f120:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f124:	2908      	cmp	r1, #8
 800f126:	f63f af75 	bhi.w	800f014 <_strtod_l+0x19c>
 800f12a:	3a30      	subs	r2, #48	@ 0x30
 800f12c:	9209      	str	r2, [sp, #36]	@ 0x24
 800f12e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f130:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f132:	f04f 080a 	mov.w	r8, #10
 800f136:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f138:	1c56      	adds	r6, r2, #1
 800f13a:	9619      	str	r6, [sp, #100]	@ 0x64
 800f13c:	7852      	ldrb	r2, [r2, #1]
 800f13e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f142:	f1be 0f09 	cmp.w	lr, #9
 800f146:	d939      	bls.n	800f1bc <_strtod_l+0x344>
 800f148:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f14a:	1a76      	subs	r6, r6, r1
 800f14c:	2e08      	cmp	r6, #8
 800f14e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f152:	dc03      	bgt.n	800f15c <_strtod_l+0x2e4>
 800f154:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f156:	4588      	cmp	r8, r1
 800f158:	bfa8      	it	ge
 800f15a:	4688      	movge	r8, r1
 800f15c:	f1bc 0f00 	cmp.w	ip, #0
 800f160:	d001      	beq.n	800f166 <_strtod_l+0x2ee>
 800f162:	f1c8 0800 	rsb	r8, r8, #0
 800f166:	2d00      	cmp	r5, #0
 800f168:	d14e      	bne.n	800f208 <_strtod_l+0x390>
 800f16a:	9908      	ldr	r1, [sp, #32]
 800f16c:	4308      	orrs	r0, r1
 800f16e:	f47f aebc 	bne.w	800eeea <_strtod_l+0x72>
 800f172:	2b00      	cmp	r3, #0
 800f174:	f47f aed4 	bne.w	800ef20 <_strtod_l+0xa8>
 800f178:	2a69      	cmp	r2, #105	@ 0x69
 800f17a:	d028      	beq.n	800f1ce <_strtod_l+0x356>
 800f17c:	dc25      	bgt.n	800f1ca <_strtod_l+0x352>
 800f17e:	2a49      	cmp	r2, #73	@ 0x49
 800f180:	d025      	beq.n	800f1ce <_strtod_l+0x356>
 800f182:	2a4e      	cmp	r2, #78	@ 0x4e
 800f184:	f47f aecc 	bne.w	800ef20 <_strtod_l+0xa8>
 800f188:	499a      	ldr	r1, [pc, #616]	@ (800f3f4 <_strtod_l+0x57c>)
 800f18a:	a819      	add	r0, sp, #100	@ 0x64
 800f18c:	f001 fd4c 	bl	8010c28 <__match>
 800f190:	2800      	cmp	r0, #0
 800f192:	f43f aec5 	beq.w	800ef20 <_strtod_l+0xa8>
 800f196:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f198:	781b      	ldrb	r3, [r3, #0]
 800f19a:	2b28      	cmp	r3, #40	@ 0x28
 800f19c:	d12e      	bne.n	800f1fc <_strtod_l+0x384>
 800f19e:	4996      	ldr	r1, [pc, #600]	@ (800f3f8 <_strtod_l+0x580>)
 800f1a0:	aa1c      	add	r2, sp, #112	@ 0x70
 800f1a2:	a819      	add	r0, sp, #100	@ 0x64
 800f1a4:	f001 fd54 	bl	8010c50 <__hexnan>
 800f1a8:	2805      	cmp	r0, #5
 800f1aa:	d127      	bne.n	800f1fc <_strtod_l+0x384>
 800f1ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f1ae:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f1b2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f1b6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f1ba:	e696      	b.n	800eeea <_strtod_l+0x72>
 800f1bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f1be:	fb08 2101 	mla	r1, r8, r1, r2
 800f1c2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f1c6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f1c8:	e7b5      	b.n	800f136 <_strtod_l+0x2be>
 800f1ca:	2a6e      	cmp	r2, #110	@ 0x6e
 800f1cc:	e7da      	b.n	800f184 <_strtod_l+0x30c>
 800f1ce:	498b      	ldr	r1, [pc, #556]	@ (800f3fc <_strtod_l+0x584>)
 800f1d0:	a819      	add	r0, sp, #100	@ 0x64
 800f1d2:	f001 fd29 	bl	8010c28 <__match>
 800f1d6:	2800      	cmp	r0, #0
 800f1d8:	f43f aea2 	beq.w	800ef20 <_strtod_l+0xa8>
 800f1dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1de:	4988      	ldr	r1, [pc, #544]	@ (800f400 <_strtod_l+0x588>)
 800f1e0:	3b01      	subs	r3, #1
 800f1e2:	a819      	add	r0, sp, #100	@ 0x64
 800f1e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1e6:	f001 fd1f 	bl	8010c28 <__match>
 800f1ea:	b910      	cbnz	r0, 800f1f2 <_strtod_l+0x37a>
 800f1ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f1ee:	3301      	adds	r3, #1
 800f1f0:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1f2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f410 <_strtod_l+0x598>
 800f1f6:	f04f 0a00 	mov.w	sl, #0
 800f1fa:	e676      	b.n	800eeea <_strtod_l+0x72>
 800f1fc:	4881      	ldr	r0, [pc, #516]	@ (800f404 <_strtod_l+0x58c>)
 800f1fe:	f001 fa63 	bl	80106c8 <nan>
 800f202:	ec5b ab10 	vmov	sl, fp, d0
 800f206:	e670      	b.n	800eeea <_strtod_l+0x72>
 800f208:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f20a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f20c:	eba8 0303 	sub.w	r3, r8, r3
 800f210:	f1b9 0f00 	cmp.w	r9, #0
 800f214:	bf08      	it	eq
 800f216:	46a9      	moveq	r9, r5
 800f218:	2d10      	cmp	r5, #16
 800f21a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f21c:	462c      	mov	r4, r5
 800f21e:	bfa8      	it	ge
 800f220:	2410      	movge	r4, #16
 800f222:	f7f1 f98f 	bl	8000544 <__aeabi_ui2d>
 800f226:	2d09      	cmp	r5, #9
 800f228:	4682      	mov	sl, r0
 800f22a:	468b      	mov	fp, r1
 800f22c:	dc13      	bgt.n	800f256 <_strtod_l+0x3de>
 800f22e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f230:	2b00      	cmp	r3, #0
 800f232:	f43f ae5a 	beq.w	800eeea <_strtod_l+0x72>
 800f236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f238:	dd78      	ble.n	800f32c <_strtod_l+0x4b4>
 800f23a:	2b16      	cmp	r3, #22
 800f23c:	dc5f      	bgt.n	800f2fe <_strtod_l+0x486>
 800f23e:	4972      	ldr	r1, [pc, #456]	@ (800f408 <_strtod_l+0x590>)
 800f240:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f244:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f248:	4652      	mov	r2, sl
 800f24a:	465b      	mov	r3, fp
 800f24c:	f7f1 f9f4 	bl	8000638 <__aeabi_dmul>
 800f250:	4682      	mov	sl, r0
 800f252:	468b      	mov	fp, r1
 800f254:	e649      	b.n	800eeea <_strtod_l+0x72>
 800f256:	4b6c      	ldr	r3, [pc, #432]	@ (800f408 <_strtod_l+0x590>)
 800f258:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f25c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f260:	f7f1 f9ea 	bl	8000638 <__aeabi_dmul>
 800f264:	4682      	mov	sl, r0
 800f266:	4638      	mov	r0, r7
 800f268:	468b      	mov	fp, r1
 800f26a:	f7f1 f96b 	bl	8000544 <__aeabi_ui2d>
 800f26e:	4602      	mov	r2, r0
 800f270:	460b      	mov	r3, r1
 800f272:	4650      	mov	r0, sl
 800f274:	4659      	mov	r1, fp
 800f276:	f7f1 f829 	bl	80002cc <__adddf3>
 800f27a:	2d0f      	cmp	r5, #15
 800f27c:	4682      	mov	sl, r0
 800f27e:	468b      	mov	fp, r1
 800f280:	ddd5      	ble.n	800f22e <_strtod_l+0x3b6>
 800f282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f284:	1b2c      	subs	r4, r5, r4
 800f286:	441c      	add	r4, r3
 800f288:	2c00      	cmp	r4, #0
 800f28a:	f340 8093 	ble.w	800f3b4 <_strtod_l+0x53c>
 800f28e:	f014 030f 	ands.w	r3, r4, #15
 800f292:	d00a      	beq.n	800f2aa <_strtod_l+0x432>
 800f294:	495c      	ldr	r1, [pc, #368]	@ (800f408 <_strtod_l+0x590>)
 800f296:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f29a:	4652      	mov	r2, sl
 800f29c:	465b      	mov	r3, fp
 800f29e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2a2:	f7f1 f9c9 	bl	8000638 <__aeabi_dmul>
 800f2a6:	4682      	mov	sl, r0
 800f2a8:	468b      	mov	fp, r1
 800f2aa:	f034 040f 	bics.w	r4, r4, #15
 800f2ae:	d073      	beq.n	800f398 <_strtod_l+0x520>
 800f2b0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f2b4:	dd49      	ble.n	800f34a <_strtod_l+0x4d2>
 800f2b6:	2400      	movs	r4, #0
 800f2b8:	46a0      	mov	r8, r4
 800f2ba:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f2bc:	46a1      	mov	r9, r4
 800f2be:	9a05      	ldr	r2, [sp, #20]
 800f2c0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f410 <_strtod_l+0x598>
 800f2c4:	2322      	movs	r3, #34	@ 0x22
 800f2c6:	6013      	str	r3, [r2, #0]
 800f2c8:	f04f 0a00 	mov.w	sl, #0
 800f2cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	f43f ae0b 	beq.w	800eeea <_strtod_l+0x72>
 800f2d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f2d6:	9805      	ldr	r0, [sp, #20]
 800f2d8:	f7ff f944 	bl	800e564 <_Bfree>
 800f2dc:	9805      	ldr	r0, [sp, #20]
 800f2de:	4649      	mov	r1, r9
 800f2e0:	f7ff f940 	bl	800e564 <_Bfree>
 800f2e4:	9805      	ldr	r0, [sp, #20]
 800f2e6:	4641      	mov	r1, r8
 800f2e8:	f7ff f93c 	bl	800e564 <_Bfree>
 800f2ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f2ee:	9805      	ldr	r0, [sp, #20]
 800f2f0:	f7ff f938 	bl	800e564 <_Bfree>
 800f2f4:	9805      	ldr	r0, [sp, #20]
 800f2f6:	4621      	mov	r1, r4
 800f2f8:	f7ff f934 	bl	800e564 <_Bfree>
 800f2fc:	e5f5      	b.n	800eeea <_strtod_l+0x72>
 800f2fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f300:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f304:	4293      	cmp	r3, r2
 800f306:	dbbc      	blt.n	800f282 <_strtod_l+0x40a>
 800f308:	4c3f      	ldr	r4, [pc, #252]	@ (800f408 <_strtod_l+0x590>)
 800f30a:	f1c5 050f 	rsb	r5, r5, #15
 800f30e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f312:	4652      	mov	r2, sl
 800f314:	465b      	mov	r3, fp
 800f316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f31a:	f7f1 f98d 	bl	8000638 <__aeabi_dmul>
 800f31e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f320:	1b5d      	subs	r5, r3, r5
 800f322:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f326:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f32a:	e78f      	b.n	800f24c <_strtod_l+0x3d4>
 800f32c:	3316      	adds	r3, #22
 800f32e:	dba8      	blt.n	800f282 <_strtod_l+0x40a>
 800f330:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f332:	eba3 0808 	sub.w	r8, r3, r8
 800f336:	4b34      	ldr	r3, [pc, #208]	@ (800f408 <_strtod_l+0x590>)
 800f338:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f33c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f340:	4650      	mov	r0, sl
 800f342:	4659      	mov	r1, fp
 800f344:	f7f1 faa2 	bl	800088c <__aeabi_ddiv>
 800f348:	e782      	b.n	800f250 <_strtod_l+0x3d8>
 800f34a:	2300      	movs	r3, #0
 800f34c:	4f2f      	ldr	r7, [pc, #188]	@ (800f40c <_strtod_l+0x594>)
 800f34e:	1124      	asrs	r4, r4, #4
 800f350:	4650      	mov	r0, sl
 800f352:	4659      	mov	r1, fp
 800f354:	461e      	mov	r6, r3
 800f356:	2c01      	cmp	r4, #1
 800f358:	dc21      	bgt.n	800f39e <_strtod_l+0x526>
 800f35a:	b10b      	cbz	r3, 800f360 <_strtod_l+0x4e8>
 800f35c:	4682      	mov	sl, r0
 800f35e:	468b      	mov	fp, r1
 800f360:	492a      	ldr	r1, [pc, #168]	@ (800f40c <_strtod_l+0x594>)
 800f362:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f366:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f36a:	4652      	mov	r2, sl
 800f36c:	465b      	mov	r3, fp
 800f36e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f372:	f7f1 f961 	bl	8000638 <__aeabi_dmul>
 800f376:	4b26      	ldr	r3, [pc, #152]	@ (800f410 <_strtod_l+0x598>)
 800f378:	460a      	mov	r2, r1
 800f37a:	400b      	ands	r3, r1
 800f37c:	4925      	ldr	r1, [pc, #148]	@ (800f414 <_strtod_l+0x59c>)
 800f37e:	428b      	cmp	r3, r1
 800f380:	4682      	mov	sl, r0
 800f382:	d898      	bhi.n	800f2b6 <_strtod_l+0x43e>
 800f384:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f388:	428b      	cmp	r3, r1
 800f38a:	bf86      	itte	hi
 800f38c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f418 <_strtod_l+0x5a0>
 800f390:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800f394:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f398:	2300      	movs	r3, #0
 800f39a:	9308      	str	r3, [sp, #32]
 800f39c:	e076      	b.n	800f48c <_strtod_l+0x614>
 800f39e:	07e2      	lsls	r2, r4, #31
 800f3a0:	d504      	bpl.n	800f3ac <_strtod_l+0x534>
 800f3a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f3a6:	f7f1 f947 	bl	8000638 <__aeabi_dmul>
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	3601      	adds	r6, #1
 800f3ae:	1064      	asrs	r4, r4, #1
 800f3b0:	3708      	adds	r7, #8
 800f3b2:	e7d0      	b.n	800f356 <_strtod_l+0x4de>
 800f3b4:	d0f0      	beq.n	800f398 <_strtod_l+0x520>
 800f3b6:	4264      	negs	r4, r4
 800f3b8:	f014 020f 	ands.w	r2, r4, #15
 800f3bc:	d00a      	beq.n	800f3d4 <_strtod_l+0x55c>
 800f3be:	4b12      	ldr	r3, [pc, #72]	@ (800f408 <_strtod_l+0x590>)
 800f3c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f3c4:	4650      	mov	r0, sl
 800f3c6:	4659      	mov	r1, fp
 800f3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3cc:	f7f1 fa5e 	bl	800088c <__aeabi_ddiv>
 800f3d0:	4682      	mov	sl, r0
 800f3d2:	468b      	mov	fp, r1
 800f3d4:	1124      	asrs	r4, r4, #4
 800f3d6:	d0df      	beq.n	800f398 <_strtod_l+0x520>
 800f3d8:	2c1f      	cmp	r4, #31
 800f3da:	dd1f      	ble.n	800f41c <_strtod_l+0x5a4>
 800f3dc:	2400      	movs	r4, #0
 800f3de:	46a0      	mov	r8, r4
 800f3e0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f3e2:	46a1      	mov	r9, r4
 800f3e4:	9a05      	ldr	r2, [sp, #20]
 800f3e6:	2322      	movs	r3, #34	@ 0x22
 800f3e8:	f04f 0a00 	mov.w	sl, #0
 800f3ec:	f04f 0b00 	mov.w	fp, #0
 800f3f0:	6013      	str	r3, [r2, #0]
 800f3f2:	e76b      	b.n	800f2cc <_strtod_l+0x454>
 800f3f4:	08013305 	.word	0x08013305
 800f3f8:	080135e8 	.word	0x080135e8
 800f3fc:	080132fd 	.word	0x080132fd
 800f400:	08013332 	.word	0x08013332
 800f404:	08013486 	.word	0x08013486
 800f408:	08013520 	.word	0x08013520
 800f40c:	080134f8 	.word	0x080134f8
 800f410:	7ff00000 	.word	0x7ff00000
 800f414:	7ca00000 	.word	0x7ca00000
 800f418:	7fefffff 	.word	0x7fefffff
 800f41c:	f014 0310 	ands.w	r3, r4, #16
 800f420:	bf18      	it	ne
 800f422:	236a      	movne	r3, #106	@ 0x6a
 800f424:	4ea9      	ldr	r6, [pc, #676]	@ (800f6cc <_strtod_l+0x854>)
 800f426:	9308      	str	r3, [sp, #32]
 800f428:	4650      	mov	r0, sl
 800f42a:	4659      	mov	r1, fp
 800f42c:	2300      	movs	r3, #0
 800f42e:	07e7      	lsls	r7, r4, #31
 800f430:	d504      	bpl.n	800f43c <_strtod_l+0x5c4>
 800f432:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f436:	f7f1 f8ff 	bl	8000638 <__aeabi_dmul>
 800f43a:	2301      	movs	r3, #1
 800f43c:	1064      	asrs	r4, r4, #1
 800f43e:	f106 0608 	add.w	r6, r6, #8
 800f442:	d1f4      	bne.n	800f42e <_strtod_l+0x5b6>
 800f444:	b10b      	cbz	r3, 800f44a <_strtod_l+0x5d2>
 800f446:	4682      	mov	sl, r0
 800f448:	468b      	mov	fp, r1
 800f44a:	9b08      	ldr	r3, [sp, #32]
 800f44c:	b1b3      	cbz	r3, 800f47c <_strtod_l+0x604>
 800f44e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f452:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f456:	2b00      	cmp	r3, #0
 800f458:	4659      	mov	r1, fp
 800f45a:	dd0f      	ble.n	800f47c <_strtod_l+0x604>
 800f45c:	2b1f      	cmp	r3, #31
 800f45e:	dd56      	ble.n	800f50e <_strtod_l+0x696>
 800f460:	2b34      	cmp	r3, #52	@ 0x34
 800f462:	bfde      	ittt	le
 800f464:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800f468:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f46c:	4093      	lslle	r3, r2
 800f46e:	f04f 0a00 	mov.w	sl, #0
 800f472:	bfcc      	ite	gt
 800f474:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f478:	ea03 0b01 	andle.w	fp, r3, r1
 800f47c:	2200      	movs	r2, #0
 800f47e:	2300      	movs	r3, #0
 800f480:	4650      	mov	r0, sl
 800f482:	4659      	mov	r1, fp
 800f484:	f7f1 fb40 	bl	8000b08 <__aeabi_dcmpeq>
 800f488:	2800      	cmp	r0, #0
 800f48a:	d1a7      	bne.n	800f3dc <_strtod_l+0x564>
 800f48c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f48e:	9300      	str	r3, [sp, #0]
 800f490:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f492:	9805      	ldr	r0, [sp, #20]
 800f494:	462b      	mov	r3, r5
 800f496:	464a      	mov	r2, r9
 800f498:	f7ff f8cc 	bl	800e634 <__s2b>
 800f49c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	f43f af09 	beq.w	800f2b6 <_strtod_l+0x43e>
 800f4a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f4a8:	2a00      	cmp	r2, #0
 800f4aa:	eba3 0308 	sub.w	r3, r3, r8
 800f4ae:	bfa8      	it	ge
 800f4b0:	2300      	movge	r3, #0
 800f4b2:	9312      	str	r3, [sp, #72]	@ 0x48
 800f4b4:	2400      	movs	r4, #0
 800f4b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f4ba:	9316      	str	r3, [sp, #88]	@ 0x58
 800f4bc:	46a0      	mov	r8, r4
 800f4be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4c0:	9805      	ldr	r0, [sp, #20]
 800f4c2:	6859      	ldr	r1, [r3, #4]
 800f4c4:	f7ff f80e 	bl	800e4e4 <_Balloc>
 800f4c8:	4681      	mov	r9, r0
 800f4ca:	2800      	cmp	r0, #0
 800f4cc:	f43f aef7 	beq.w	800f2be <_strtod_l+0x446>
 800f4d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f4d2:	691a      	ldr	r2, [r3, #16]
 800f4d4:	3202      	adds	r2, #2
 800f4d6:	f103 010c 	add.w	r1, r3, #12
 800f4da:	0092      	lsls	r2, r2, #2
 800f4dc:	300c      	adds	r0, #12
 800f4de:	f7fe f948 	bl	800d772 <memcpy>
 800f4e2:	ec4b ab10 	vmov	d0, sl, fp
 800f4e6:	9805      	ldr	r0, [sp, #20]
 800f4e8:	aa1c      	add	r2, sp, #112	@ 0x70
 800f4ea:	a91b      	add	r1, sp, #108	@ 0x6c
 800f4ec:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f4f0:	f7ff fbd4 	bl	800ec9c <__d2b>
 800f4f4:	901a      	str	r0, [sp, #104]	@ 0x68
 800f4f6:	2800      	cmp	r0, #0
 800f4f8:	f43f aee1 	beq.w	800f2be <_strtod_l+0x446>
 800f4fc:	9805      	ldr	r0, [sp, #20]
 800f4fe:	2101      	movs	r1, #1
 800f500:	f7ff f92e 	bl	800e760 <__i2b>
 800f504:	4680      	mov	r8, r0
 800f506:	b948      	cbnz	r0, 800f51c <_strtod_l+0x6a4>
 800f508:	f04f 0800 	mov.w	r8, #0
 800f50c:	e6d7      	b.n	800f2be <_strtod_l+0x446>
 800f50e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f512:	fa02 f303 	lsl.w	r3, r2, r3
 800f516:	ea03 0a0a 	and.w	sl, r3, sl
 800f51a:	e7af      	b.n	800f47c <_strtod_l+0x604>
 800f51c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f51e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f520:	2d00      	cmp	r5, #0
 800f522:	bfab      	itete	ge
 800f524:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f526:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f528:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f52a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f52c:	bfac      	ite	ge
 800f52e:	18ef      	addge	r7, r5, r3
 800f530:	1b5e      	sublt	r6, r3, r5
 800f532:	9b08      	ldr	r3, [sp, #32]
 800f534:	1aed      	subs	r5, r5, r3
 800f536:	4415      	add	r5, r2
 800f538:	4b65      	ldr	r3, [pc, #404]	@ (800f6d0 <_strtod_l+0x858>)
 800f53a:	3d01      	subs	r5, #1
 800f53c:	429d      	cmp	r5, r3
 800f53e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f542:	da50      	bge.n	800f5e6 <_strtod_l+0x76e>
 800f544:	1b5b      	subs	r3, r3, r5
 800f546:	2b1f      	cmp	r3, #31
 800f548:	eba2 0203 	sub.w	r2, r2, r3
 800f54c:	f04f 0101 	mov.w	r1, #1
 800f550:	dc3d      	bgt.n	800f5ce <_strtod_l+0x756>
 800f552:	fa01 f303 	lsl.w	r3, r1, r3
 800f556:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f558:	2300      	movs	r3, #0
 800f55a:	9310      	str	r3, [sp, #64]	@ 0x40
 800f55c:	18bd      	adds	r5, r7, r2
 800f55e:	9b08      	ldr	r3, [sp, #32]
 800f560:	42af      	cmp	r7, r5
 800f562:	4416      	add	r6, r2
 800f564:	441e      	add	r6, r3
 800f566:	463b      	mov	r3, r7
 800f568:	bfa8      	it	ge
 800f56a:	462b      	movge	r3, r5
 800f56c:	42b3      	cmp	r3, r6
 800f56e:	bfa8      	it	ge
 800f570:	4633      	movge	r3, r6
 800f572:	2b00      	cmp	r3, #0
 800f574:	bfc2      	ittt	gt
 800f576:	1aed      	subgt	r5, r5, r3
 800f578:	1af6      	subgt	r6, r6, r3
 800f57a:	1aff      	subgt	r7, r7, r3
 800f57c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f57e:	2b00      	cmp	r3, #0
 800f580:	dd16      	ble.n	800f5b0 <_strtod_l+0x738>
 800f582:	4641      	mov	r1, r8
 800f584:	9805      	ldr	r0, [sp, #20]
 800f586:	461a      	mov	r2, r3
 800f588:	f7ff f9a2 	bl	800e8d0 <__pow5mult>
 800f58c:	4680      	mov	r8, r0
 800f58e:	2800      	cmp	r0, #0
 800f590:	d0ba      	beq.n	800f508 <_strtod_l+0x690>
 800f592:	4601      	mov	r1, r0
 800f594:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f596:	9805      	ldr	r0, [sp, #20]
 800f598:	f7ff f8f8 	bl	800e78c <__multiply>
 800f59c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f59e:	2800      	cmp	r0, #0
 800f5a0:	f43f ae8d 	beq.w	800f2be <_strtod_l+0x446>
 800f5a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5a6:	9805      	ldr	r0, [sp, #20]
 800f5a8:	f7fe ffdc 	bl	800e564 <_Bfree>
 800f5ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f5ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800f5b0:	2d00      	cmp	r5, #0
 800f5b2:	dc1d      	bgt.n	800f5f0 <_strtod_l+0x778>
 800f5b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	dd23      	ble.n	800f602 <_strtod_l+0x78a>
 800f5ba:	4649      	mov	r1, r9
 800f5bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f5be:	9805      	ldr	r0, [sp, #20]
 800f5c0:	f7ff f986 	bl	800e8d0 <__pow5mult>
 800f5c4:	4681      	mov	r9, r0
 800f5c6:	b9e0      	cbnz	r0, 800f602 <_strtod_l+0x78a>
 800f5c8:	f04f 0900 	mov.w	r9, #0
 800f5cc:	e677      	b.n	800f2be <_strtod_l+0x446>
 800f5ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f5d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f5d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f5da:	35e2      	adds	r5, #226	@ 0xe2
 800f5dc:	fa01 f305 	lsl.w	r3, r1, r5
 800f5e0:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f5e4:	e7ba      	b.n	800f55c <_strtod_l+0x6e4>
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f5ee:	e7b5      	b.n	800f55c <_strtod_l+0x6e4>
 800f5f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f5f2:	9805      	ldr	r0, [sp, #20]
 800f5f4:	462a      	mov	r2, r5
 800f5f6:	f7ff f9c5 	bl	800e984 <__lshift>
 800f5fa:	901a      	str	r0, [sp, #104]	@ 0x68
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	d1d9      	bne.n	800f5b4 <_strtod_l+0x73c>
 800f600:	e65d      	b.n	800f2be <_strtod_l+0x446>
 800f602:	2e00      	cmp	r6, #0
 800f604:	dd07      	ble.n	800f616 <_strtod_l+0x79e>
 800f606:	4649      	mov	r1, r9
 800f608:	9805      	ldr	r0, [sp, #20]
 800f60a:	4632      	mov	r2, r6
 800f60c:	f7ff f9ba 	bl	800e984 <__lshift>
 800f610:	4681      	mov	r9, r0
 800f612:	2800      	cmp	r0, #0
 800f614:	d0d8      	beq.n	800f5c8 <_strtod_l+0x750>
 800f616:	2f00      	cmp	r7, #0
 800f618:	dd08      	ble.n	800f62c <_strtod_l+0x7b4>
 800f61a:	4641      	mov	r1, r8
 800f61c:	9805      	ldr	r0, [sp, #20]
 800f61e:	463a      	mov	r2, r7
 800f620:	f7ff f9b0 	bl	800e984 <__lshift>
 800f624:	4680      	mov	r8, r0
 800f626:	2800      	cmp	r0, #0
 800f628:	f43f ae49 	beq.w	800f2be <_strtod_l+0x446>
 800f62c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f62e:	9805      	ldr	r0, [sp, #20]
 800f630:	464a      	mov	r2, r9
 800f632:	f7ff fa2f 	bl	800ea94 <__mdiff>
 800f636:	4604      	mov	r4, r0
 800f638:	2800      	cmp	r0, #0
 800f63a:	f43f ae40 	beq.w	800f2be <_strtod_l+0x446>
 800f63e:	68c3      	ldr	r3, [r0, #12]
 800f640:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f642:	2300      	movs	r3, #0
 800f644:	60c3      	str	r3, [r0, #12]
 800f646:	4641      	mov	r1, r8
 800f648:	f7ff fa08 	bl	800ea5c <__mcmp>
 800f64c:	2800      	cmp	r0, #0
 800f64e:	da45      	bge.n	800f6dc <_strtod_l+0x864>
 800f650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f652:	ea53 030a 	orrs.w	r3, r3, sl
 800f656:	d16b      	bne.n	800f730 <_strtod_l+0x8b8>
 800f658:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d167      	bne.n	800f730 <_strtod_l+0x8b8>
 800f660:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f664:	0d1b      	lsrs	r3, r3, #20
 800f666:	051b      	lsls	r3, r3, #20
 800f668:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f66c:	d960      	bls.n	800f730 <_strtod_l+0x8b8>
 800f66e:	6963      	ldr	r3, [r4, #20]
 800f670:	b913      	cbnz	r3, 800f678 <_strtod_l+0x800>
 800f672:	6923      	ldr	r3, [r4, #16]
 800f674:	2b01      	cmp	r3, #1
 800f676:	dd5b      	ble.n	800f730 <_strtod_l+0x8b8>
 800f678:	4621      	mov	r1, r4
 800f67a:	2201      	movs	r2, #1
 800f67c:	9805      	ldr	r0, [sp, #20]
 800f67e:	f7ff f981 	bl	800e984 <__lshift>
 800f682:	4641      	mov	r1, r8
 800f684:	4604      	mov	r4, r0
 800f686:	f7ff f9e9 	bl	800ea5c <__mcmp>
 800f68a:	2800      	cmp	r0, #0
 800f68c:	dd50      	ble.n	800f730 <_strtod_l+0x8b8>
 800f68e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f692:	9a08      	ldr	r2, [sp, #32]
 800f694:	0d1b      	lsrs	r3, r3, #20
 800f696:	051b      	lsls	r3, r3, #20
 800f698:	2a00      	cmp	r2, #0
 800f69a:	d06a      	beq.n	800f772 <_strtod_l+0x8fa>
 800f69c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f6a0:	d867      	bhi.n	800f772 <_strtod_l+0x8fa>
 800f6a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f6a6:	f67f ae9d 	bls.w	800f3e4 <_strtod_l+0x56c>
 800f6aa:	4b0a      	ldr	r3, [pc, #40]	@ (800f6d4 <_strtod_l+0x85c>)
 800f6ac:	4650      	mov	r0, sl
 800f6ae:	4659      	mov	r1, fp
 800f6b0:	2200      	movs	r2, #0
 800f6b2:	f7f0 ffc1 	bl	8000638 <__aeabi_dmul>
 800f6b6:	4b08      	ldr	r3, [pc, #32]	@ (800f6d8 <_strtod_l+0x860>)
 800f6b8:	400b      	ands	r3, r1
 800f6ba:	4682      	mov	sl, r0
 800f6bc:	468b      	mov	fp, r1
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	f47f ae08 	bne.w	800f2d4 <_strtod_l+0x45c>
 800f6c4:	9a05      	ldr	r2, [sp, #20]
 800f6c6:	2322      	movs	r3, #34	@ 0x22
 800f6c8:	6013      	str	r3, [r2, #0]
 800f6ca:	e603      	b.n	800f2d4 <_strtod_l+0x45c>
 800f6cc:	08013610 	.word	0x08013610
 800f6d0:	fffffc02 	.word	0xfffffc02
 800f6d4:	39500000 	.word	0x39500000
 800f6d8:	7ff00000 	.word	0x7ff00000
 800f6dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f6e0:	d165      	bne.n	800f7ae <_strtod_l+0x936>
 800f6e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f6e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6e8:	b35a      	cbz	r2, 800f742 <_strtod_l+0x8ca>
 800f6ea:	4a9f      	ldr	r2, [pc, #636]	@ (800f968 <_strtod_l+0xaf0>)
 800f6ec:	4293      	cmp	r3, r2
 800f6ee:	d12b      	bne.n	800f748 <_strtod_l+0x8d0>
 800f6f0:	9b08      	ldr	r3, [sp, #32]
 800f6f2:	4651      	mov	r1, sl
 800f6f4:	b303      	cbz	r3, 800f738 <_strtod_l+0x8c0>
 800f6f6:	4b9d      	ldr	r3, [pc, #628]	@ (800f96c <_strtod_l+0xaf4>)
 800f6f8:	465a      	mov	r2, fp
 800f6fa:	4013      	ands	r3, r2
 800f6fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f700:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f704:	d81b      	bhi.n	800f73e <_strtod_l+0x8c6>
 800f706:	0d1b      	lsrs	r3, r3, #20
 800f708:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f70c:	fa02 f303 	lsl.w	r3, r2, r3
 800f710:	4299      	cmp	r1, r3
 800f712:	d119      	bne.n	800f748 <_strtod_l+0x8d0>
 800f714:	4b96      	ldr	r3, [pc, #600]	@ (800f970 <_strtod_l+0xaf8>)
 800f716:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f718:	429a      	cmp	r2, r3
 800f71a:	d102      	bne.n	800f722 <_strtod_l+0x8aa>
 800f71c:	3101      	adds	r1, #1
 800f71e:	f43f adce 	beq.w	800f2be <_strtod_l+0x446>
 800f722:	4b92      	ldr	r3, [pc, #584]	@ (800f96c <_strtod_l+0xaf4>)
 800f724:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f726:	401a      	ands	r2, r3
 800f728:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f72c:	f04f 0a00 	mov.w	sl, #0
 800f730:	9b08      	ldr	r3, [sp, #32]
 800f732:	2b00      	cmp	r3, #0
 800f734:	d1b9      	bne.n	800f6aa <_strtod_l+0x832>
 800f736:	e5cd      	b.n	800f2d4 <_strtod_l+0x45c>
 800f738:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f73c:	e7e8      	b.n	800f710 <_strtod_l+0x898>
 800f73e:	4613      	mov	r3, r2
 800f740:	e7e6      	b.n	800f710 <_strtod_l+0x898>
 800f742:	ea53 030a 	orrs.w	r3, r3, sl
 800f746:	d0a2      	beq.n	800f68e <_strtod_l+0x816>
 800f748:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f74a:	b1db      	cbz	r3, 800f784 <_strtod_l+0x90c>
 800f74c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f74e:	4213      	tst	r3, r2
 800f750:	d0ee      	beq.n	800f730 <_strtod_l+0x8b8>
 800f752:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f754:	9a08      	ldr	r2, [sp, #32]
 800f756:	4650      	mov	r0, sl
 800f758:	4659      	mov	r1, fp
 800f75a:	b1bb      	cbz	r3, 800f78c <_strtod_l+0x914>
 800f75c:	f7ff fb6c 	bl	800ee38 <sulp>
 800f760:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f764:	ec53 2b10 	vmov	r2, r3, d0
 800f768:	f7f0 fdb0 	bl	80002cc <__adddf3>
 800f76c:	4682      	mov	sl, r0
 800f76e:	468b      	mov	fp, r1
 800f770:	e7de      	b.n	800f730 <_strtod_l+0x8b8>
 800f772:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f776:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f77a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f77e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f782:	e7d5      	b.n	800f730 <_strtod_l+0x8b8>
 800f784:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f786:	ea13 0f0a 	tst.w	r3, sl
 800f78a:	e7e1      	b.n	800f750 <_strtod_l+0x8d8>
 800f78c:	f7ff fb54 	bl	800ee38 <sulp>
 800f790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f794:	ec53 2b10 	vmov	r2, r3, d0
 800f798:	f7f0 fd96 	bl	80002c8 <__aeabi_dsub>
 800f79c:	2200      	movs	r2, #0
 800f79e:	2300      	movs	r3, #0
 800f7a0:	4682      	mov	sl, r0
 800f7a2:	468b      	mov	fp, r1
 800f7a4:	f7f1 f9b0 	bl	8000b08 <__aeabi_dcmpeq>
 800f7a8:	2800      	cmp	r0, #0
 800f7aa:	d0c1      	beq.n	800f730 <_strtod_l+0x8b8>
 800f7ac:	e61a      	b.n	800f3e4 <_strtod_l+0x56c>
 800f7ae:	4641      	mov	r1, r8
 800f7b0:	4620      	mov	r0, r4
 800f7b2:	f7ff facb 	bl	800ed4c <__ratio>
 800f7b6:	ec57 6b10 	vmov	r6, r7, d0
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f7c0:	4630      	mov	r0, r6
 800f7c2:	4639      	mov	r1, r7
 800f7c4:	f7f1 f9b4 	bl	8000b30 <__aeabi_dcmple>
 800f7c8:	2800      	cmp	r0, #0
 800f7ca:	d06f      	beq.n	800f8ac <_strtod_l+0xa34>
 800f7cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d17a      	bne.n	800f8c8 <_strtod_l+0xa50>
 800f7d2:	f1ba 0f00 	cmp.w	sl, #0
 800f7d6:	d158      	bne.n	800f88a <_strtod_l+0xa12>
 800f7d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f7da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d15a      	bne.n	800f898 <_strtod_l+0xa20>
 800f7e2:	4b64      	ldr	r3, [pc, #400]	@ (800f974 <_strtod_l+0xafc>)
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	4630      	mov	r0, r6
 800f7e8:	4639      	mov	r1, r7
 800f7ea:	f7f1 f997 	bl	8000b1c <__aeabi_dcmplt>
 800f7ee:	2800      	cmp	r0, #0
 800f7f0:	d159      	bne.n	800f8a6 <_strtod_l+0xa2e>
 800f7f2:	4630      	mov	r0, r6
 800f7f4:	4639      	mov	r1, r7
 800f7f6:	4b60      	ldr	r3, [pc, #384]	@ (800f978 <_strtod_l+0xb00>)
 800f7f8:	2200      	movs	r2, #0
 800f7fa:	f7f0 ff1d 	bl	8000638 <__aeabi_dmul>
 800f7fe:	4606      	mov	r6, r0
 800f800:	460f      	mov	r7, r1
 800f802:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f806:	9606      	str	r6, [sp, #24]
 800f808:	9307      	str	r3, [sp, #28]
 800f80a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f80e:	4d57      	ldr	r5, [pc, #348]	@ (800f96c <_strtod_l+0xaf4>)
 800f810:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f814:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f816:	401d      	ands	r5, r3
 800f818:	4b58      	ldr	r3, [pc, #352]	@ (800f97c <_strtod_l+0xb04>)
 800f81a:	429d      	cmp	r5, r3
 800f81c:	f040 80b2 	bne.w	800f984 <_strtod_l+0xb0c>
 800f820:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f822:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f826:	ec4b ab10 	vmov	d0, sl, fp
 800f82a:	f7ff f9c7 	bl	800ebbc <__ulp>
 800f82e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f832:	ec51 0b10 	vmov	r0, r1, d0
 800f836:	f7f0 feff 	bl	8000638 <__aeabi_dmul>
 800f83a:	4652      	mov	r2, sl
 800f83c:	465b      	mov	r3, fp
 800f83e:	f7f0 fd45 	bl	80002cc <__adddf3>
 800f842:	460b      	mov	r3, r1
 800f844:	4949      	ldr	r1, [pc, #292]	@ (800f96c <_strtod_l+0xaf4>)
 800f846:	4a4e      	ldr	r2, [pc, #312]	@ (800f980 <_strtod_l+0xb08>)
 800f848:	4019      	ands	r1, r3
 800f84a:	4291      	cmp	r1, r2
 800f84c:	4682      	mov	sl, r0
 800f84e:	d942      	bls.n	800f8d6 <_strtod_l+0xa5e>
 800f850:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f852:	4b47      	ldr	r3, [pc, #284]	@ (800f970 <_strtod_l+0xaf8>)
 800f854:	429a      	cmp	r2, r3
 800f856:	d103      	bne.n	800f860 <_strtod_l+0x9e8>
 800f858:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f85a:	3301      	adds	r3, #1
 800f85c:	f43f ad2f 	beq.w	800f2be <_strtod_l+0x446>
 800f860:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f970 <_strtod_l+0xaf8>
 800f864:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f868:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f86a:	9805      	ldr	r0, [sp, #20]
 800f86c:	f7fe fe7a 	bl	800e564 <_Bfree>
 800f870:	9805      	ldr	r0, [sp, #20]
 800f872:	4649      	mov	r1, r9
 800f874:	f7fe fe76 	bl	800e564 <_Bfree>
 800f878:	9805      	ldr	r0, [sp, #20]
 800f87a:	4641      	mov	r1, r8
 800f87c:	f7fe fe72 	bl	800e564 <_Bfree>
 800f880:	9805      	ldr	r0, [sp, #20]
 800f882:	4621      	mov	r1, r4
 800f884:	f7fe fe6e 	bl	800e564 <_Bfree>
 800f888:	e619      	b.n	800f4be <_strtod_l+0x646>
 800f88a:	f1ba 0f01 	cmp.w	sl, #1
 800f88e:	d103      	bne.n	800f898 <_strtod_l+0xa20>
 800f890:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f892:	2b00      	cmp	r3, #0
 800f894:	f43f ada6 	beq.w	800f3e4 <_strtod_l+0x56c>
 800f898:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f948 <_strtod_l+0xad0>
 800f89c:	4f35      	ldr	r7, [pc, #212]	@ (800f974 <_strtod_l+0xafc>)
 800f89e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8a2:	2600      	movs	r6, #0
 800f8a4:	e7b1      	b.n	800f80a <_strtod_l+0x992>
 800f8a6:	4f34      	ldr	r7, [pc, #208]	@ (800f978 <_strtod_l+0xb00>)
 800f8a8:	2600      	movs	r6, #0
 800f8aa:	e7aa      	b.n	800f802 <_strtod_l+0x98a>
 800f8ac:	4b32      	ldr	r3, [pc, #200]	@ (800f978 <_strtod_l+0xb00>)
 800f8ae:	4630      	mov	r0, r6
 800f8b0:	4639      	mov	r1, r7
 800f8b2:	2200      	movs	r2, #0
 800f8b4:	f7f0 fec0 	bl	8000638 <__aeabi_dmul>
 800f8b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8ba:	4606      	mov	r6, r0
 800f8bc:	460f      	mov	r7, r1
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d09f      	beq.n	800f802 <_strtod_l+0x98a>
 800f8c2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f8c6:	e7a0      	b.n	800f80a <_strtod_l+0x992>
 800f8c8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f950 <_strtod_l+0xad8>
 800f8cc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f8d0:	ec57 6b17 	vmov	r6, r7, d7
 800f8d4:	e799      	b.n	800f80a <_strtod_l+0x992>
 800f8d6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f8da:	9b08      	ldr	r3, [sp, #32]
 800f8dc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f8e0:	2b00      	cmp	r3, #0
 800f8e2:	d1c1      	bne.n	800f868 <_strtod_l+0x9f0>
 800f8e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8e8:	0d1b      	lsrs	r3, r3, #20
 800f8ea:	051b      	lsls	r3, r3, #20
 800f8ec:	429d      	cmp	r5, r3
 800f8ee:	d1bb      	bne.n	800f868 <_strtod_l+0x9f0>
 800f8f0:	4630      	mov	r0, r6
 800f8f2:	4639      	mov	r1, r7
 800f8f4:	f7f1 fb5e 	bl	8000fb4 <__aeabi_d2lz>
 800f8f8:	f7f0 fe70 	bl	80005dc <__aeabi_l2d>
 800f8fc:	4602      	mov	r2, r0
 800f8fe:	460b      	mov	r3, r1
 800f900:	4630      	mov	r0, r6
 800f902:	4639      	mov	r1, r7
 800f904:	f7f0 fce0 	bl	80002c8 <__aeabi_dsub>
 800f908:	460b      	mov	r3, r1
 800f90a:	4602      	mov	r2, r0
 800f90c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f910:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f914:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f916:	ea46 060a 	orr.w	r6, r6, sl
 800f91a:	431e      	orrs	r6, r3
 800f91c:	d06f      	beq.n	800f9fe <_strtod_l+0xb86>
 800f91e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f958 <_strtod_l+0xae0>)
 800f920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f924:	f7f1 f8fa 	bl	8000b1c <__aeabi_dcmplt>
 800f928:	2800      	cmp	r0, #0
 800f92a:	f47f acd3 	bne.w	800f2d4 <_strtod_l+0x45c>
 800f92e:	a30c      	add	r3, pc, #48	@ (adr r3, 800f960 <_strtod_l+0xae8>)
 800f930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f934:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f938:	f7f1 f90e 	bl	8000b58 <__aeabi_dcmpgt>
 800f93c:	2800      	cmp	r0, #0
 800f93e:	d093      	beq.n	800f868 <_strtod_l+0x9f0>
 800f940:	e4c8      	b.n	800f2d4 <_strtod_l+0x45c>
 800f942:	bf00      	nop
 800f944:	f3af 8000 	nop.w
 800f948:	00000000 	.word	0x00000000
 800f94c:	bff00000 	.word	0xbff00000
 800f950:	00000000 	.word	0x00000000
 800f954:	3ff00000 	.word	0x3ff00000
 800f958:	94a03595 	.word	0x94a03595
 800f95c:	3fdfffff 	.word	0x3fdfffff
 800f960:	35afe535 	.word	0x35afe535
 800f964:	3fe00000 	.word	0x3fe00000
 800f968:	000fffff 	.word	0x000fffff
 800f96c:	7ff00000 	.word	0x7ff00000
 800f970:	7fefffff 	.word	0x7fefffff
 800f974:	3ff00000 	.word	0x3ff00000
 800f978:	3fe00000 	.word	0x3fe00000
 800f97c:	7fe00000 	.word	0x7fe00000
 800f980:	7c9fffff 	.word	0x7c9fffff
 800f984:	9b08      	ldr	r3, [sp, #32]
 800f986:	b323      	cbz	r3, 800f9d2 <_strtod_l+0xb5a>
 800f988:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f98c:	d821      	bhi.n	800f9d2 <_strtod_l+0xb5a>
 800f98e:	a328      	add	r3, pc, #160	@ (adr r3, 800fa30 <_strtod_l+0xbb8>)
 800f990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f994:	4630      	mov	r0, r6
 800f996:	4639      	mov	r1, r7
 800f998:	f7f1 f8ca 	bl	8000b30 <__aeabi_dcmple>
 800f99c:	b1a0      	cbz	r0, 800f9c8 <_strtod_l+0xb50>
 800f99e:	4639      	mov	r1, r7
 800f9a0:	4630      	mov	r0, r6
 800f9a2:	f7f1 f921 	bl	8000be8 <__aeabi_d2uiz>
 800f9a6:	2801      	cmp	r0, #1
 800f9a8:	bf38      	it	cc
 800f9aa:	2001      	movcc	r0, #1
 800f9ac:	f7f0 fdca 	bl	8000544 <__aeabi_ui2d>
 800f9b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9b2:	4606      	mov	r6, r0
 800f9b4:	460f      	mov	r7, r1
 800f9b6:	b9fb      	cbnz	r3, 800f9f8 <_strtod_l+0xb80>
 800f9b8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f9bc:	9014      	str	r0, [sp, #80]	@ 0x50
 800f9be:	9315      	str	r3, [sp, #84]	@ 0x54
 800f9c0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f9c4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f9c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f9ca:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f9ce:	1b5b      	subs	r3, r3, r5
 800f9d0:	9311      	str	r3, [sp, #68]	@ 0x44
 800f9d2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f9d6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f9da:	f7ff f8ef 	bl	800ebbc <__ulp>
 800f9de:	4650      	mov	r0, sl
 800f9e0:	ec53 2b10 	vmov	r2, r3, d0
 800f9e4:	4659      	mov	r1, fp
 800f9e6:	f7f0 fe27 	bl	8000638 <__aeabi_dmul>
 800f9ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f9ee:	f7f0 fc6d 	bl	80002cc <__adddf3>
 800f9f2:	4682      	mov	sl, r0
 800f9f4:	468b      	mov	fp, r1
 800f9f6:	e770      	b.n	800f8da <_strtod_l+0xa62>
 800f9f8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f9fc:	e7e0      	b.n	800f9c0 <_strtod_l+0xb48>
 800f9fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800fa38 <_strtod_l+0xbc0>)
 800fa00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa04:	f7f1 f88a 	bl	8000b1c <__aeabi_dcmplt>
 800fa08:	e798      	b.n	800f93c <_strtod_l+0xac4>
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	930e      	str	r3, [sp, #56]	@ 0x38
 800fa0e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fa10:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa12:	6013      	str	r3, [r2, #0]
 800fa14:	f7ff ba6d 	b.w	800eef2 <_strtod_l+0x7a>
 800fa18:	2a65      	cmp	r2, #101	@ 0x65
 800fa1a:	f43f ab68 	beq.w	800f0ee <_strtod_l+0x276>
 800fa1e:	2a45      	cmp	r2, #69	@ 0x45
 800fa20:	f43f ab65 	beq.w	800f0ee <_strtod_l+0x276>
 800fa24:	2301      	movs	r3, #1
 800fa26:	f7ff bba0 	b.w	800f16a <_strtod_l+0x2f2>
 800fa2a:	bf00      	nop
 800fa2c:	f3af 8000 	nop.w
 800fa30:	ffc00000 	.word	0xffc00000
 800fa34:	41dfffff 	.word	0x41dfffff
 800fa38:	94a03595 	.word	0x94a03595
 800fa3c:	3fcfffff 	.word	0x3fcfffff

0800fa40 <_strtod_r>:
 800fa40:	4b01      	ldr	r3, [pc, #4]	@ (800fa48 <_strtod_r+0x8>)
 800fa42:	f7ff ba19 	b.w	800ee78 <_strtod_l>
 800fa46:	bf00      	nop
 800fa48:	20000084 	.word	0x20000084

0800fa4c <_strtol_l.isra.0>:
 800fa4c:	2b24      	cmp	r3, #36	@ 0x24
 800fa4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa52:	4686      	mov	lr, r0
 800fa54:	4690      	mov	r8, r2
 800fa56:	d801      	bhi.n	800fa5c <_strtol_l.isra.0+0x10>
 800fa58:	2b01      	cmp	r3, #1
 800fa5a:	d106      	bne.n	800fa6a <_strtol_l.isra.0+0x1e>
 800fa5c:	f7fd fe5c 	bl	800d718 <__errno>
 800fa60:	2316      	movs	r3, #22
 800fa62:	6003      	str	r3, [r0, #0]
 800fa64:	2000      	movs	r0, #0
 800fa66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa6a:	4834      	ldr	r0, [pc, #208]	@ (800fb3c <_strtol_l.isra.0+0xf0>)
 800fa6c:	460d      	mov	r5, r1
 800fa6e:	462a      	mov	r2, r5
 800fa70:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fa74:	5d06      	ldrb	r6, [r0, r4]
 800fa76:	f016 0608 	ands.w	r6, r6, #8
 800fa7a:	d1f8      	bne.n	800fa6e <_strtol_l.isra.0+0x22>
 800fa7c:	2c2d      	cmp	r4, #45	@ 0x2d
 800fa7e:	d110      	bne.n	800faa2 <_strtol_l.isra.0+0x56>
 800fa80:	782c      	ldrb	r4, [r5, #0]
 800fa82:	2601      	movs	r6, #1
 800fa84:	1c95      	adds	r5, r2, #2
 800fa86:	f033 0210 	bics.w	r2, r3, #16
 800fa8a:	d115      	bne.n	800fab8 <_strtol_l.isra.0+0x6c>
 800fa8c:	2c30      	cmp	r4, #48	@ 0x30
 800fa8e:	d10d      	bne.n	800faac <_strtol_l.isra.0+0x60>
 800fa90:	782a      	ldrb	r2, [r5, #0]
 800fa92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fa96:	2a58      	cmp	r2, #88	@ 0x58
 800fa98:	d108      	bne.n	800faac <_strtol_l.isra.0+0x60>
 800fa9a:	786c      	ldrb	r4, [r5, #1]
 800fa9c:	3502      	adds	r5, #2
 800fa9e:	2310      	movs	r3, #16
 800faa0:	e00a      	b.n	800fab8 <_strtol_l.isra.0+0x6c>
 800faa2:	2c2b      	cmp	r4, #43	@ 0x2b
 800faa4:	bf04      	itt	eq
 800faa6:	782c      	ldrbeq	r4, [r5, #0]
 800faa8:	1c95      	addeq	r5, r2, #2
 800faaa:	e7ec      	b.n	800fa86 <_strtol_l.isra.0+0x3a>
 800faac:	2b00      	cmp	r3, #0
 800faae:	d1f6      	bne.n	800fa9e <_strtol_l.isra.0+0x52>
 800fab0:	2c30      	cmp	r4, #48	@ 0x30
 800fab2:	bf14      	ite	ne
 800fab4:	230a      	movne	r3, #10
 800fab6:	2308      	moveq	r3, #8
 800fab8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fabc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800fac0:	2200      	movs	r2, #0
 800fac2:	fbbc f9f3 	udiv	r9, ip, r3
 800fac6:	4610      	mov	r0, r2
 800fac8:	fb03 ca19 	mls	sl, r3, r9, ip
 800facc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fad0:	2f09      	cmp	r7, #9
 800fad2:	d80f      	bhi.n	800faf4 <_strtol_l.isra.0+0xa8>
 800fad4:	463c      	mov	r4, r7
 800fad6:	42a3      	cmp	r3, r4
 800fad8:	dd1b      	ble.n	800fb12 <_strtol_l.isra.0+0xc6>
 800fada:	1c57      	adds	r7, r2, #1
 800fadc:	d007      	beq.n	800faee <_strtol_l.isra.0+0xa2>
 800fade:	4581      	cmp	r9, r0
 800fae0:	d314      	bcc.n	800fb0c <_strtol_l.isra.0+0xc0>
 800fae2:	d101      	bne.n	800fae8 <_strtol_l.isra.0+0x9c>
 800fae4:	45a2      	cmp	sl, r4
 800fae6:	db11      	blt.n	800fb0c <_strtol_l.isra.0+0xc0>
 800fae8:	fb00 4003 	mla	r0, r0, r3, r4
 800faec:	2201      	movs	r2, #1
 800faee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800faf2:	e7eb      	b.n	800facc <_strtol_l.isra.0+0x80>
 800faf4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800faf8:	2f19      	cmp	r7, #25
 800fafa:	d801      	bhi.n	800fb00 <_strtol_l.isra.0+0xb4>
 800fafc:	3c37      	subs	r4, #55	@ 0x37
 800fafe:	e7ea      	b.n	800fad6 <_strtol_l.isra.0+0x8a>
 800fb00:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fb04:	2f19      	cmp	r7, #25
 800fb06:	d804      	bhi.n	800fb12 <_strtol_l.isra.0+0xc6>
 800fb08:	3c57      	subs	r4, #87	@ 0x57
 800fb0a:	e7e4      	b.n	800fad6 <_strtol_l.isra.0+0x8a>
 800fb0c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fb10:	e7ed      	b.n	800faee <_strtol_l.isra.0+0xa2>
 800fb12:	1c53      	adds	r3, r2, #1
 800fb14:	d108      	bne.n	800fb28 <_strtol_l.isra.0+0xdc>
 800fb16:	2322      	movs	r3, #34	@ 0x22
 800fb18:	f8ce 3000 	str.w	r3, [lr]
 800fb1c:	4660      	mov	r0, ip
 800fb1e:	f1b8 0f00 	cmp.w	r8, #0
 800fb22:	d0a0      	beq.n	800fa66 <_strtol_l.isra.0+0x1a>
 800fb24:	1e69      	subs	r1, r5, #1
 800fb26:	e006      	b.n	800fb36 <_strtol_l.isra.0+0xea>
 800fb28:	b106      	cbz	r6, 800fb2c <_strtol_l.isra.0+0xe0>
 800fb2a:	4240      	negs	r0, r0
 800fb2c:	f1b8 0f00 	cmp.w	r8, #0
 800fb30:	d099      	beq.n	800fa66 <_strtol_l.isra.0+0x1a>
 800fb32:	2a00      	cmp	r2, #0
 800fb34:	d1f6      	bne.n	800fb24 <_strtol_l.isra.0+0xd8>
 800fb36:	f8c8 1000 	str.w	r1, [r8]
 800fb3a:	e794      	b.n	800fa66 <_strtol_l.isra.0+0x1a>
 800fb3c:	08013639 	.word	0x08013639

0800fb40 <_strtol_r>:
 800fb40:	f7ff bf84 	b.w	800fa4c <_strtol_l.isra.0>

0800fb44 <__ssputs_r>:
 800fb44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb48:	688e      	ldr	r6, [r1, #8]
 800fb4a:	461f      	mov	r7, r3
 800fb4c:	42be      	cmp	r6, r7
 800fb4e:	680b      	ldr	r3, [r1, #0]
 800fb50:	4682      	mov	sl, r0
 800fb52:	460c      	mov	r4, r1
 800fb54:	4690      	mov	r8, r2
 800fb56:	d82d      	bhi.n	800fbb4 <__ssputs_r+0x70>
 800fb58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fb5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fb60:	d026      	beq.n	800fbb0 <__ssputs_r+0x6c>
 800fb62:	6965      	ldr	r5, [r4, #20]
 800fb64:	6909      	ldr	r1, [r1, #16]
 800fb66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fb6a:	eba3 0901 	sub.w	r9, r3, r1
 800fb6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fb72:	1c7b      	adds	r3, r7, #1
 800fb74:	444b      	add	r3, r9
 800fb76:	106d      	asrs	r5, r5, #1
 800fb78:	429d      	cmp	r5, r3
 800fb7a:	bf38      	it	cc
 800fb7c:	461d      	movcc	r5, r3
 800fb7e:	0553      	lsls	r3, r2, #21
 800fb80:	d527      	bpl.n	800fbd2 <__ssputs_r+0x8e>
 800fb82:	4629      	mov	r1, r5
 800fb84:	f7fc fcfa 	bl	800c57c <_malloc_r>
 800fb88:	4606      	mov	r6, r0
 800fb8a:	b360      	cbz	r0, 800fbe6 <__ssputs_r+0xa2>
 800fb8c:	6921      	ldr	r1, [r4, #16]
 800fb8e:	464a      	mov	r2, r9
 800fb90:	f7fd fdef 	bl	800d772 <memcpy>
 800fb94:	89a3      	ldrh	r3, [r4, #12]
 800fb96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fb9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fb9e:	81a3      	strh	r3, [r4, #12]
 800fba0:	6126      	str	r6, [r4, #16]
 800fba2:	6165      	str	r5, [r4, #20]
 800fba4:	444e      	add	r6, r9
 800fba6:	eba5 0509 	sub.w	r5, r5, r9
 800fbaa:	6026      	str	r6, [r4, #0]
 800fbac:	60a5      	str	r5, [r4, #8]
 800fbae:	463e      	mov	r6, r7
 800fbb0:	42be      	cmp	r6, r7
 800fbb2:	d900      	bls.n	800fbb6 <__ssputs_r+0x72>
 800fbb4:	463e      	mov	r6, r7
 800fbb6:	6820      	ldr	r0, [r4, #0]
 800fbb8:	4632      	mov	r2, r6
 800fbba:	4641      	mov	r1, r8
 800fbbc:	f000 fd57 	bl	801066e <memmove>
 800fbc0:	68a3      	ldr	r3, [r4, #8]
 800fbc2:	1b9b      	subs	r3, r3, r6
 800fbc4:	60a3      	str	r3, [r4, #8]
 800fbc6:	6823      	ldr	r3, [r4, #0]
 800fbc8:	4433      	add	r3, r6
 800fbca:	6023      	str	r3, [r4, #0]
 800fbcc:	2000      	movs	r0, #0
 800fbce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbd2:	462a      	mov	r2, r5
 800fbd4:	f001 f8e9 	bl	8010daa <_realloc_r>
 800fbd8:	4606      	mov	r6, r0
 800fbda:	2800      	cmp	r0, #0
 800fbdc:	d1e0      	bne.n	800fba0 <__ssputs_r+0x5c>
 800fbde:	6921      	ldr	r1, [r4, #16]
 800fbe0:	4650      	mov	r0, sl
 800fbe2:	f7fe fc35 	bl	800e450 <_free_r>
 800fbe6:	230c      	movs	r3, #12
 800fbe8:	f8ca 3000 	str.w	r3, [sl]
 800fbec:	89a3      	ldrh	r3, [r4, #12]
 800fbee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fbf2:	81a3      	strh	r3, [r4, #12]
 800fbf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fbf8:	e7e9      	b.n	800fbce <__ssputs_r+0x8a>
	...

0800fbfc <_svfiprintf_r>:
 800fbfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc00:	4698      	mov	r8, r3
 800fc02:	898b      	ldrh	r3, [r1, #12]
 800fc04:	061b      	lsls	r3, r3, #24
 800fc06:	b09d      	sub	sp, #116	@ 0x74
 800fc08:	4607      	mov	r7, r0
 800fc0a:	460d      	mov	r5, r1
 800fc0c:	4614      	mov	r4, r2
 800fc0e:	d510      	bpl.n	800fc32 <_svfiprintf_r+0x36>
 800fc10:	690b      	ldr	r3, [r1, #16]
 800fc12:	b973      	cbnz	r3, 800fc32 <_svfiprintf_r+0x36>
 800fc14:	2140      	movs	r1, #64	@ 0x40
 800fc16:	f7fc fcb1 	bl	800c57c <_malloc_r>
 800fc1a:	6028      	str	r0, [r5, #0]
 800fc1c:	6128      	str	r0, [r5, #16]
 800fc1e:	b930      	cbnz	r0, 800fc2e <_svfiprintf_r+0x32>
 800fc20:	230c      	movs	r3, #12
 800fc22:	603b      	str	r3, [r7, #0]
 800fc24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fc28:	b01d      	add	sp, #116	@ 0x74
 800fc2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc2e:	2340      	movs	r3, #64	@ 0x40
 800fc30:	616b      	str	r3, [r5, #20]
 800fc32:	2300      	movs	r3, #0
 800fc34:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc36:	2320      	movs	r3, #32
 800fc38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fc3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fc40:	2330      	movs	r3, #48	@ 0x30
 800fc42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fde0 <_svfiprintf_r+0x1e4>
 800fc46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fc4a:	f04f 0901 	mov.w	r9, #1
 800fc4e:	4623      	mov	r3, r4
 800fc50:	469a      	mov	sl, r3
 800fc52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc56:	b10a      	cbz	r2, 800fc5c <_svfiprintf_r+0x60>
 800fc58:	2a25      	cmp	r2, #37	@ 0x25
 800fc5a:	d1f9      	bne.n	800fc50 <_svfiprintf_r+0x54>
 800fc5c:	ebba 0b04 	subs.w	fp, sl, r4
 800fc60:	d00b      	beq.n	800fc7a <_svfiprintf_r+0x7e>
 800fc62:	465b      	mov	r3, fp
 800fc64:	4622      	mov	r2, r4
 800fc66:	4629      	mov	r1, r5
 800fc68:	4638      	mov	r0, r7
 800fc6a:	f7ff ff6b 	bl	800fb44 <__ssputs_r>
 800fc6e:	3001      	adds	r0, #1
 800fc70:	f000 80a7 	beq.w	800fdc2 <_svfiprintf_r+0x1c6>
 800fc74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fc76:	445a      	add	r2, fp
 800fc78:	9209      	str	r2, [sp, #36]	@ 0x24
 800fc7a:	f89a 3000 	ldrb.w	r3, [sl]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	f000 809f 	beq.w	800fdc2 <_svfiprintf_r+0x1c6>
 800fc84:	2300      	movs	r3, #0
 800fc86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800fc8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc8e:	f10a 0a01 	add.w	sl, sl, #1
 800fc92:	9304      	str	r3, [sp, #16]
 800fc94:	9307      	str	r3, [sp, #28]
 800fc96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fc9a:	931a      	str	r3, [sp, #104]	@ 0x68
 800fc9c:	4654      	mov	r4, sl
 800fc9e:	2205      	movs	r2, #5
 800fca0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fca4:	484e      	ldr	r0, [pc, #312]	@ (800fde0 <_svfiprintf_r+0x1e4>)
 800fca6:	f7f0 fab3 	bl	8000210 <memchr>
 800fcaa:	9a04      	ldr	r2, [sp, #16]
 800fcac:	b9d8      	cbnz	r0, 800fce6 <_svfiprintf_r+0xea>
 800fcae:	06d0      	lsls	r0, r2, #27
 800fcb0:	bf44      	itt	mi
 800fcb2:	2320      	movmi	r3, #32
 800fcb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fcb8:	0711      	lsls	r1, r2, #28
 800fcba:	bf44      	itt	mi
 800fcbc:	232b      	movmi	r3, #43	@ 0x2b
 800fcbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fcc2:	f89a 3000 	ldrb.w	r3, [sl]
 800fcc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800fcc8:	d015      	beq.n	800fcf6 <_svfiprintf_r+0xfa>
 800fcca:	9a07      	ldr	r2, [sp, #28]
 800fccc:	4654      	mov	r4, sl
 800fcce:	2000      	movs	r0, #0
 800fcd0:	f04f 0c0a 	mov.w	ip, #10
 800fcd4:	4621      	mov	r1, r4
 800fcd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fcda:	3b30      	subs	r3, #48	@ 0x30
 800fcdc:	2b09      	cmp	r3, #9
 800fcde:	d94b      	bls.n	800fd78 <_svfiprintf_r+0x17c>
 800fce0:	b1b0      	cbz	r0, 800fd10 <_svfiprintf_r+0x114>
 800fce2:	9207      	str	r2, [sp, #28]
 800fce4:	e014      	b.n	800fd10 <_svfiprintf_r+0x114>
 800fce6:	eba0 0308 	sub.w	r3, r0, r8
 800fcea:	fa09 f303 	lsl.w	r3, r9, r3
 800fcee:	4313      	orrs	r3, r2
 800fcf0:	9304      	str	r3, [sp, #16]
 800fcf2:	46a2      	mov	sl, r4
 800fcf4:	e7d2      	b.n	800fc9c <_svfiprintf_r+0xa0>
 800fcf6:	9b03      	ldr	r3, [sp, #12]
 800fcf8:	1d19      	adds	r1, r3, #4
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	9103      	str	r1, [sp, #12]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	bfbb      	ittet	lt
 800fd02:	425b      	neglt	r3, r3
 800fd04:	f042 0202 	orrlt.w	r2, r2, #2
 800fd08:	9307      	strge	r3, [sp, #28]
 800fd0a:	9307      	strlt	r3, [sp, #28]
 800fd0c:	bfb8      	it	lt
 800fd0e:	9204      	strlt	r2, [sp, #16]
 800fd10:	7823      	ldrb	r3, [r4, #0]
 800fd12:	2b2e      	cmp	r3, #46	@ 0x2e
 800fd14:	d10a      	bne.n	800fd2c <_svfiprintf_r+0x130>
 800fd16:	7863      	ldrb	r3, [r4, #1]
 800fd18:	2b2a      	cmp	r3, #42	@ 0x2a
 800fd1a:	d132      	bne.n	800fd82 <_svfiprintf_r+0x186>
 800fd1c:	9b03      	ldr	r3, [sp, #12]
 800fd1e:	1d1a      	adds	r2, r3, #4
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	9203      	str	r2, [sp, #12]
 800fd24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fd28:	3402      	adds	r4, #2
 800fd2a:	9305      	str	r3, [sp, #20]
 800fd2c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fdf0 <_svfiprintf_r+0x1f4>
 800fd30:	7821      	ldrb	r1, [r4, #0]
 800fd32:	2203      	movs	r2, #3
 800fd34:	4650      	mov	r0, sl
 800fd36:	f7f0 fa6b 	bl	8000210 <memchr>
 800fd3a:	b138      	cbz	r0, 800fd4c <_svfiprintf_r+0x150>
 800fd3c:	9b04      	ldr	r3, [sp, #16]
 800fd3e:	eba0 000a 	sub.w	r0, r0, sl
 800fd42:	2240      	movs	r2, #64	@ 0x40
 800fd44:	4082      	lsls	r2, r0
 800fd46:	4313      	orrs	r3, r2
 800fd48:	3401      	adds	r4, #1
 800fd4a:	9304      	str	r3, [sp, #16]
 800fd4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd50:	4824      	ldr	r0, [pc, #144]	@ (800fde4 <_svfiprintf_r+0x1e8>)
 800fd52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fd56:	2206      	movs	r2, #6
 800fd58:	f7f0 fa5a 	bl	8000210 <memchr>
 800fd5c:	2800      	cmp	r0, #0
 800fd5e:	d036      	beq.n	800fdce <_svfiprintf_r+0x1d2>
 800fd60:	4b21      	ldr	r3, [pc, #132]	@ (800fde8 <_svfiprintf_r+0x1ec>)
 800fd62:	bb1b      	cbnz	r3, 800fdac <_svfiprintf_r+0x1b0>
 800fd64:	9b03      	ldr	r3, [sp, #12]
 800fd66:	3307      	adds	r3, #7
 800fd68:	f023 0307 	bic.w	r3, r3, #7
 800fd6c:	3308      	adds	r3, #8
 800fd6e:	9303      	str	r3, [sp, #12]
 800fd70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd72:	4433      	add	r3, r6
 800fd74:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd76:	e76a      	b.n	800fc4e <_svfiprintf_r+0x52>
 800fd78:	fb0c 3202 	mla	r2, ip, r2, r3
 800fd7c:	460c      	mov	r4, r1
 800fd7e:	2001      	movs	r0, #1
 800fd80:	e7a8      	b.n	800fcd4 <_svfiprintf_r+0xd8>
 800fd82:	2300      	movs	r3, #0
 800fd84:	3401      	adds	r4, #1
 800fd86:	9305      	str	r3, [sp, #20]
 800fd88:	4619      	mov	r1, r3
 800fd8a:	f04f 0c0a 	mov.w	ip, #10
 800fd8e:	4620      	mov	r0, r4
 800fd90:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd94:	3a30      	subs	r2, #48	@ 0x30
 800fd96:	2a09      	cmp	r2, #9
 800fd98:	d903      	bls.n	800fda2 <_svfiprintf_r+0x1a6>
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	d0c6      	beq.n	800fd2c <_svfiprintf_r+0x130>
 800fd9e:	9105      	str	r1, [sp, #20]
 800fda0:	e7c4      	b.n	800fd2c <_svfiprintf_r+0x130>
 800fda2:	fb0c 2101 	mla	r1, ip, r1, r2
 800fda6:	4604      	mov	r4, r0
 800fda8:	2301      	movs	r3, #1
 800fdaa:	e7f0      	b.n	800fd8e <_svfiprintf_r+0x192>
 800fdac:	ab03      	add	r3, sp, #12
 800fdae:	9300      	str	r3, [sp, #0]
 800fdb0:	462a      	mov	r2, r5
 800fdb2:	4b0e      	ldr	r3, [pc, #56]	@ (800fdec <_svfiprintf_r+0x1f0>)
 800fdb4:	a904      	add	r1, sp, #16
 800fdb6:	4638      	mov	r0, r7
 800fdb8:	f7fc fd0c 	bl	800c7d4 <_printf_float>
 800fdbc:	1c42      	adds	r2, r0, #1
 800fdbe:	4606      	mov	r6, r0
 800fdc0:	d1d6      	bne.n	800fd70 <_svfiprintf_r+0x174>
 800fdc2:	89ab      	ldrh	r3, [r5, #12]
 800fdc4:	065b      	lsls	r3, r3, #25
 800fdc6:	f53f af2d 	bmi.w	800fc24 <_svfiprintf_r+0x28>
 800fdca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fdcc:	e72c      	b.n	800fc28 <_svfiprintf_r+0x2c>
 800fdce:	ab03      	add	r3, sp, #12
 800fdd0:	9300      	str	r3, [sp, #0]
 800fdd2:	462a      	mov	r2, r5
 800fdd4:	4b05      	ldr	r3, [pc, #20]	@ (800fdec <_svfiprintf_r+0x1f0>)
 800fdd6:	a904      	add	r1, sp, #16
 800fdd8:	4638      	mov	r0, r7
 800fdda:	f7fc ff93 	bl	800cd04 <_printf_i>
 800fdde:	e7ed      	b.n	800fdbc <_svfiprintf_r+0x1c0>
 800fde0:	08013417 	.word	0x08013417
 800fde4:	08013421 	.word	0x08013421
 800fde8:	0800c7d5 	.word	0x0800c7d5
 800fdec:	0800fb45 	.word	0x0800fb45
 800fdf0:	0801341d 	.word	0x0801341d

0800fdf4 <_sungetc_r>:
 800fdf4:	b538      	push	{r3, r4, r5, lr}
 800fdf6:	1c4b      	adds	r3, r1, #1
 800fdf8:	4614      	mov	r4, r2
 800fdfa:	d103      	bne.n	800fe04 <_sungetc_r+0x10>
 800fdfc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800fe00:	4628      	mov	r0, r5
 800fe02:	bd38      	pop	{r3, r4, r5, pc}
 800fe04:	8993      	ldrh	r3, [r2, #12]
 800fe06:	f023 0320 	bic.w	r3, r3, #32
 800fe0a:	8193      	strh	r3, [r2, #12]
 800fe0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fe0e:	6852      	ldr	r2, [r2, #4]
 800fe10:	b2cd      	uxtb	r5, r1
 800fe12:	b18b      	cbz	r3, 800fe38 <_sungetc_r+0x44>
 800fe14:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800fe16:	4293      	cmp	r3, r2
 800fe18:	dd08      	ble.n	800fe2c <_sungetc_r+0x38>
 800fe1a:	6823      	ldr	r3, [r4, #0]
 800fe1c:	1e5a      	subs	r2, r3, #1
 800fe1e:	6022      	str	r2, [r4, #0]
 800fe20:	f803 5c01 	strb.w	r5, [r3, #-1]
 800fe24:	6863      	ldr	r3, [r4, #4]
 800fe26:	3301      	adds	r3, #1
 800fe28:	6063      	str	r3, [r4, #4]
 800fe2a:	e7e9      	b.n	800fe00 <_sungetc_r+0xc>
 800fe2c:	4621      	mov	r1, r4
 800fe2e:	f000 fbe4 	bl	80105fa <__submore>
 800fe32:	2800      	cmp	r0, #0
 800fe34:	d0f1      	beq.n	800fe1a <_sungetc_r+0x26>
 800fe36:	e7e1      	b.n	800fdfc <_sungetc_r+0x8>
 800fe38:	6921      	ldr	r1, [r4, #16]
 800fe3a:	6823      	ldr	r3, [r4, #0]
 800fe3c:	b151      	cbz	r1, 800fe54 <_sungetc_r+0x60>
 800fe3e:	4299      	cmp	r1, r3
 800fe40:	d208      	bcs.n	800fe54 <_sungetc_r+0x60>
 800fe42:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800fe46:	42a9      	cmp	r1, r5
 800fe48:	d104      	bne.n	800fe54 <_sungetc_r+0x60>
 800fe4a:	3b01      	subs	r3, #1
 800fe4c:	3201      	adds	r2, #1
 800fe4e:	6023      	str	r3, [r4, #0]
 800fe50:	6062      	str	r2, [r4, #4]
 800fe52:	e7d5      	b.n	800fe00 <_sungetc_r+0xc>
 800fe54:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800fe58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fe5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800fe5e:	2303      	movs	r3, #3
 800fe60:	63a3      	str	r3, [r4, #56]	@ 0x38
 800fe62:	4623      	mov	r3, r4
 800fe64:	f803 5f46 	strb.w	r5, [r3, #70]!
 800fe68:	6023      	str	r3, [r4, #0]
 800fe6a:	2301      	movs	r3, #1
 800fe6c:	e7dc      	b.n	800fe28 <_sungetc_r+0x34>

0800fe6e <__ssrefill_r>:
 800fe6e:	b510      	push	{r4, lr}
 800fe70:	460c      	mov	r4, r1
 800fe72:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800fe74:	b169      	cbz	r1, 800fe92 <__ssrefill_r+0x24>
 800fe76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fe7a:	4299      	cmp	r1, r3
 800fe7c:	d001      	beq.n	800fe82 <__ssrefill_r+0x14>
 800fe7e:	f7fe fae7 	bl	800e450 <_free_r>
 800fe82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fe84:	6063      	str	r3, [r4, #4]
 800fe86:	2000      	movs	r0, #0
 800fe88:	6360      	str	r0, [r4, #52]	@ 0x34
 800fe8a:	b113      	cbz	r3, 800fe92 <__ssrefill_r+0x24>
 800fe8c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800fe8e:	6023      	str	r3, [r4, #0]
 800fe90:	bd10      	pop	{r4, pc}
 800fe92:	6923      	ldr	r3, [r4, #16]
 800fe94:	6023      	str	r3, [r4, #0]
 800fe96:	2300      	movs	r3, #0
 800fe98:	6063      	str	r3, [r4, #4]
 800fe9a:	89a3      	ldrh	r3, [r4, #12]
 800fe9c:	f043 0320 	orr.w	r3, r3, #32
 800fea0:	81a3      	strh	r3, [r4, #12]
 800fea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fea6:	e7f3      	b.n	800fe90 <__ssrefill_r+0x22>

0800fea8 <__ssvfiscanf_r>:
 800fea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feac:	460c      	mov	r4, r1
 800feae:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800feb2:	2100      	movs	r1, #0
 800feb4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800feb8:	49a6      	ldr	r1, [pc, #664]	@ (8010154 <__ssvfiscanf_r+0x2ac>)
 800feba:	91a0      	str	r1, [sp, #640]	@ 0x280
 800febc:	f10d 0804 	add.w	r8, sp, #4
 800fec0:	49a5      	ldr	r1, [pc, #660]	@ (8010158 <__ssvfiscanf_r+0x2b0>)
 800fec2:	4fa6      	ldr	r7, [pc, #664]	@ (801015c <__ssvfiscanf_r+0x2b4>)
 800fec4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800fec8:	4606      	mov	r6, r0
 800feca:	91a1      	str	r1, [sp, #644]	@ 0x284
 800fecc:	9300      	str	r3, [sp, #0]
 800fece:	f892 9000 	ldrb.w	r9, [r2]
 800fed2:	f1b9 0f00 	cmp.w	r9, #0
 800fed6:	f000 8158 	beq.w	801018a <__ssvfiscanf_r+0x2e2>
 800feda:	f817 3009 	ldrb.w	r3, [r7, r9]
 800fede:	f013 0308 	ands.w	r3, r3, #8
 800fee2:	f102 0501 	add.w	r5, r2, #1
 800fee6:	d019      	beq.n	800ff1c <__ssvfiscanf_r+0x74>
 800fee8:	6863      	ldr	r3, [r4, #4]
 800feea:	2b00      	cmp	r3, #0
 800feec:	dd0f      	ble.n	800ff0e <__ssvfiscanf_r+0x66>
 800feee:	6823      	ldr	r3, [r4, #0]
 800fef0:	781a      	ldrb	r2, [r3, #0]
 800fef2:	5cba      	ldrb	r2, [r7, r2]
 800fef4:	0712      	lsls	r2, r2, #28
 800fef6:	d401      	bmi.n	800fefc <__ssvfiscanf_r+0x54>
 800fef8:	462a      	mov	r2, r5
 800fefa:	e7e8      	b.n	800fece <__ssvfiscanf_r+0x26>
 800fefc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800fefe:	3201      	adds	r2, #1
 800ff00:	9245      	str	r2, [sp, #276]	@ 0x114
 800ff02:	6862      	ldr	r2, [r4, #4]
 800ff04:	3301      	adds	r3, #1
 800ff06:	3a01      	subs	r2, #1
 800ff08:	6062      	str	r2, [r4, #4]
 800ff0a:	6023      	str	r3, [r4, #0]
 800ff0c:	e7ec      	b.n	800fee8 <__ssvfiscanf_r+0x40>
 800ff0e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ff10:	4621      	mov	r1, r4
 800ff12:	4630      	mov	r0, r6
 800ff14:	4798      	blx	r3
 800ff16:	2800      	cmp	r0, #0
 800ff18:	d0e9      	beq.n	800feee <__ssvfiscanf_r+0x46>
 800ff1a:	e7ed      	b.n	800fef8 <__ssvfiscanf_r+0x50>
 800ff1c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800ff20:	f040 8085 	bne.w	801002e <__ssvfiscanf_r+0x186>
 800ff24:	9341      	str	r3, [sp, #260]	@ 0x104
 800ff26:	9343      	str	r3, [sp, #268]	@ 0x10c
 800ff28:	7853      	ldrb	r3, [r2, #1]
 800ff2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff2c:	bf02      	ittt	eq
 800ff2e:	2310      	moveq	r3, #16
 800ff30:	1c95      	addeq	r5, r2, #2
 800ff32:	9341      	streq	r3, [sp, #260]	@ 0x104
 800ff34:	220a      	movs	r2, #10
 800ff36:	46aa      	mov	sl, r5
 800ff38:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ff3c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ff40:	2b09      	cmp	r3, #9
 800ff42:	d91e      	bls.n	800ff82 <__ssvfiscanf_r+0xda>
 800ff44:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8010160 <__ssvfiscanf_r+0x2b8>
 800ff48:	2203      	movs	r2, #3
 800ff4a:	4658      	mov	r0, fp
 800ff4c:	f7f0 f960 	bl	8000210 <memchr>
 800ff50:	b138      	cbz	r0, 800ff62 <__ssvfiscanf_r+0xba>
 800ff52:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ff54:	eba0 000b 	sub.w	r0, r0, fp
 800ff58:	2301      	movs	r3, #1
 800ff5a:	4083      	lsls	r3, r0
 800ff5c:	4313      	orrs	r3, r2
 800ff5e:	9341      	str	r3, [sp, #260]	@ 0x104
 800ff60:	4655      	mov	r5, sl
 800ff62:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ff66:	2b78      	cmp	r3, #120	@ 0x78
 800ff68:	d806      	bhi.n	800ff78 <__ssvfiscanf_r+0xd0>
 800ff6a:	2b57      	cmp	r3, #87	@ 0x57
 800ff6c:	d810      	bhi.n	800ff90 <__ssvfiscanf_r+0xe8>
 800ff6e:	2b25      	cmp	r3, #37	@ 0x25
 800ff70:	d05d      	beq.n	801002e <__ssvfiscanf_r+0x186>
 800ff72:	d857      	bhi.n	8010024 <__ssvfiscanf_r+0x17c>
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d075      	beq.n	8010064 <__ssvfiscanf_r+0x1bc>
 800ff78:	2303      	movs	r3, #3
 800ff7a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ff7c:	230a      	movs	r3, #10
 800ff7e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ff80:	e088      	b.n	8010094 <__ssvfiscanf_r+0x1ec>
 800ff82:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800ff84:	fb02 1103 	mla	r1, r2, r3, r1
 800ff88:	3930      	subs	r1, #48	@ 0x30
 800ff8a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ff8c:	4655      	mov	r5, sl
 800ff8e:	e7d2      	b.n	800ff36 <__ssvfiscanf_r+0x8e>
 800ff90:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ff94:	2a20      	cmp	r2, #32
 800ff96:	d8ef      	bhi.n	800ff78 <__ssvfiscanf_r+0xd0>
 800ff98:	a101      	add	r1, pc, #4	@ (adr r1, 800ffa0 <__ssvfiscanf_r+0xf8>)
 800ff9a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ff9e:	bf00      	nop
 800ffa0:	08010073 	.word	0x08010073
 800ffa4:	0800ff79 	.word	0x0800ff79
 800ffa8:	0800ff79 	.word	0x0800ff79
 800ffac:	080100cd 	.word	0x080100cd
 800ffb0:	0800ff79 	.word	0x0800ff79
 800ffb4:	0800ff79 	.word	0x0800ff79
 800ffb8:	0800ff79 	.word	0x0800ff79
 800ffbc:	0800ff79 	.word	0x0800ff79
 800ffc0:	0800ff79 	.word	0x0800ff79
 800ffc4:	0800ff79 	.word	0x0800ff79
 800ffc8:	0800ff79 	.word	0x0800ff79
 800ffcc:	080100e3 	.word	0x080100e3
 800ffd0:	080100c9 	.word	0x080100c9
 800ffd4:	0801002b 	.word	0x0801002b
 800ffd8:	0801002b 	.word	0x0801002b
 800ffdc:	0801002b 	.word	0x0801002b
 800ffe0:	0800ff79 	.word	0x0800ff79
 800ffe4:	08010085 	.word	0x08010085
 800ffe8:	0800ff79 	.word	0x0800ff79
 800ffec:	0800ff79 	.word	0x0800ff79
 800fff0:	0800ff79 	.word	0x0800ff79
 800fff4:	0800ff79 	.word	0x0800ff79
 800fff8:	080100f3 	.word	0x080100f3
 800fffc:	0801008d 	.word	0x0801008d
 8010000:	0801006b 	.word	0x0801006b
 8010004:	0800ff79 	.word	0x0800ff79
 8010008:	0800ff79 	.word	0x0800ff79
 801000c:	080100ef 	.word	0x080100ef
 8010010:	0800ff79 	.word	0x0800ff79
 8010014:	080100c9 	.word	0x080100c9
 8010018:	0800ff79 	.word	0x0800ff79
 801001c:	0800ff79 	.word	0x0800ff79
 8010020:	08010073 	.word	0x08010073
 8010024:	3b45      	subs	r3, #69	@ 0x45
 8010026:	2b02      	cmp	r3, #2
 8010028:	d8a6      	bhi.n	800ff78 <__ssvfiscanf_r+0xd0>
 801002a:	2305      	movs	r3, #5
 801002c:	e031      	b.n	8010092 <__ssvfiscanf_r+0x1ea>
 801002e:	6863      	ldr	r3, [r4, #4]
 8010030:	2b00      	cmp	r3, #0
 8010032:	dd0d      	ble.n	8010050 <__ssvfiscanf_r+0x1a8>
 8010034:	6823      	ldr	r3, [r4, #0]
 8010036:	781a      	ldrb	r2, [r3, #0]
 8010038:	454a      	cmp	r2, r9
 801003a:	f040 80a6 	bne.w	801018a <__ssvfiscanf_r+0x2e2>
 801003e:	3301      	adds	r3, #1
 8010040:	6862      	ldr	r2, [r4, #4]
 8010042:	6023      	str	r3, [r4, #0]
 8010044:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8010046:	3a01      	subs	r2, #1
 8010048:	3301      	adds	r3, #1
 801004a:	6062      	str	r2, [r4, #4]
 801004c:	9345      	str	r3, [sp, #276]	@ 0x114
 801004e:	e753      	b.n	800fef8 <__ssvfiscanf_r+0x50>
 8010050:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010052:	4621      	mov	r1, r4
 8010054:	4630      	mov	r0, r6
 8010056:	4798      	blx	r3
 8010058:	2800      	cmp	r0, #0
 801005a:	d0eb      	beq.n	8010034 <__ssvfiscanf_r+0x18c>
 801005c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801005e:	2800      	cmp	r0, #0
 8010060:	f040 808b 	bne.w	801017a <__ssvfiscanf_r+0x2d2>
 8010064:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010068:	e08b      	b.n	8010182 <__ssvfiscanf_r+0x2da>
 801006a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801006c:	f042 0220 	orr.w	r2, r2, #32
 8010070:	9241      	str	r2, [sp, #260]	@ 0x104
 8010072:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8010074:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010078:	9241      	str	r2, [sp, #260]	@ 0x104
 801007a:	2210      	movs	r2, #16
 801007c:	2b6e      	cmp	r3, #110	@ 0x6e
 801007e:	9242      	str	r2, [sp, #264]	@ 0x108
 8010080:	d902      	bls.n	8010088 <__ssvfiscanf_r+0x1e0>
 8010082:	e005      	b.n	8010090 <__ssvfiscanf_r+0x1e8>
 8010084:	2300      	movs	r3, #0
 8010086:	9342      	str	r3, [sp, #264]	@ 0x108
 8010088:	2303      	movs	r3, #3
 801008a:	e002      	b.n	8010092 <__ssvfiscanf_r+0x1ea>
 801008c:	2308      	movs	r3, #8
 801008e:	9342      	str	r3, [sp, #264]	@ 0x108
 8010090:	2304      	movs	r3, #4
 8010092:	9347      	str	r3, [sp, #284]	@ 0x11c
 8010094:	6863      	ldr	r3, [r4, #4]
 8010096:	2b00      	cmp	r3, #0
 8010098:	dd39      	ble.n	801010e <__ssvfiscanf_r+0x266>
 801009a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801009c:	0659      	lsls	r1, r3, #25
 801009e:	d404      	bmi.n	80100aa <__ssvfiscanf_r+0x202>
 80100a0:	6823      	ldr	r3, [r4, #0]
 80100a2:	781a      	ldrb	r2, [r3, #0]
 80100a4:	5cba      	ldrb	r2, [r7, r2]
 80100a6:	0712      	lsls	r2, r2, #28
 80100a8:	d438      	bmi.n	801011c <__ssvfiscanf_r+0x274>
 80100aa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80100ac:	2b02      	cmp	r3, #2
 80100ae:	dc47      	bgt.n	8010140 <__ssvfiscanf_r+0x298>
 80100b0:	466b      	mov	r3, sp
 80100b2:	4622      	mov	r2, r4
 80100b4:	a941      	add	r1, sp, #260	@ 0x104
 80100b6:	4630      	mov	r0, r6
 80100b8:	f000 f86c 	bl	8010194 <_scanf_chars>
 80100bc:	2801      	cmp	r0, #1
 80100be:	d064      	beq.n	801018a <__ssvfiscanf_r+0x2e2>
 80100c0:	2802      	cmp	r0, #2
 80100c2:	f47f af19 	bne.w	800fef8 <__ssvfiscanf_r+0x50>
 80100c6:	e7c9      	b.n	801005c <__ssvfiscanf_r+0x1b4>
 80100c8:	220a      	movs	r2, #10
 80100ca:	e7d7      	b.n	801007c <__ssvfiscanf_r+0x1d4>
 80100cc:	4629      	mov	r1, r5
 80100ce:	4640      	mov	r0, r8
 80100d0:	f000 fa5a 	bl	8010588 <__sccl>
 80100d4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80100d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100da:	9341      	str	r3, [sp, #260]	@ 0x104
 80100dc:	4605      	mov	r5, r0
 80100de:	2301      	movs	r3, #1
 80100e0:	e7d7      	b.n	8010092 <__ssvfiscanf_r+0x1ea>
 80100e2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80100e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100e8:	9341      	str	r3, [sp, #260]	@ 0x104
 80100ea:	2300      	movs	r3, #0
 80100ec:	e7d1      	b.n	8010092 <__ssvfiscanf_r+0x1ea>
 80100ee:	2302      	movs	r3, #2
 80100f0:	e7cf      	b.n	8010092 <__ssvfiscanf_r+0x1ea>
 80100f2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80100f4:	06c3      	lsls	r3, r0, #27
 80100f6:	f53f aeff 	bmi.w	800fef8 <__ssvfiscanf_r+0x50>
 80100fa:	9b00      	ldr	r3, [sp, #0]
 80100fc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80100fe:	1d19      	adds	r1, r3, #4
 8010100:	9100      	str	r1, [sp, #0]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	07c0      	lsls	r0, r0, #31
 8010106:	bf4c      	ite	mi
 8010108:	801a      	strhmi	r2, [r3, #0]
 801010a:	601a      	strpl	r2, [r3, #0]
 801010c:	e6f4      	b.n	800fef8 <__ssvfiscanf_r+0x50>
 801010e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010110:	4621      	mov	r1, r4
 8010112:	4630      	mov	r0, r6
 8010114:	4798      	blx	r3
 8010116:	2800      	cmp	r0, #0
 8010118:	d0bf      	beq.n	801009a <__ssvfiscanf_r+0x1f2>
 801011a:	e79f      	b.n	801005c <__ssvfiscanf_r+0x1b4>
 801011c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801011e:	3201      	adds	r2, #1
 8010120:	9245      	str	r2, [sp, #276]	@ 0x114
 8010122:	6862      	ldr	r2, [r4, #4]
 8010124:	3a01      	subs	r2, #1
 8010126:	2a00      	cmp	r2, #0
 8010128:	6062      	str	r2, [r4, #4]
 801012a:	dd02      	ble.n	8010132 <__ssvfiscanf_r+0x28a>
 801012c:	3301      	adds	r3, #1
 801012e:	6023      	str	r3, [r4, #0]
 8010130:	e7b6      	b.n	80100a0 <__ssvfiscanf_r+0x1f8>
 8010132:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8010134:	4621      	mov	r1, r4
 8010136:	4630      	mov	r0, r6
 8010138:	4798      	blx	r3
 801013a:	2800      	cmp	r0, #0
 801013c:	d0b0      	beq.n	80100a0 <__ssvfiscanf_r+0x1f8>
 801013e:	e78d      	b.n	801005c <__ssvfiscanf_r+0x1b4>
 8010140:	2b04      	cmp	r3, #4
 8010142:	dc0f      	bgt.n	8010164 <__ssvfiscanf_r+0x2bc>
 8010144:	466b      	mov	r3, sp
 8010146:	4622      	mov	r2, r4
 8010148:	a941      	add	r1, sp, #260	@ 0x104
 801014a:	4630      	mov	r0, r6
 801014c:	f000 f87c 	bl	8010248 <_scanf_i>
 8010150:	e7b4      	b.n	80100bc <__ssvfiscanf_r+0x214>
 8010152:	bf00      	nop
 8010154:	0800fdf5 	.word	0x0800fdf5
 8010158:	0800fe6f 	.word	0x0800fe6f
 801015c:	08013639 	.word	0x08013639
 8010160:	0801341d 	.word	0x0801341d
 8010164:	4b0a      	ldr	r3, [pc, #40]	@ (8010190 <__ssvfiscanf_r+0x2e8>)
 8010166:	2b00      	cmp	r3, #0
 8010168:	f43f aec6 	beq.w	800fef8 <__ssvfiscanf_r+0x50>
 801016c:	466b      	mov	r3, sp
 801016e:	4622      	mov	r2, r4
 8010170:	a941      	add	r1, sp, #260	@ 0x104
 8010172:	4630      	mov	r0, r6
 8010174:	f7fc fee4 	bl	800cf40 <_scanf_float>
 8010178:	e7a0      	b.n	80100bc <__ssvfiscanf_r+0x214>
 801017a:	89a3      	ldrh	r3, [r4, #12]
 801017c:	065b      	lsls	r3, r3, #25
 801017e:	f53f af71 	bmi.w	8010064 <__ssvfiscanf_r+0x1bc>
 8010182:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8010186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801018a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801018c:	e7f9      	b.n	8010182 <__ssvfiscanf_r+0x2da>
 801018e:	bf00      	nop
 8010190:	0800cf41 	.word	0x0800cf41

08010194 <_scanf_chars>:
 8010194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010198:	4615      	mov	r5, r2
 801019a:	688a      	ldr	r2, [r1, #8]
 801019c:	4680      	mov	r8, r0
 801019e:	460c      	mov	r4, r1
 80101a0:	b932      	cbnz	r2, 80101b0 <_scanf_chars+0x1c>
 80101a2:	698a      	ldr	r2, [r1, #24]
 80101a4:	2a00      	cmp	r2, #0
 80101a6:	bf14      	ite	ne
 80101a8:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 80101ac:	2201      	moveq	r2, #1
 80101ae:	608a      	str	r2, [r1, #8]
 80101b0:	6822      	ldr	r2, [r4, #0]
 80101b2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8010244 <_scanf_chars+0xb0>
 80101b6:	06d1      	lsls	r1, r2, #27
 80101b8:	bf5f      	itttt	pl
 80101ba:	681a      	ldrpl	r2, [r3, #0]
 80101bc:	1d11      	addpl	r1, r2, #4
 80101be:	6019      	strpl	r1, [r3, #0]
 80101c0:	6816      	ldrpl	r6, [r2, #0]
 80101c2:	2700      	movs	r7, #0
 80101c4:	69a0      	ldr	r0, [r4, #24]
 80101c6:	b188      	cbz	r0, 80101ec <_scanf_chars+0x58>
 80101c8:	2801      	cmp	r0, #1
 80101ca:	d107      	bne.n	80101dc <_scanf_chars+0x48>
 80101cc:	682b      	ldr	r3, [r5, #0]
 80101ce:	781a      	ldrb	r2, [r3, #0]
 80101d0:	6963      	ldr	r3, [r4, #20]
 80101d2:	5c9b      	ldrb	r3, [r3, r2]
 80101d4:	b953      	cbnz	r3, 80101ec <_scanf_chars+0x58>
 80101d6:	2f00      	cmp	r7, #0
 80101d8:	d031      	beq.n	801023e <_scanf_chars+0xaa>
 80101da:	e022      	b.n	8010222 <_scanf_chars+0x8e>
 80101dc:	2802      	cmp	r0, #2
 80101de:	d120      	bne.n	8010222 <_scanf_chars+0x8e>
 80101e0:	682b      	ldr	r3, [r5, #0]
 80101e2:	781b      	ldrb	r3, [r3, #0]
 80101e4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80101e8:	071b      	lsls	r3, r3, #28
 80101ea:	d41a      	bmi.n	8010222 <_scanf_chars+0x8e>
 80101ec:	6823      	ldr	r3, [r4, #0]
 80101ee:	06da      	lsls	r2, r3, #27
 80101f0:	bf5e      	ittt	pl
 80101f2:	682b      	ldrpl	r3, [r5, #0]
 80101f4:	781b      	ldrbpl	r3, [r3, #0]
 80101f6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80101fa:	682a      	ldr	r2, [r5, #0]
 80101fc:	686b      	ldr	r3, [r5, #4]
 80101fe:	3201      	adds	r2, #1
 8010200:	602a      	str	r2, [r5, #0]
 8010202:	68a2      	ldr	r2, [r4, #8]
 8010204:	3b01      	subs	r3, #1
 8010206:	3a01      	subs	r2, #1
 8010208:	606b      	str	r3, [r5, #4]
 801020a:	3701      	adds	r7, #1
 801020c:	60a2      	str	r2, [r4, #8]
 801020e:	b142      	cbz	r2, 8010222 <_scanf_chars+0x8e>
 8010210:	2b00      	cmp	r3, #0
 8010212:	dcd7      	bgt.n	80101c4 <_scanf_chars+0x30>
 8010214:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8010218:	4629      	mov	r1, r5
 801021a:	4640      	mov	r0, r8
 801021c:	4798      	blx	r3
 801021e:	2800      	cmp	r0, #0
 8010220:	d0d0      	beq.n	80101c4 <_scanf_chars+0x30>
 8010222:	6823      	ldr	r3, [r4, #0]
 8010224:	f013 0310 	ands.w	r3, r3, #16
 8010228:	d105      	bne.n	8010236 <_scanf_chars+0xa2>
 801022a:	68e2      	ldr	r2, [r4, #12]
 801022c:	3201      	adds	r2, #1
 801022e:	60e2      	str	r2, [r4, #12]
 8010230:	69a2      	ldr	r2, [r4, #24]
 8010232:	b102      	cbz	r2, 8010236 <_scanf_chars+0xa2>
 8010234:	7033      	strb	r3, [r6, #0]
 8010236:	6923      	ldr	r3, [r4, #16]
 8010238:	443b      	add	r3, r7
 801023a:	6123      	str	r3, [r4, #16]
 801023c:	2000      	movs	r0, #0
 801023e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010242:	bf00      	nop
 8010244:	08013639 	.word	0x08013639

08010248 <_scanf_i>:
 8010248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801024c:	4698      	mov	r8, r3
 801024e:	4b74      	ldr	r3, [pc, #464]	@ (8010420 <_scanf_i+0x1d8>)
 8010250:	460c      	mov	r4, r1
 8010252:	4682      	mov	sl, r0
 8010254:	4616      	mov	r6, r2
 8010256:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801025a:	b087      	sub	sp, #28
 801025c:	ab03      	add	r3, sp, #12
 801025e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010262:	4b70      	ldr	r3, [pc, #448]	@ (8010424 <_scanf_i+0x1dc>)
 8010264:	69a1      	ldr	r1, [r4, #24]
 8010266:	4a70      	ldr	r2, [pc, #448]	@ (8010428 <_scanf_i+0x1e0>)
 8010268:	2903      	cmp	r1, #3
 801026a:	bf08      	it	eq
 801026c:	461a      	moveq	r2, r3
 801026e:	68a3      	ldr	r3, [r4, #8]
 8010270:	9201      	str	r2, [sp, #4]
 8010272:	1e5a      	subs	r2, r3, #1
 8010274:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010278:	bf88      	it	hi
 801027a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801027e:	4627      	mov	r7, r4
 8010280:	bf82      	ittt	hi
 8010282:	eb03 0905 	addhi.w	r9, r3, r5
 8010286:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801028a:	60a3      	strhi	r3, [r4, #8]
 801028c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8010290:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8010294:	bf98      	it	ls
 8010296:	f04f 0900 	movls.w	r9, #0
 801029a:	6023      	str	r3, [r4, #0]
 801029c:	463d      	mov	r5, r7
 801029e:	f04f 0b00 	mov.w	fp, #0
 80102a2:	6831      	ldr	r1, [r6, #0]
 80102a4:	ab03      	add	r3, sp, #12
 80102a6:	7809      	ldrb	r1, [r1, #0]
 80102a8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80102ac:	2202      	movs	r2, #2
 80102ae:	f7ef ffaf 	bl	8000210 <memchr>
 80102b2:	b328      	cbz	r0, 8010300 <_scanf_i+0xb8>
 80102b4:	f1bb 0f01 	cmp.w	fp, #1
 80102b8:	d159      	bne.n	801036e <_scanf_i+0x126>
 80102ba:	6862      	ldr	r2, [r4, #4]
 80102bc:	b92a      	cbnz	r2, 80102ca <_scanf_i+0x82>
 80102be:	6822      	ldr	r2, [r4, #0]
 80102c0:	2108      	movs	r1, #8
 80102c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80102c6:	6061      	str	r1, [r4, #4]
 80102c8:	6022      	str	r2, [r4, #0]
 80102ca:	6822      	ldr	r2, [r4, #0]
 80102cc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80102d0:	6022      	str	r2, [r4, #0]
 80102d2:	68a2      	ldr	r2, [r4, #8]
 80102d4:	1e51      	subs	r1, r2, #1
 80102d6:	60a1      	str	r1, [r4, #8]
 80102d8:	b192      	cbz	r2, 8010300 <_scanf_i+0xb8>
 80102da:	6832      	ldr	r2, [r6, #0]
 80102dc:	1c51      	adds	r1, r2, #1
 80102de:	6031      	str	r1, [r6, #0]
 80102e0:	7812      	ldrb	r2, [r2, #0]
 80102e2:	f805 2b01 	strb.w	r2, [r5], #1
 80102e6:	6872      	ldr	r2, [r6, #4]
 80102e8:	3a01      	subs	r2, #1
 80102ea:	2a00      	cmp	r2, #0
 80102ec:	6072      	str	r2, [r6, #4]
 80102ee:	dc07      	bgt.n	8010300 <_scanf_i+0xb8>
 80102f0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80102f4:	4631      	mov	r1, r6
 80102f6:	4650      	mov	r0, sl
 80102f8:	4790      	blx	r2
 80102fa:	2800      	cmp	r0, #0
 80102fc:	f040 8085 	bne.w	801040a <_scanf_i+0x1c2>
 8010300:	f10b 0b01 	add.w	fp, fp, #1
 8010304:	f1bb 0f03 	cmp.w	fp, #3
 8010308:	d1cb      	bne.n	80102a2 <_scanf_i+0x5a>
 801030a:	6863      	ldr	r3, [r4, #4]
 801030c:	b90b      	cbnz	r3, 8010312 <_scanf_i+0xca>
 801030e:	230a      	movs	r3, #10
 8010310:	6063      	str	r3, [r4, #4]
 8010312:	6863      	ldr	r3, [r4, #4]
 8010314:	4945      	ldr	r1, [pc, #276]	@ (801042c <_scanf_i+0x1e4>)
 8010316:	6960      	ldr	r0, [r4, #20]
 8010318:	1ac9      	subs	r1, r1, r3
 801031a:	f000 f935 	bl	8010588 <__sccl>
 801031e:	f04f 0b00 	mov.w	fp, #0
 8010322:	68a3      	ldr	r3, [r4, #8]
 8010324:	6822      	ldr	r2, [r4, #0]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d03d      	beq.n	80103a6 <_scanf_i+0x15e>
 801032a:	6831      	ldr	r1, [r6, #0]
 801032c:	6960      	ldr	r0, [r4, #20]
 801032e:	f891 c000 	ldrb.w	ip, [r1]
 8010332:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010336:	2800      	cmp	r0, #0
 8010338:	d035      	beq.n	80103a6 <_scanf_i+0x15e>
 801033a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801033e:	d124      	bne.n	801038a <_scanf_i+0x142>
 8010340:	0510      	lsls	r0, r2, #20
 8010342:	d522      	bpl.n	801038a <_scanf_i+0x142>
 8010344:	f10b 0b01 	add.w	fp, fp, #1
 8010348:	f1b9 0f00 	cmp.w	r9, #0
 801034c:	d003      	beq.n	8010356 <_scanf_i+0x10e>
 801034e:	3301      	adds	r3, #1
 8010350:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8010354:	60a3      	str	r3, [r4, #8]
 8010356:	6873      	ldr	r3, [r6, #4]
 8010358:	3b01      	subs	r3, #1
 801035a:	2b00      	cmp	r3, #0
 801035c:	6073      	str	r3, [r6, #4]
 801035e:	dd1b      	ble.n	8010398 <_scanf_i+0x150>
 8010360:	6833      	ldr	r3, [r6, #0]
 8010362:	3301      	adds	r3, #1
 8010364:	6033      	str	r3, [r6, #0]
 8010366:	68a3      	ldr	r3, [r4, #8]
 8010368:	3b01      	subs	r3, #1
 801036a:	60a3      	str	r3, [r4, #8]
 801036c:	e7d9      	b.n	8010322 <_scanf_i+0xda>
 801036e:	f1bb 0f02 	cmp.w	fp, #2
 8010372:	d1ae      	bne.n	80102d2 <_scanf_i+0x8a>
 8010374:	6822      	ldr	r2, [r4, #0]
 8010376:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801037a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801037e:	d1c4      	bne.n	801030a <_scanf_i+0xc2>
 8010380:	2110      	movs	r1, #16
 8010382:	6061      	str	r1, [r4, #4]
 8010384:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010388:	e7a2      	b.n	80102d0 <_scanf_i+0x88>
 801038a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801038e:	6022      	str	r2, [r4, #0]
 8010390:	780b      	ldrb	r3, [r1, #0]
 8010392:	f805 3b01 	strb.w	r3, [r5], #1
 8010396:	e7de      	b.n	8010356 <_scanf_i+0x10e>
 8010398:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801039c:	4631      	mov	r1, r6
 801039e:	4650      	mov	r0, sl
 80103a0:	4798      	blx	r3
 80103a2:	2800      	cmp	r0, #0
 80103a4:	d0df      	beq.n	8010366 <_scanf_i+0x11e>
 80103a6:	6823      	ldr	r3, [r4, #0]
 80103a8:	05d9      	lsls	r1, r3, #23
 80103aa:	d50d      	bpl.n	80103c8 <_scanf_i+0x180>
 80103ac:	42bd      	cmp	r5, r7
 80103ae:	d909      	bls.n	80103c4 <_scanf_i+0x17c>
 80103b0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80103b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80103b8:	4632      	mov	r2, r6
 80103ba:	4650      	mov	r0, sl
 80103bc:	4798      	blx	r3
 80103be:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 80103c2:	464d      	mov	r5, r9
 80103c4:	42bd      	cmp	r5, r7
 80103c6:	d028      	beq.n	801041a <_scanf_i+0x1d2>
 80103c8:	6822      	ldr	r2, [r4, #0]
 80103ca:	f012 0210 	ands.w	r2, r2, #16
 80103ce:	d113      	bne.n	80103f8 <_scanf_i+0x1b0>
 80103d0:	702a      	strb	r2, [r5, #0]
 80103d2:	6863      	ldr	r3, [r4, #4]
 80103d4:	9e01      	ldr	r6, [sp, #4]
 80103d6:	4639      	mov	r1, r7
 80103d8:	4650      	mov	r0, sl
 80103da:	47b0      	blx	r6
 80103dc:	f8d8 3000 	ldr.w	r3, [r8]
 80103e0:	6821      	ldr	r1, [r4, #0]
 80103e2:	1d1a      	adds	r2, r3, #4
 80103e4:	f8c8 2000 	str.w	r2, [r8]
 80103e8:	f011 0f20 	tst.w	r1, #32
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	d00f      	beq.n	8010410 <_scanf_i+0x1c8>
 80103f0:	6018      	str	r0, [r3, #0]
 80103f2:	68e3      	ldr	r3, [r4, #12]
 80103f4:	3301      	adds	r3, #1
 80103f6:	60e3      	str	r3, [r4, #12]
 80103f8:	6923      	ldr	r3, [r4, #16]
 80103fa:	1bed      	subs	r5, r5, r7
 80103fc:	445d      	add	r5, fp
 80103fe:	442b      	add	r3, r5
 8010400:	6123      	str	r3, [r4, #16]
 8010402:	2000      	movs	r0, #0
 8010404:	b007      	add	sp, #28
 8010406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801040a:	f04f 0b00 	mov.w	fp, #0
 801040e:	e7ca      	b.n	80103a6 <_scanf_i+0x15e>
 8010410:	07ca      	lsls	r2, r1, #31
 8010412:	bf4c      	ite	mi
 8010414:	8018      	strhmi	r0, [r3, #0]
 8010416:	6018      	strpl	r0, [r3, #0]
 8010418:	e7eb      	b.n	80103f2 <_scanf_i+0x1aa>
 801041a:	2001      	movs	r0, #1
 801041c:	e7f2      	b.n	8010404 <_scanf_i+0x1bc>
 801041e:	bf00      	nop
 8010420:	080132cc 	.word	0x080132cc
 8010424:	0800fb41 	.word	0x0800fb41
 8010428:	08010ee5 	.word	0x08010ee5
 801042c:	08013438 	.word	0x08013438

08010430 <__sflush_r>:
 8010430:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010438:	0716      	lsls	r6, r2, #28
 801043a:	4605      	mov	r5, r0
 801043c:	460c      	mov	r4, r1
 801043e:	d454      	bmi.n	80104ea <__sflush_r+0xba>
 8010440:	684b      	ldr	r3, [r1, #4]
 8010442:	2b00      	cmp	r3, #0
 8010444:	dc02      	bgt.n	801044c <__sflush_r+0x1c>
 8010446:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010448:	2b00      	cmp	r3, #0
 801044a:	dd48      	ble.n	80104de <__sflush_r+0xae>
 801044c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801044e:	2e00      	cmp	r6, #0
 8010450:	d045      	beq.n	80104de <__sflush_r+0xae>
 8010452:	2300      	movs	r3, #0
 8010454:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010458:	682f      	ldr	r7, [r5, #0]
 801045a:	6a21      	ldr	r1, [r4, #32]
 801045c:	602b      	str	r3, [r5, #0]
 801045e:	d030      	beq.n	80104c2 <__sflush_r+0x92>
 8010460:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010462:	89a3      	ldrh	r3, [r4, #12]
 8010464:	0759      	lsls	r1, r3, #29
 8010466:	d505      	bpl.n	8010474 <__sflush_r+0x44>
 8010468:	6863      	ldr	r3, [r4, #4]
 801046a:	1ad2      	subs	r2, r2, r3
 801046c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801046e:	b10b      	cbz	r3, 8010474 <__sflush_r+0x44>
 8010470:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010472:	1ad2      	subs	r2, r2, r3
 8010474:	2300      	movs	r3, #0
 8010476:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010478:	6a21      	ldr	r1, [r4, #32]
 801047a:	4628      	mov	r0, r5
 801047c:	47b0      	blx	r6
 801047e:	1c43      	adds	r3, r0, #1
 8010480:	89a3      	ldrh	r3, [r4, #12]
 8010482:	d106      	bne.n	8010492 <__sflush_r+0x62>
 8010484:	6829      	ldr	r1, [r5, #0]
 8010486:	291d      	cmp	r1, #29
 8010488:	d82b      	bhi.n	80104e2 <__sflush_r+0xb2>
 801048a:	4a2a      	ldr	r2, [pc, #168]	@ (8010534 <__sflush_r+0x104>)
 801048c:	40ca      	lsrs	r2, r1
 801048e:	07d6      	lsls	r6, r2, #31
 8010490:	d527      	bpl.n	80104e2 <__sflush_r+0xb2>
 8010492:	2200      	movs	r2, #0
 8010494:	6062      	str	r2, [r4, #4]
 8010496:	04d9      	lsls	r1, r3, #19
 8010498:	6922      	ldr	r2, [r4, #16]
 801049a:	6022      	str	r2, [r4, #0]
 801049c:	d504      	bpl.n	80104a8 <__sflush_r+0x78>
 801049e:	1c42      	adds	r2, r0, #1
 80104a0:	d101      	bne.n	80104a6 <__sflush_r+0x76>
 80104a2:	682b      	ldr	r3, [r5, #0]
 80104a4:	b903      	cbnz	r3, 80104a8 <__sflush_r+0x78>
 80104a6:	6560      	str	r0, [r4, #84]	@ 0x54
 80104a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80104aa:	602f      	str	r7, [r5, #0]
 80104ac:	b1b9      	cbz	r1, 80104de <__sflush_r+0xae>
 80104ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80104b2:	4299      	cmp	r1, r3
 80104b4:	d002      	beq.n	80104bc <__sflush_r+0x8c>
 80104b6:	4628      	mov	r0, r5
 80104b8:	f7fd ffca 	bl	800e450 <_free_r>
 80104bc:	2300      	movs	r3, #0
 80104be:	6363      	str	r3, [r4, #52]	@ 0x34
 80104c0:	e00d      	b.n	80104de <__sflush_r+0xae>
 80104c2:	2301      	movs	r3, #1
 80104c4:	4628      	mov	r0, r5
 80104c6:	47b0      	blx	r6
 80104c8:	4602      	mov	r2, r0
 80104ca:	1c50      	adds	r0, r2, #1
 80104cc:	d1c9      	bne.n	8010462 <__sflush_r+0x32>
 80104ce:	682b      	ldr	r3, [r5, #0]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d0c6      	beq.n	8010462 <__sflush_r+0x32>
 80104d4:	2b1d      	cmp	r3, #29
 80104d6:	d001      	beq.n	80104dc <__sflush_r+0xac>
 80104d8:	2b16      	cmp	r3, #22
 80104da:	d11e      	bne.n	801051a <__sflush_r+0xea>
 80104dc:	602f      	str	r7, [r5, #0]
 80104de:	2000      	movs	r0, #0
 80104e0:	e022      	b.n	8010528 <__sflush_r+0xf8>
 80104e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104e6:	b21b      	sxth	r3, r3
 80104e8:	e01b      	b.n	8010522 <__sflush_r+0xf2>
 80104ea:	690f      	ldr	r7, [r1, #16]
 80104ec:	2f00      	cmp	r7, #0
 80104ee:	d0f6      	beq.n	80104de <__sflush_r+0xae>
 80104f0:	0793      	lsls	r3, r2, #30
 80104f2:	680e      	ldr	r6, [r1, #0]
 80104f4:	bf08      	it	eq
 80104f6:	694b      	ldreq	r3, [r1, #20]
 80104f8:	600f      	str	r7, [r1, #0]
 80104fa:	bf18      	it	ne
 80104fc:	2300      	movne	r3, #0
 80104fe:	eba6 0807 	sub.w	r8, r6, r7
 8010502:	608b      	str	r3, [r1, #8]
 8010504:	f1b8 0f00 	cmp.w	r8, #0
 8010508:	dde9      	ble.n	80104de <__sflush_r+0xae>
 801050a:	6a21      	ldr	r1, [r4, #32]
 801050c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801050e:	4643      	mov	r3, r8
 8010510:	463a      	mov	r2, r7
 8010512:	4628      	mov	r0, r5
 8010514:	47b0      	blx	r6
 8010516:	2800      	cmp	r0, #0
 8010518:	dc08      	bgt.n	801052c <__sflush_r+0xfc>
 801051a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801051e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010522:	81a3      	strh	r3, [r4, #12]
 8010524:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801052c:	4407      	add	r7, r0
 801052e:	eba8 0800 	sub.w	r8, r8, r0
 8010532:	e7e7      	b.n	8010504 <__sflush_r+0xd4>
 8010534:	20400001 	.word	0x20400001

08010538 <_fflush_r>:
 8010538:	b538      	push	{r3, r4, r5, lr}
 801053a:	690b      	ldr	r3, [r1, #16]
 801053c:	4605      	mov	r5, r0
 801053e:	460c      	mov	r4, r1
 8010540:	b913      	cbnz	r3, 8010548 <_fflush_r+0x10>
 8010542:	2500      	movs	r5, #0
 8010544:	4628      	mov	r0, r5
 8010546:	bd38      	pop	{r3, r4, r5, pc}
 8010548:	b118      	cbz	r0, 8010552 <_fflush_r+0x1a>
 801054a:	6a03      	ldr	r3, [r0, #32]
 801054c:	b90b      	cbnz	r3, 8010552 <_fflush_r+0x1a>
 801054e:	f7fc ff91 	bl	800d474 <__sinit>
 8010552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d0f3      	beq.n	8010542 <_fflush_r+0xa>
 801055a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801055c:	07d0      	lsls	r0, r2, #31
 801055e:	d404      	bmi.n	801056a <_fflush_r+0x32>
 8010560:	0599      	lsls	r1, r3, #22
 8010562:	d402      	bmi.n	801056a <_fflush_r+0x32>
 8010564:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010566:	f7fd f902 	bl	800d76e <__retarget_lock_acquire_recursive>
 801056a:	4628      	mov	r0, r5
 801056c:	4621      	mov	r1, r4
 801056e:	f7ff ff5f 	bl	8010430 <__sflush_r>
 8010572:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010574:	07da      	lsls	r2, r3, #31
 8010576:	4605      	mov	r5, r0
 8010578:	d4e4      	bmi.n	8010544 <_fflush_r+0xc>
 801057a:	89a3      	ldrh	r3, [r4, #12]
 801057c:	059b      	lsls	r3, r3, #22
 801057e:	d4e1      	bmi.n	8010544 <_fflush_r+0xc>
 8010580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010582:	f7fd f8f5 	bl	800d770 <__retarget_lock_release_recursive>
 8010586:	e7dd      	b.n	8010544 <_fflush_r+0xc>

08010588 <__sccl>:
 8010588:	b570      	push	{r4, r5, r6, lr}
 801058a:	780b      	ldrb	r3, [r1, #0]
 801058c:	4604      	mov	r4, r0
 801058e:	2b5e      	cmp	r3, #94	@ 0x5e
 8010590:	bf0b      	itete	eq
 8010592:	784b      	ldrbeq	r3, [r1, #1]
 8010594:	1c4a      	addne	r2, r1, #1
 8010596:	1c8a      	addeq	r2, r1, #2
 8010598:	2100      	movne	r1, #0
 801059a:	bf08      	it	eq
 801059c:	2101      	moveq	r1, #1
 801059e:	3801      	subs	r0, #1
 80105a0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80105a4:	f800 1f01 	strb.w	r1, [r0, #1]!
 80105a8:	42a8      	cmp	r0, r5
 80105aa:	d1fb      	bne.n	80105a4 <__sccl+0x1c>
 80105ac:	b90b      	cbnz	r3, 80105b2 <__sccl+0x2a>
 80105ae:	1e50      	subs	r0, r2, #1
 80105b0:	bd70      	pop	{r4, r5, r6, pc}
 80105b2:	f081 0101 	eor.w	r1, r1, #1
 80105b6:	54e1      	strb	r1, [r4, r3]
 80105b8:	4610      	mov	r0, r2
 80105ba:	4602      	mov	r2, r0
 80105bc:	f812 5b01 	ldrb.w	r5, [r2], #1
 80105c0:	2d2d      	cmp	r5, #45	@ 0x2d
 80105c2:	d005      	beq.n	80105d0 <__sccl+0x48>
 80105c4:	2d5d      	cmp	r5, #93	@ 0x5d
 80105c6:	d016      	beq.n	80105f6 <__sccl+0x6e>
 80105c8:	2d00      	cmp	r5, #0
 80105ca:	d0f1      	beq.n	80105b0 <__sccl+0x28>
 80105cc:	462b      	mov	r3, r5
 80105ce:	e7f2      	b.n	80105b6 <__sccl+0x2e>
 80105d0:	7846      	ldrb	r6, [r0, #1]
 80105d2:	2e5d      	cmp	r6, #93	@ 0x5d
 80105d4:	d0fa      	beq.n	80105cc <__sccl+0x44>
 80105d6:	42b3      	cmp	r3, r6
 80105d8:	dcf8      	bgt.n	80105cc <__sccl+0x44>
 80105da:	3002      	adds	r0, #2
 80105dc:	461a      	mov	r2, r3
 80105de:	3201      	adds	r2, #1
 80105e0:	4296      	cmp	r6, r2
 80105e2:	54a1      	strb	r1, [r4, r2]
 80105e4:	dcfb      	bgt.n	80105de <__sccl+0x56>
 80105e6:	1af2      	subs	r2, r6, r3
 80105e8:	3a01      	subs	r2, #1
 80105ea:	1c5d      	adds	r5, r3, #1
 80105ec:	42b3      	cmp	r3, r6
 80105ee:	bfa8      	it	ge
 80105f0:	2200      	movge	r2, #0
 80105f2:	18ab      	adds	r3, r5, r2
 80105f4:	e7e1      	b.n	80105ba <__sccl+0x32>
 80105f6:	4610      	mov	r0, r2
 80105f8:	e7da      	b.n	80105b0 <__sccl+0x28>

080105fa <__submore>:
 80105fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80105fe:	460c      	mov	r4, r1
 8010600:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8010602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010606:	4299      	cmp	r1, r3
 8010608:	d11d      	bne.n	8010646 <__submore+0x4c>
 801060a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801060e:	f7fb ffb5 	bl	800c57c <_malloc_r>
 8010612:	b918      	cbnz	r0, 801061c <__submore+0x22>
 8010614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801061c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010620:	63a3      	str	r3, [r4, #56]	@ 0x38
 8010622:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8010626:	6360      	str	r0, [r4, #52]	@ 0x34
 8010628:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801062c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8010630:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8010634:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8010638:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801063c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8010640:	6020      	str	r0, [r4, #0]
 8010642:	2000      	movs	r0, #0
 8010644:	e7e8      	b.n	8010618 <__submore+0x1e>
 8010646:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8010648:	0077      	lsls	r7, r6, #1
 801064a:	463a      	mov	r2, r7
 801064c:	f000 fbad 	bl	8010daa <_realloc_r>
 8010650:	4605      	mov	r5, r0
 8010652:	2800      	cmp	r0, #0
 8010654:	d0de      	beq.n	8010614 <__submore+0x1a>
 8010656:	eb00 0806 	add.w	r8, r0, r6
 801065a:	4601      	mov	r1, r0
 801065c:	4632      	mov	r2, r6
 801065e:	4640      	mov	r0, r8
 8010660:	f7fd f887 	bl	800d772 <memcpy>
 8010664:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8010668:	f8c4 8000 	str.w	r8, [r4]
 801066c:	e7e9      	b.n	8010642 <__submore+0x48>

0801066e <memmove>:
 801066e:	4288      	cmp	r0, r1
 8010670:	b510      	push	{r4, lr}
 8010672:	eb01 0402 	add.w	r4, r1, r2
 8010676:	d902      	bls.n	801067e <memmove+0x10>
 8010678:	4284      	cmp	r4, r0
 801067a:	4623      	mov	r3, r4
 801067c:	d807      	bhi.n	801068e <memmove+0x20>
 801067e:	1e43      	subs	r3, r0, #1
 8010680:	42a1      	cmp	r1, r4
 8010682:	d008      	beq.n	8010696 <memmove+0x28>
 8010684:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010688:	f803 2f01 	strb.w	r2, [r3, #1]!
 801068c:	e7f8      	b.n	8010680 <memmove+0x12>
 801068e:	4402      	add	r2, r0
 8010690:	4601      	mov	r1, r0
 8010692:	428a      	cmp	r2, r1
 8010694:	d100      	bne.n	8010698 <memmove+0x2a>
 8010696:	bd10      	pop	{r4, pc}
 8010698:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801069c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80106a0:	e7f7      	b.n	8010692 <memmove+0x24>

080106a2 <strncmp>:
 80106a2:	b510      	push	{r4, lr}
 80106a4:	b16a      	cbz	r2, 80106c2 <strncmp+0x20>
 80106a6:	3901      	subs	r1, #1
 80106a8:	1884      	adds	r4, r0, r2
 80106aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80106ae:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80106b2:	429a      	cmp	r2, r3
 80106b4:	d103      	bne.n	80106be <strncmp+0x1c>
 80106b6:	42a0      	cmp	r0, r4
 80106b8:	d001      	beq.n	80106be <strncmp+0x1c>
 80106ba:	2a00      	cmp	r2, #0
 80106bc:	d1f5      	bne.n	80106aa <strncmp+0x8>
 80106be:	1ad0      	subs	r0, r2, r3
 80106c0:	bd10      	pop	{r4, pc}
 80106c2:	4610      	mov	r0, r2
 80106c4:	e7fc      	b.n	80106c0 <strncmp+0x1e>
	...

080106c8 <nan>:
 80106c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80106d0 <nan+0x8>
 80106cc:	4770      	bx	lr
 80106ce:	bf00      	nop
 80106d0:	00000000 	.word	0x00000000
 80106d4:	7ff80000 	.word	0x7ff80000

080106d8 <__assert_func>:
 80106d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80106da:	4614      	mov	r4, r2
 80106dc:	461a      	mov	r2, r3
 80106de:	4b09      	ldr	r3, [pc, #36]	@ (8010704 <__assert_func+0x2c>)
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	4605      	mov	r5, r0
 80106e4:	68d8      	ldr	r0, [r3, #12]
 80106e6:	b14c      	cbz	r4, 80106fc <__assert_func+0x24>
 80106e8:	4b07      	ldr	r3, [pc, #28]	@ (8010708 <__assert_func+0x30>)
 80106ea:	9100      	str	r1, [sp, #0]
 80106ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80106f0:	4906      	ldr	r1, [pc, #24]	@ (801070c <__assert_func+0x34>)
 80106f2:	462b      	mov	r3, r5
 80106f4:	f000 fc06 	bl	8010f04 <fiprintf>
 80106f8:	f000 fc16 	bl	8010f28 <abort>
 80106fc:	4b04      	ldr	r3, [pc, #16]	@ (8010710 <__assert_func+0x38>)
 80106fe:	461c      	mov	r4, r3
 8010700:	e7f3      	b.n	80106ea <__assert_func+0x12>
 8010702:	bf00      	nop
 8010704:	20000034 	.word	0x20000034
 8010708:	0801344b 	.word	0x0801344b
 801070c:	08013458 	.word	0x08013458
 8010710:	08013486 	.word	0x08013486

08010714 <rshift>:
 8010714:	6903      	ldr	r3, [r0, #16]
 8010716:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801071a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801071e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010722:	f100 0414 	add.w	r4, r0, #20
 8010726:	dd45      	ble.n	80107b4 <rshift+0xa0>
 8010728:	f011 011f 	ands.w	r1, r1, #31
 801072c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010730:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010734:	d10c      	bne.n	8010750 <rshift+0x3c>
 8010736:	f100 0710 	add.w	r7, r0, #16
 801073a:	4629      	mov	r1, r5
 801073c:	42b1      	cmp	r1, r6
 801073e:	d334      	bcc.n	80107aa <rshift+0x96>
 8010740:	1a9b      	subs	r3, r3, r2
 8010742:	009b      	lsls	r3, r3, #2
 8010744:	1eea      	subs	r2, r5, #3
 8010746:	4296      	cmp	r6, r2
 8010748:	bf38      	it	cc
 801074a:	2300      	movcc	r3, #0
 801074c:	4423      	add	r3, r4
 801074e:	e015      	b.n	801077c <rshift+0x68>
 8010750:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010754:	f1c1 0820 	rsb	r8, r1, #32
 8010758:	40cf      	lsrs	r7, r1
 801075a:	f105 0e04 	add.w	lr, r5, #4
 801075e:	46a1      	mov	r9, r4
 8010760:	4576      	cmp	r6, lr
 8010762:	46f4      	mov	ip, lr
 8010764:	d815      	bhi.n	8010792 <rshift+0x7e>
 8010766:	1a9a      	subs	r2, r3, r2
 8010768:	0092      	lsls	r2, r2, #2
 801076a:	3a04      	subs	r2, #4
 801076c:	3501      	adds	r5, #1
 801076e:	42ae      	cmp	r6, r5
 8010770:	bf38      	it	cc
 8010772:	2200      	movcc	r2, #0
 8010774:	18a3      	adds	r3, r4, r2
 8010776:	50a7      	str	r7, [r4, r2]
 8010778:	b107      	cbz	r7, 801077c <rshift+0x68>
 801077a:	3304      	adds	r3, #4
 801077c:	1b1a      	subs	r2, r3, r4
 801077e:	42a3      	cmp	r3, r4
 8010780:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010784:	bf08      	it	eq
 8010786:	2300      	moveq	r3, #0
 8010788:	6102      	str	r2, [r0, #16]
 801078a:	bf08      	it	eq
 801078c:	6143      	streq	r3, [r0, #20]
 801078e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010792:	f8dc c000 	ldr.w	ip, [ip]
 8010796:	fa0c fc08 	lsl.w	ip, ip, r8
 801079a:	ea4c 0707 	orr.w	r7, ip, r7
 801079e:	f849 7b04 	str.w	r7, [r9], #4
 80107a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80107a6:	40cf      	lsrs	r7, r1
 80107a8:	e7da      	b.n	8010760 <rshift+0x4c>
 80107aa:	f851 cb04 	ldr.w	ip, [r1], #4
 80107ae:	f847 cf04 	str.w	ip, [r7, #4]!
 80107b2:	e7c3      	b.n	801073c <rshift+0x28>
 80107b4:	4623      	mov	r3, r4
 80107b6:	e7e1      	b.n	801077c <rshift+0x68>

080107b8 <__hexdig_fun>:
 80107b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80107bc:	2b09      	cmp	r3, #9
 80107be:	d802      	bhi.n	80107c6 <__hexdig_fun+0xe>
 80107c0:	3820      	subs	r0, #32
 80107c2:	b2c0      	uxtb	r0, r0
 80107c4:	4770      	bx	lr
 80107c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80107ca:	2b05      	cmp	r3, #5
 80107cc:	d801      	bhi.n	80107d2 <__hexdig_fun+0x1a>
 80107ce:	3847      	subs	r0, #71	@ 0x47
 80107d0:	e7f7      	b.n	80107c2 <__hexdig_fun+0xa>
 80107d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80107d6:	2b05      	cmp	r3, #5
 80107d8:	d801      	bhi.n	80107de <__hexdig_fun+0x26>
 80107da:	3827      	subs	r0, #39	@ 0x27
 80107dc:	e7f1      	b.n	80107c2 <__hexdig_fun+0xa>
 80107de:	2000      	movs	r0, #0
 80107e0:	4770      	bx	lr
	...

080107e4 <__gethex>:
 80107e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107e8:	b085      	sub	sp, #20
 80107ea:	468a      	mov	sl, r1
 80107ec:	9302      	str	r3, [sp, #8]
 80107ee:	680b      	ldr	r3, [r1, #0]
 80107f0:	9001      	str	r0, [sp, #4]
 80107f2:	4690      	mov	r8, r2
 80107f4:	1c9c      	adds	r4, r3, #2
 80107f6:	46a1      	mov	r9, r4
 80107f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80107fc:	2830      	cmp	r0, #48	@ 0x30
 80107fe:	d0fa      	beq.n	80107f6 <__gethex+0x12>
 8010800:	eba9 0303 	sub.w	r3, r9, r3
 8010804:	f1a3 0b02 	sub.w	fp, r3, #2
 8010808:	f7ff ffd6 	bl	80107b8 <__hexdig_fun>
 801080c:	4605      	mov	r5, r0
 801080e:	2800      	cmp	r0, #0
 8010810:	d168      	bne.n	80108e4 <__gethex+0x100>
 8010812:	49a0      	ldr	r1, [pc, #640]	@ (8010a94 <__gethex+0x2b0>)
 8010814:	2201      	movs	r2, #1
 8010816:	4648      	mov	r0, r9
 8010818:	f7ff ff43 	bl	80106a2 <strncmp>
 801081c:	4607      	mov	r7, r0
 801081e:	2800      	cmp	r0, #0
 8010820:	d167      	bne.n	80108f2 <__gethex+0x10e>
 8010822:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010826:	4626      	mov	r6, r4
 8010828:	f7ff ffc6 	bl	80107b8 <__hexdig_fun>
 801082c:	2800      	cmp	r0, #0
 801082e:	d062      	beq.n	80108f6 <__gethex+0x112>
 8010830:	4623      	mov	r3, r4
 8010832:	7818      	ldrb	r0, [r3, #0]
 8010834:	2830      	cmp	r0, #48	@ 0x30
 8010836:	4699      	mov	r9, r3
 8010838:	f103 0301 	add.w	r3, r3, #1
 801083c:	d0f9      	beq.n	8010832 <__gethex+0x4e>
 801083e:	f7ff ffbb 	bl	80107b8 <__hexdig_fun>
 8010842:	fab0 f580 	clz	r5, r0
 8010846:	096d      	lsrs	r5, r5, #5
 8010848:	f04f 0b01 	mov.w	fp, #1
 801084c:	464a      	mov	r2, r9
 801084e:	4616      	mov	r6, r2
 8010850:	3201      	adds	r2, #1
 8010852:	7830      	ldrb	r0, [r6, #0]
 8010854:	f7ff ffb0 	bl	80107b8 <__hexdig_fun>
 8010858:	2800      	cmp	r0, #0
 801085a:	d1f8      	bne.n	801084e <__gethex+0x6a>
 801085c:	498d      	ldr	r1, [pc, #564]	@ (8010a94 <__gethex+0x2b0>)
 801085e:	2201      	movs	r2, #1
 8010860:	4630      	mov	r0, r6
 8010862:	f7ff ff1e 	bl	80106a2 <strncmp>
 8010866:	2800      	cmp	r0, #0
 8010868:	d13f      	bne.n	80108ea <__gethex+0x106>
 801086a:	b944      	cbnz	r4, 801087e <__gethex+0x9a>
 801086c:	1c74      	adds	r4, r6, #1
 801086e:	4622      	mov	r2, r4
 8010870:	4616      	mov	r6, r2
 8010872:	3201      	adds	r2, #1
 8010874:	7830      	ldrb	r0, [r6, #0]
 8010876:	f7ff ff9f 	bl	80107b8 <__hexdig_fun>
 801087a:	2800      	cmp	r0, #0
 801087c:	d1f8      	bne.n	8010870 <__gethex+0x8c>
 801087e:	1ba4      	subs	r4, r4, r6
 8010880:	00a7      	lsls	r7, r4, #2
 8010882:	7833      	ldrb	r3, [r6, #0]
 8010884:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010888:	2b50      	cmp	r3, #80	@ 0x50
 801088a:	d13e      	bne.n	801090a <__gethex+0x126>
 801088c:	7873      	ldrb	r3, [r6, #1]
 801088e:	2b2b      	cmp	r3, #43	@ 0x2b
 8010890:	d033      	beq.n	80108fa <__gethex+0x116>
 8010892:	2b2d      	cmp	r3, #45	@ 0x2d
 8010894:	d034      	beq.n	8010900 <__gethex+0x11c>
 8010896:	1c71      	adds	r1, r6, #1
 8010898:	2400      	movs	r4, #0
 801089a:	7808      	ldrb	r0, [r1, #0]
 801089c:	f7ff ff8c 	bl	80107b8 <__hexdig_fun>
 80108a0:	1e43      	subs	r3, r0, #1
 80108a2:	b2db      	uxtb	r3, r3
 80108a4:	2b18      	cmp	r3, #24
 80108a6:	d830      	bhi.n	801090a <__gethex+0x126>
 80108a8:	f1a0 0210 	sub.w	r2, r0, #16
 80108ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80108b0:	f7ff ff82 	bl	80107b8 <__hexdig_fun>
 80108b4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80108b8:	fa5f fc8c 	uxtb.w	ip, ip
 80108bc:	f1bc 0f18 	cmp.w	ip, #24
 80108c0:	f04f 030a 	mov.w	r3, #10
 80108c4:	d91e      	bls.n	8010904 <__gethex+0x120>
 80108c6:	b104      	cbz	r4, 80108ca <__gethex+0xe6>
 80108c8:	4252      	negs	r2, r2
 80108ca:	4417      	add	r7, r2
 80108cc:	f8ca 1000 	str.w	r1, [sl]
 80108d0:	b1ed      	cbz	r5, 801090e <__gethex+0x12a>
 80108d2:	f1bb 0f00 	cmp.w	fp, #0
 80108d6:	bf0c      	ite	eq
 80108d8:	2506      	moveq	r5, #6
 80108da:	2500      	movne	r5, #0
 80108dc:	4628      	mov	r0, r5
 80108de:	b005      	add	sp, #20
 80108e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108e4:	2500      	movs	r5, #0
 80108e6:	462c      	mov	r4, r5
 80108e8:	e7b0      	b.n	801084c <__gethex+0x68>
 80108ea:	2c00      	cmp	r4, #0
 80108ec:	d1c7      	bne.n	801087e <__gethex+0x9a>
 80108ee:	4627      	mov	r7, r4
 80108f0:	e7c7      	b.n	8010882 <__gethex+0x9e>
 80108f2:	464e      	mov	r6, r9
 80108f4:	462f      	mov	r7, r5
 80108f6:	2501      	movs	r5, #1
 80108f8:	e7c3      	b.n	8010882 <__gethex+0x9e>
 80108fa:	2400      	movs	r4, #0
 80108fc:	1cb1      	adds	r1, r6, #2
 80108fe:	e7cc      	b.n	801089a <__gethex+0xb6>
 8010900:	2401      	movs	r4, #1
 8010902:	e7fb      	b.n	80108fc <__gethex+0x118>
 8010904:	fb03 0002 	mla	r0, r3, r2, r0
 8010908:	e7ce      	b.n	80108a8 <__gethex+0xc4>
 801090a:	4631      	mov	r1, r6
 801090c:	e7de      	b.n	80108cc <__gethex+0xe8>
 801090e:	eba6 0309 	sub.w	r3, r6, r9
 8010912:	3b01      	subs	r3, #1
 8010914:	4629      	mov	r1, r5
 8010916:	2b07      	cmp	r3, #7
 8010918:	dc0a      	bgt.n	8010930 <__gethex+0x14c>
 801091a:	9801      	ldr	r0, [sp, #4]
 801091c:	f7fd fde2 	bl	800e4e4 <_Balloc>
 8010920:	4604      	mov	r4, r0
 8010922:	b940      	cbnz	r0, 8010936 <__gethex+0x152>
 8010924:	4b5c      	ldr	r3, [pc, #368]	@ (8010a98 <__gethex+0x2b4>)
 8010926:	4602      	mov	r2, r0
 8010928:	21e4      	movs	r1, #228	@ 0xe4
 801092a:	485c      	ldr	r0, [pc, #368]	@ (8010a9c <__gethex+0x2b8>)
 801092c:	f7ff fed4 	bl	80106d8 <__assert_func>
 8010930:	3101      	adds	r1, #1
 8010932:	105b      	asrs	r3, r3, #1
 8010934:	e7ef      	b.n	8010916 <__gethex+0x132>
 8010936:	f100 0a14 	add.w	sl, r0, #20
 801093a:	2300      	movs	r3, #0
 801093c:	4655      	mov	r5, sl
 801093e:	469b      	mov	fp, r3
 8010940:	45b1      	cmp	r9, r6
 8010942:	d337      	bcc.n	80109b4 <__gethex+0x1d0>
 8010944:	f845 bb04 	str.w	fp, [r5], #4
 8010948:	eba5 050a 	sub.w	r5, r5, sl
 801094c:	10ad      	asrs	r5, r5, #2
 801094e:	6125      	str	r5, [r4, #16]
 8010950:	4658      	mov	r0, fp
 8010952:	f7fd feb9 	bl	800e6c8 <__hi0bits>
 8010956:	016d      	lsls	r5, r5, #5
 8010958:	f8d8 6000 	ldr.w	r6, [r8]
 801095c:	1a2d      	subs	r5, r5, r0
 801095e:	42b5      	cmp	r5, r6
 8010960:	dd54      	ble.n	8010a0c <__gethex+0x228>
 8010962:	1bad      	subs	r5, r5, r6
 8010964:	4629      	mov	r1, r5
 8010966:	4620      	mov	r0, r4
 8010968:	f7fe fa45 	bl	800edf6 <__any_on>
 801096c:	4681      	mov	r9, r0
 801096e:	b178      	cbz	r0, 8010990 <__gethex+0x1ac>
 8010970:	1e6b      	subs	r3, r5, #1
 8010972:	1159      	asrs	r1, r3, #5
 8010974:	f003 021f 	and.w	r2, r3, #31
 8010978:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801097c:	f04f 0901 	mov.w	r9, #1
 8010980:	fa09 f202 	lsl.w	r2, r9, r2
 8010984:	420a      	tst	r2, r1
 8010986:	d003      	beq.n	8010990 <__gethex+0x1ac>
 8010988:	454b      	cmp	r3, r9
 801098a:	dc36      	bgt.n	80109fa <__gethex+0x216>
 801098c:	f04f 0902 	mov.w	r9, #2
 8010990:	4629      	mov	r1, r5
 8010992:	4620      	mov	r0, r4
 8010994:	f7ff febe 	bl	8010714 <rshift>
 8010998:	442f      	add	r7, r5
 801099a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801099e:	42bb      	cmp	r3, r7
 80109a0:	da42      	bge.n	8010a28 <__gethex+0x244>
 80109a2:	9801      	ldr	r0, [sp, #4]
 80109a4:	4621      	mov	r1, r4
 80109a6:	f7fd fddd 	bl	800e564 <_Bfree>
 80109aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80109ac:	2300      	movs	r3, #0
 80109ae:	6013      	str	r3, [r2, #0]
 80109b0:	25a3      	movs	r5, #163	@ 0xa3
 80109b2:	e793      	b.n	80108dc <__gethex+0xf8>
 80109b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80109b8:	2a2e      	cmp	r2, #46	@ 0x2e
 80109ba:	d012      	beq.n	80109e2 <__gethex+0x1fe>
 80109bc:	2b20      	cmp	r3, #32
 80109be:	d104      	bne.n	80109ca <__gethex+0x1e6>
 80109c0:	f845 bb04 	str.w	fp, [r5], #4
 80109c4:	f04f 0b00 	mov.w	fp, #0
 80109c8:	465b      	mov	r3, fp
 80109ca:	7830      	ldrb	r0, [r6, #0]
 80109cc:	9303      	str	r3, [sp, #12]
 80109ce:	f7ff fef3 	bl	80107b8 <__hexdig_fun>
 80109d2:	9b03      	ldr	r3, [sp, #12]
 80109d4:	f000 000f 	and.w	r0, r0, #15
 80109d8:	4098      	lsls	r0, r3
 80109da:	ea4b 0b00 	orr.w	fp, fp, r0
 80109de:	3304      	adds	r3, #4
 80109e0:	e7ae      	b.n	8010940 <__gethex+0x15c>
 80109e2:	45b1      	cmp	r9, r6
 80109e4:	d8ea      	bhi.n	80109bc <__gethex+0x1d8>
 80109e6:	492b      	ldr	r1, [pc, #172]	@ (8010a94 <__gethex+0x2b0>)
 80109e8:	9303      	str	r3, [sp, #12]
 80109ea:	2201      	movs	r2, #1
 80109ec:	4630      	mov	r0, r6
 80109ee:	f7ff fe58 	bl	80106a2 <strncmp>
 80109f2:	9b03      	ldr	r3, [sp, #12]
 80109f4:	2800      	cmp	r0, #0
 80109f6:	d1e1      	bne.n	80109bc <__gethex+0x1d8>
 80109f8:	e7a2      	b.n	8010940 <__gethex+0x15c>
 80109fa:	1ea9      	subs	r1, r5, #2
 80109fc:	4620      	mov	r0, r4
 80109fe:	f7fe f9fa 	bl	800edf6 <__any_on>
 8010a02:	2800      	cmp	r0, #0
 8010a04:	d0c2      	beq.n	801098c <__gethex+0x1a8>
 8010a06:	f04f 0903 	mov.w	r9, #3
 8010a0a:	e7c1      	b.n	8010990 <__gethex+0x1ac>
 8010a0c:	da09      	bge.n	8010a22 <__gethex+0x23e>
 8010a0e:	1b75      	subs	r5, r6, r5
 8010a10:	4621      	mov	r1, r4
 8010a12:	9801      	ldr	r0, [sp, #4]
 8010a14:	462a      	mov	r2, r5
 8010a16:	f7fd ffb5 	bl	800e984 <__lshift>
 8010a1a:	1b7f      	subs	r7, r7, r5
 8010a1c:	4604      	mov	r4, r0
 8010a1e:	f100 0a14 	add.w	sl, r0, #20
 8010a22:	f04f 0900 	mov.w	r9, #0
 8010a26:	e7b8      	b.n	801099a <__gethex+0x1b6>
 8010a28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010a2c:	42bd      	cmp	r5, r7
 8010a2e:	dd6f      	ble.n	8010b10 <__gethex+0x32c>
 8010a30:	1bed      	subs	r5, r5, r7
 8010a32:	42ae      	cmp	r6, r5
 8010a34:	dc34      	bgt.n	8010aa0 <__gethex+0x2bc>
 8010a36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010a3a:	2b02      	cmp	r3, #2
 8010a3c:	d022      	beq.n	8010a84 <__gethex+0x2a0>
 8010a3e:	2b03      	cmp	r3, #3
 8010a40:	d024      	beq.n	8010a8c <__gethex+0x2a8>
 8010a42:	2b01      	cmp	r3, #1
 8010a44:	d115      	bne.n	8010a72 <__gethex+0x28e>
 8010a46:	42ae      	cmp	r6, r5
 8010a48:	d113      	bne.n	8010a72 <__gethex+0x28e>
 8010a4a:	2e01      	cmp	r6, #1
 8010a4c:	d10b      	bne.n	8010a66 <__gethex+0x282>
 8010a4e:	9a02      	ldr	r2, [sp, #8]
 8010a50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010a54:	6013      	str	r3, [r2, #0]
 8010a56:	2301      	movs	r3, #1
 8010a58:	6123      	str	r3, [r4, #16]
 8010a5a:	f8ca 3000 	str.w	r3, [sl]
 8010a5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a60:	2562      	movs	r5, #98	@ 0x62
 8010a62:	601c      	str	r4, [r3, #0]
 8010a64:	e73a      	b.n	80108dc <__gethex+0xf8>
 8010a66:	1e71      	subs	r1, r6, #1
 8010a68:	4620      	mov	r0, r4
 8010a6a:	f7fe f9c4 	bl	800edf6 <__any_on>
 8010a6e:	2800      	cmp	r0, #0
 8010a70:	d1ed      	bne.n	8010a4e <__gethex+0x26a>
 8010a72:	9801      	ldr	r0, [sp, #4]
 8010a74:	4621      	mov	r1, r4
 8010a76:	f7fd fd75 	bl	800e564 <_Bfree>
 8010a7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	6013      	str	r3, [r2, #0]
 8010a80:	2550      	movs	r5, #80	@ 0x50
 8010a82:	e72b      	b.n	80108dc <__gethex+0xf8>
 8010a84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d1f3      	bne.n	8010a72 <__gethex+0x28e>
 8010a8a:	e7e0      	b.n	8010a4e <__gethex+0x26a>
 8010a8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d1dd      	bne.n	8010a4e <__gethex+0x26a>
 8010a92:	e7ee      	b.n	8010a72 <__gethex+0x28e>
 8010a94:	08013415 	.word	0x08013415
 8010a98:	080133ab 	.word	0x080133ab
 8010a9c:	08013487 	.word	0x08013487
 8010aa0:	1e6f      	subs	r7, r5, #1
 8010aa2:	f1b9 0f00 	cmp.w	r9, #0
 8010aa6:	d130      	bne.n	8010b0a <__gethex+0x326>
 8010aa8:	b127      	cbz	r7, 8010ab4 <__gethex+0x2d0>
 8010aaa:	4639      	mov	r1, r7
 8010aac:	4620      	mov	r0, r4
 8010aae:	f7fe f9a2 	bl	800edf6 <__any_on>
 8010ab2:	4681      	mov	r9, r0
 8010ab4:	117a      	asrs	r2, r7, #5
 8010ab6:	2301      	movs	r3, #1
 8010ab8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010abc:	f007 071f 	and.w	r7, r7, #31
 8010ac0:	40bb      	lsls	r3, r7
 8010ac2:	4213      	tst	r3, r2
 8010ac4:	4629      	mov	r1, r5
 8010ac6:	4620      	mov	r0, r4
 8010ac8:	bf18      	it	ne
 8010aca:	f049 0902 	orrne.w	r9, r9, #2
 8010ace:	f7ff fe21 	bl	8010714 <rshift>
 8010ad2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010ad6:	1b76      	subs	r6, r6, r5
 8010ad8:	2502      	movs	r5, #2
 8010ada:	f1b9 0f00 	cmp.w	r9, #0
 8010ade:	d047      	beq.n	8010b70 <__gethex+0x38c>
 8010ae0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010ae4:	2b02      	cmp	r3, #2
 8010ae6:	d015      	beq.n	8010b14 <__gethex+0x330>
 8010ae8:	2b03      	cmp	r3, #3
 8010aea:	d017      	beq.n	8010b1c <__gethex+0x338>
 8010aec:	2b01      	cmp	r3, #1
 8010aee:	d109      	bne.n	8010b04 <__gethex+0x320>
 8010af0:	f019 0f02 	tst.w	r9, #2
 8010af4:	d006      	beq.n	8010b04 <__gethex+0x320>
 8010af6:	f8da 3000 	ldr.w	r3, [sl]
 8010afa:	ea49 0903 	orr.w	r9, r9, r3
 8010afe:	f019 0f01 	tst.w	r9, #1
 8010b02:	d10e      	bne.n	8010b22 <__gethex+0x33e>
 8010b04:	f045 0510 	orr.w	r5, r5, #16
 8010b08:	e032      	b.n	8010b70 <__gethex+0x38c>
 8010b0a:	f04f 0901 	mov.w	r9, #1
 8010b0e:	e7d1      	b.n	8010ab4 <__gethex+0x2d0>
 8010b10:	2501      	movs	r5, #1
 8010b12:	e7e2      	b.n	8010ada <__gethex+0x2f6>
 8010b14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b16:	f1c3 0301 	rsb	r3, r3, #1
 8010b1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010b1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d0f0      	beq.n	8010b04 <__gethex+0x320>
 8010b22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010b26:	f104 0314 	add.w	r3, r4, #20
 8010b2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010b2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010b32:	f04f 0c00 	mov.w	ip, #0
 8010b36:	4618      	mov	r0, r3
 8010b38:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b3c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8010b40:	d01b      	beq.n	8010b7a <__gethex+0x396>
 8010b42:	3201      	adds	r2, #1
 8010b44:	6002      	str	r2, [r0, #0]
 8010b46:	2d02      	cmp	r5, #2
 8010b48:	f104 0314 	add.w	r3, r4, #20
 8010b4c:	d13c      	bne.n	8010bc8 <__gethex+0x3e4>
 8010b4e:	f8d8 2000 	ldr.w	r2, [r8]
 8010b52:	3a01      	subs	r2, #1
 8010b54:	42b2      	cmp	r2, r6
 8010b56:	d109      	bne.n	8010b6c <__gethex+0x388>
 8010b58:	1171      	asrs	r1, r6, #5
 8010b5a:	2201      	movs	r2, #1
 8010b5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010b60:	f006 061f 	and.w	r6, r6, #31
 8010b64:	fa02 f606 	lsl.w	r6, r2, r6
 8010b68:	421e      	tst	r6, r3
 8010b6a:	d13a      	bne.n	8010be2 <__gethex+0x3fe>
 8010b6c:	f045 0520 	orr.w	r5, r5, #32
 8010b70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b72:	601c      	str	r4, [r3, #0]
 8010b74:	9b02      	ldr	r3, [sp, #8]
 8010b76:	601f      	str	r7, [r3, #0]
 8010b78:	e6b0      	b.n	80108dc <__gethex+0xf8>
 8010b7a:	4299      	cmp	r1, r3
 8010b7c:	f843 cc04 	str.w	ip, [r3, #-4]
 8010b80:	d8d9      	bhi.n	8010b36 <__gethex+0x352>
 8010b82:	68a3      	ldr	r3, [r4, #8]
 8010b84:	459b      	cmp	fp, r3
 8010b86:	db17      	blt.n	8010bb8 <__gethex+0x3d4>
 8010b88:	6861      	ldr	r1, [r4, #4]
 8010b8a:	9801      	ldr	r0, [sp, #4]
 8010b8c:	3101      	adds	r1, #1
 8010b8e:	f7fd fca9 	bl	800e4e4 <_Balloc>
 8010b92:	4681      	mov	r9, r0
 8010b94:	b918      	cbnz	r0, 8010b9e <__gethex+0x3ba>
 8010b96:	4b1a      	ldr	r3, [pc, #104]	@ (8010c00 <__gethex+0x41c>)
 8010b98:	4602      	mov	r2, r0
 8010b9a:	2184      	movs	r1, #132	@ 0x84
 8010b9c:	e6c5      	b.n	801092a <__gethex+0x146>
 8010b9e:	6922      	ldr	r2, [r4, #16]
 8010ba0:	3202      	adds	r2, #2
 8010ba2:	f104 010c 	add.w	r1, r4, #12
 8010ba6:	0092      	lsls	r2, r2, #2
 8010ba8:	300c      	adds	r0, #12
 8010baa:	f7fc fde2 	bl	800d772 <memcpy>
 8010bae:	4621      	mov	r1, r4
 8010bb0:	9801      	ldr	r0, [sp, #4]
 8010bb2:	f7fd fcd7 	bl	800e564 <_Bfree>
 8010bb6:	464c      	mov	r4, r9
 8010bb8:	6923      	ldr	r3, [r4, #16]
 8010bba:	1c5a      	adds	r2, r3, #1
 8010bbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010bc0:	6122      	str	r2, [r4, #16]
 8010bc2:	2201      	movs	r2, #1
 8010bc4:	615a      	str	r2, [r3, #20]
 8010bc6:	e7be      	b.n	8010b46 <__gethex+0x362>
 8010bc8:	6922      	ldr	r2, [r4, #16]
 8010bca:	455a      	cmp	r2, fp
 8010bcc:	dd0b      	ble.n	8010be6 <__gethex+0x402>
 8010bce:	2101      	movs	r1, #1
 8010bd0:	4620      	mov	r0, r4
 8010bd2:	f7ff fd9f 	bl	8010714 <rshift>
 8010bd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010bda:	3701      	adds	r7, #1
 8010bdc:	42bb      	cmp	r3, r7
 8010bde:	f6ff aee0 	blt.w	80109a2 <__gethex+0x1be>
 8010be2:	2501      	movs	r5, #1
 8010be4:	e7c2      	b.n	8010b6c <__gethex+0x388>
 8010be6:	f016 061f 	ands.w	r6, r6, #31
 8010bea:	d0fa      	beq.n	8010be2 <__gethex+0x3fe>
 8010bec:	4453      	add	r3, sl
 8010bee:	f1c6 0620 	rsb	r6, r6, #32
 8010bf2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010bf6:	f7fd fd67 	bl	800e6c8 <__hi0bits>
 8010bfa:	42b0      	cmp	r0, r6
 8010bfc:	dbe7      	blt.n	8010bce <__gethex+0x3ea>
 8010bfe:	e7f0      	b.n	8010be2 <__gethex+0x3fe>
 8010c00:	080133ab 	.word	0x080133ab

08010c04 <L_shift>:
 8010c04:	f1c2 0208 	rsb	r2, r2, #8
 8010c08:	0092      	lsls	r2, r2, #2
 8010c0a:	b570      	push	{r4, r5, r6, lr}
 8010c0c:	f1c2 0620 	rsb	r6, r2, #32
 8010c10:	6843      	ldr	r3, [r0, #4]
 8010c12:	6804      	ldr	r4, [r0, #0]
 8010c14:	fa03 f506 	lsl.w	r5, r3, r6
 8010c18:	432c      	orrs	r4, r5
 8010c1a:	40d3      	lsrs	r3, r2
 8010c1c:	6004      	str	r4, [r0, #0]
 8010c1e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010c22:	4288      	cmp	r0, r1
 8010c24:	d3f4      	bcc.n	8010c10 <L_shift+0xc>
 8010c26:	bd70      	pop	{r4, r5, r6, pc}

08010c28 <__match>:
 8010c28:	b530      	push	{r4, r5, lr}
 8010c2a:	6803      	ldr	r3, [r0, #0]
 8010c2c:	3301      	adds	r3, #1
 8010c2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010c32:	b914      	cbnz	r4, 8010c3a <__match+0x12>
 8010c34:	6003      	str	r3, [r0, #0]
 8010c36:	2001      	movs	r0, #1
 8010c38:	bd30      	pop	{r4, r5, pc}
 8010c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c3e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010c42:	2d19      	cmp	r5, #25
 8010c44:	bf98      	it	ls
 8010c46:	3220      	addls	r2, #32
 8010c48:	42a2      	cmp	r2, r4
 8010c4a:	d0f0      	beq.n	8010c2e <__match+0x6>
 8010c4c:	2000      	movs	r0, #0
 8010c4e:	e7f3      	b.n	8010c38 <__match+0x10>

08010c50 <__hexnan>:
 8010c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c54:	680b      	ldr	r3, [r1, #0]
 8010c56:	6801      	ldr	r1, [r0, #0]
 8010c58:	115e      	asrs	r6, r3, #5
 8010c5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010c5e:	f013 031f 	ands.w	r3, r3, #31
 8010c62:	b087      	sub	sp, #28
 8010c64:	bf18      	it	ne
 8010c66:	3604      	addne	r6, #4
 8010c68:	2500      	movs	r5, #0
 8010c6a:	1f37      	subs	r7, r6, #4
 8010c6c:	4682      	mov	sl, r0
 8010c6e:	4690      	mov	r8, r2
 8010c70:	9301      	str	r3, [sp, #4]
 8010c72:	f846 5c04 	str.w	r5, [r6, #-4]
 8010c76:	46b9      	mov	r9, r7
 8010c78:	463c      	mov	r4, r7
 8010c7a:	9502      	str	r5, [sp, #8]
 8010c7c:	46ab      	mov	fp, r5
 8010c7e:	784a      	ldrb	r2, [r1, #1]
 8010c80:	1c4b      	adds	r3, r1, #1
 8010c82:	9303      	str	r3, [sp, #12]
 8010c84:	b342      	cbz	r2, 8010cd8 <__hexnan+0x88>
 8010c86:	4610      	mov	r0, r2
 8010c88:	9105      	str	r1, [sp, #20]
 8010c8a:	9204      	str	r2, [sp, #16]
 8010c8c:	f7ff fd94 	bl	80107b8 <__hexdig_fun>
 8010c90:	2800      	cmp	r0, #0
 8010c92:	d151      	bne.n	8010d38 <__hexnan+0xe8>
 8010c94:	9a04      	ldr	r2, [sp, #16]
 8010c96:	9905      	ldr	r1, [sp, #20]
 8010c98:	2a20      	cmp	r2, #32
 8010c9a:	d818      	bhi.n	8010cce <__hexnan+0x7e>
 8010c9c:	9b02      	ldr	r3, [sp, #8]
 8010c9e:	459b      	cmp	fp, r3
 8010ca0:	dd13      	ble.n	8010cca <__hexnan+0x7a>
 8010ca2:	454c      	cmp	r4, r9
 8010ca4:	d206      	bcs.n	8010cb4 <__hexnan+0x64>
 8010ca6:	2d07      	cmp	r5, #7
 8010ca8:	dc04      	bgt.n	8010cb4 <__hexnan+0x64>
 8010caa:	462a      	mov	r2, r5
 8010cac:	4649      	mov	r1, r9
 8010cae:	4620      	mov	r0, r4
 8010cb0:	f7ff ffa8 	bl	8010c04 <L_shift>
 8010cb4:	4544      	cmp	r4, r8
 8010cb6:	d952      	bls.n	8010d5e <__hexnan+0x10e>
 8010cb8:	2300      	movs	r3, #0
 8010cba:	f1a4 0904 	sub.w	r9, r4, #4
 8010cbe:	f844 3c04 	str.w	r3, [r4, #-4]
 8010cc2:	f8cd b008 	str.w	fp, [sp, #8]
 8010cc6:	464c      	mov	r4, r9
 8010cc8:	461d      	mov	r5, r3
 8010cca:	9903      	ldr	r1, [sp, #12]
 8010ccc:	e7d7      	b.n	8010c7e <__hexnan+0x2e>
 8010cce:	2a29      	cmp	r2, #41	@ 0x29
 8010cd0:	d157      	bne.n	8010d82 <__hexnan+0x132>
 8010cd2:	3102      	adds	r1, #2
 8010cd4:	f8ca 1000 	str.w	r1, [sl]
 8010cd8:	f1bb 0f00 	cmp.w	fp, #0
 8010cdc:	d051      	beq.n	8010d82 <__hexnan+0x132>
 8010cde:	454c      	cmp	r4, r9
 8010ce0:	d206      	bcs.n	8010cf0 <__hexnan+0xa0>
 8010ce2:	2d07      	cmp	r5, #7
 8010ce4:	dc04      	bgt.n	8010cf0 <__hexnan+0xa0>
 8010ce6:	462a      	mov	r2, r5
 8010ce8:	4649      	mov	r1, r9
 8010cea:	4620      	mov	r0, r4
 8010cec:	f7ff ff8a 	bl	8010c04 <L_shift>
 8010cf0:	4544      	cmp	r4, r8
 8010cf2:	d936      	bls.n	8010d62 <__hexnan+0x112>
 8010cf4:	f1a8 0204 	sub.w	r2, r8, #4
 8010cf8:	4623      	mov	r3, r4
 8010cfa:	f853 1b04 	ldr.w	r1, [r3], #4
 8010cfe:	f842 1f04 	str.w	r1, [r2, #4]!
 8010d02:	429f      	cmp	r7, r3
 8010d04:	d2f9      	bcs.n	8010cfa <__hexnan+0xaa>
 8010d06:	1b3b      	subs	r3, r7, r4
 8010d08:	f023 0303 	bic.w	r3, r3, #3
 8010d0c:	3304      	adds	r3, #4
 8010d0e:	3401      	adds	r4, #1
 8010d10:	3e03      	subs	r6, #3
 8010d12:	42b4      	cmp	r4, r6
 8010d14:	bf88      	it	hi
 8010d16:	2304      	movhi	r3, #4
 8010d18:	4443      	add	r3, r8
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	f843 2b04 	str.w	r2, [r3], #4
 8010d20:	429f      	cmp	r7, r3
 8010d22:	d2fb      	bcs.n	8010d1c <__hexnan+0xcc>
 8010d24:	683b      	ldr	r3, [r7, #0]
 8010d26:	b91b      	cbnz	r3, 8010d30 <__hexnan+0xe0>
 8010d28:	4547      	cmp	r7, r8
 8010d2a:	d128      	bne.n	8010d7e <__hexnan+0x12e>
 8010d2c:	2301      	movs	r3, #1
 8010d2e:	603b      	str	r3, [r7, #0]
 8010d30:	2005      	movs	r0, #5
 8010d32:	b007      	add	sp, #28
 8010d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d38:	3501      	adds	r5, #1
 8010d3a:	2d08      	cmp	r5, #8
 8010d3c:	f10b 0b01 	add.w	fp, fp, #1
 8010d40:	dd06      	ble.n	8010d50 <__hexnan+0x100>
 8010d42:	4544      	cmp	r4, r8
 8010d44:	d9c1      	bls.n	8010cca <__hexnan+0x7a>
 8010d46:	2300      	movs	r3, #0
 8010d48:	f844 3c04 	str.w	r3, [r4, #-4]
 8010d4c:	2501      	movs	r5, #1
 8010d4e:	3c04      	subs	r4, #4
 8010d50:	6822      	ldr	r2, [r4, #0]
 8010d52:	f000 000f 	and.w	r0, r0, #15
 8010d56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010d5a:	6020      	str	r0, [r4, #0]
 8010d5c:	e7b5      	b.n	8010cca <__hexnan+0x7a>
 8010d5e:	2508      	movs	r5, #8
 8010d60:	e7b3      	b.n	8010cca <__hexnan+0x7a>
 8010d62:	9b01      	ldr	r3, [sp, #4]
 8010d64:	2b00      	cmp	r3, #0
 8010d66:	d0dd      	beq.n	8010d24 <__hexnan+0xd4>
 8010d68:	f1c3 0320 	rsb	r3, r3, #32
 8010d6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010d70:	40da      	lsrs	r2, r3
 8010d72:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010d76:	4013      	ands	r3, r2
 8010d78:	f846 3c04 	str.w	r3, [r6, #-4]
 8010d7c:	e7d2      	b.n	8010d24 <__hexnan+0xd4>
 8010d7e:	3f04      	subs	r7, #4
 8010d80:	e7d0      	b.n	8010d24 <__hexnan+0xd4>
 8010d82:	2004      	movs	r0, #4
 8010d84:	e7d5      	b.n	8010d32 <__hexnan+0xe2>

08010d86 <__ascii_mbtowc>:
 8010d86:	b082      	sub	sp, #8
 8010d88:	b901      	cbnz	r1, 8010d8c <__ascii_mbtowc+0x6>
 8010d8a:	a901      	add	r1, sp, #4
 8010d8c:	b142      	cbz	r2, 8010da0 <__ascii_mbtowc+0x1a>
 8010d8e:	b14b      	cbz	r3, 8010da4 <__ascii_mbtowc+0x1e>
 8010d90:	7813      	ldrb	r3, [r2, #0]
 8010d92:	600b      	str	r3, [r1, #0]
 8010d94:	7812      	ldrb	r2, [r2, #0]
 8010d96:	1e10      	subs	r0, r2, #0
 8010d98:	bf18      	it	ne
 8010d9a:	2001      	movne	r0, #1
 8010d9c:	b002      	add	sp, #8
 8010d9e:	4770      	bx	lr
 8010da0:	4610      	mov	r0, r2
 8010da2:	e7fb      	b.n	8010d9c <__ascii_mbtowc+0x16>
 8010da4:	f06f 0001 	mvn.w	r0, #1
 8010da8:	e7f8      	b.n	8010d9c <__ascii_mbtowc+0x16>

08010daa <_realloc_r>:
 8010daa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010dae:	4607      	mov	r7, r0
 8010db0:	4614      	mov	r4, r2
 8010db2:	460d      	mov	r5, r1
 8010db4:	b921      	cbnz	r1, 8010dc0 <_realloc_r+0x16>
 8010db6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010dba:	4611      	mov	r1, r2
 8010dbc:	f7fb bbde 	b.w	800c57c <_malloc_r>
 8010dc0:	b92a      	cbnz	r2, 8010dce <_realloc_r+0x24>
 8010dc2:	f7fd fb45 	bl	800e450 <_free_r>
 8010dc6:	4625      	mov	r5, r4
 8010dc8:	4628      	mov	r0, r5
 8010dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dce:	f000 f8b2 	bl	8010f36 <_malloc_usable_size_r>
 8010dd2:	4284      	cmp	r4, r0
 8010dd4:	4606      	mov	r6, r0
 8010dd6:	d802      	bhi.n	8010dde <_realloc_r+0x34>
 8010dd8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010ddc:	d8f4      	bhi.n	8010dc8 <_realloc_r+0x1e>
 8010dde:	4621      	mov	r1, r4
 8010de0:	4638      	mov	r0, r7
 8010de2:	f7fb fbcb 	bl	800c57c <_malloc_r>
 8010de6:	4680      	mov	r8, r0
 8010de8:	b908      	cbnz	r0, 8010dee <_realloc_r+0x44>
 8010dea:	4645      	mov	r5, r8
 8010dec:	e7ec      	b.n	8010dc8 <_realloc_r+0x1e>
 8010dee:	42b4      	cmp	r4, r6
 8010df0:	4622      	mov	r2, r4
 8010df2:	4629      	mov	r1, r5
 8010df4:	bf28      	it	cs
 8010df6:	4632      	movcs	r2, r6
 8010df8:	f7fc fcbb 	bl	800d772 <memcpy>
 8010dfc:	4629      	mov	r1, r5
 8010dfe:	4638      	mov	r0, r7
 8010e00:	f7fd fb26 	bl	800e450 <_free_r>
 8010e04:	e7f1      	b.n	8010dea <_realloc_r+0x40>
	...

08010e08 <_strtoul_l.isra.0>:
 8010e08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010e0c:	4e34      	ldr	r6, [pc, #208]	@ (8010ee0 <_strtoul_l.isra.0+0xd8>)
 8010e0e:	4686      	mov	lr, r0
 8010e10:	460d      	mov	r5, r1
 8010e12:	4628      	mov	r0, r5
 8010e14:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e18:	5d37      	ldrb	r7, [r6, r4]
 8010e1a:	f017 0708 	ands.w	r7, r7, #8
 8010e1e:	d1f8      	bne.n	8010e12 <_strtoul_l.isra.0+0xa>
 8010e20:	2c2d      	cmp	r4, #45	@ 0x2d
 8010e22:	d110      	bne.n	8010e46 <_strtoul_l.isra.0+0x3e>
 8010e24:	782c      	ldrb	r4, [r5, #0]
 8010e26:	2701      	movs	r7, #1
 8010e28:	1c85      	adds	r5, r0, #2
 8010e2a:	f033 0010 	bics.w	r0, r3, #16
 8010e2e:	d115      	bne.n	8010e5c <_strtoul_l.isra.0+0x54>
 8010e30:	2c30      	cmp	r4, #48	@ 0x30
 8010e32:	d10d      	bne.n	8010e50 <_strtoul_l.isra.0+0x48>
 8010e34:	7828      	ldrb	r0, [r5, #0]
 8010e36:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8010e3a:	2858      	cmp	r0, #88	@ 0x58
 8010e3c:	d108      	bne.n	8010e50 <_strtoul_l.isra.0+0x48>
 8010e3e:	786c      	ldrb	r4, [r5, #1]
 8010e40:	3502      	adds	r5, #2
 8010e42:	2310      	movs	r3, #16
 8010e44:	e00a      	b.n	8010e5c <_strtoul_l.isra.0+0x54>
 8010e46:	2c2b      	cmp	r4, #43	@ 0x2b
 8010e48:	bf04      	itt	eq
 8010e4a:	782c      	ldrbeq	r4, [r5, #0]
 8010e4c:	1c85      	addeq	r5, r0, #2
 8010e4e:	e7ec      	b.n	8010e2a <_strtoul_l.isra.0+0x22>
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d1f6      	bne.n	8010e42 <_strtoul_l.isra.0+0x3a>
 8010e54:	2c30      	cmp	r4, #48	@ 0x30
 8010e56:	bf14      	ite	ne
 8010e58:	230a      	movne	r3, #10
 8010e5a:	2308      	moveq	r3, #8
 8010e5c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8010e60:	2600      	movs	r6, #0
 8010e62:	fbb8 f8f3 	udiv	r8, r8, r3
 8010e66:	fb03 f908 	mul.w	r9, r3, r8
 8010e6a:	ea6f 0909 	mvn.w	r9, r9
 8010e6e:	4630      	mov	r0, r6
 8010e70:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8010e74:	f1bc 0f09 	cmp.w	ip, #9
 8010e78:	d810      	bhi.n	8010e9c <_strtoul_l.isra.0+0x94>
 8010e7a:	4664      	mov	r4, ip
 8010e7c:	42a3      	cmp	r3, r4
 8010e7e:	dd1e      	ble.n	8010ebe <_strtoul_l.isra.0+0xb6>
 8010e80:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8010e84:	d007      	beq.n	8010e96 <_strtoul_l.isra.0+0x8e>
 8010e86:	4580      	cmp	r8, r0
 8010e88:	d316      	bcc.n	8010eb8 <_strtoul_l.isra.0+0xb0>
 8010e8a:	d101      	bne.n	8010e90 <_strtoul_l.isra.0+0x88>
 8010e8c:	45a1      	cmp	r9, r4
 8010e8e:	db13      	blt.n	8010eb8 <_strtoul_l.isra.0+0xb0>
 8010e90:	fb00 4003 	mla	r0, r0, r3, r4
 8010e94:	2601      	movs	r6, #1
 8010e96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e9a:	e7e9      	b.n	8010e70 <_strtoul_l.isra.0+0x68>
 8010e9c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8010ea0:	f1bc 0f19 	cmp.w	ip, #25
 8010ea4:	d801      	bhi.n	8010eaa <_strtoul_l.isra.0+0xa2>
 8010ea6:	3c37      	subs	r4, #55	@ 0x37
 8010ea8:	e7e8      	b.n	8010e7c <_strtoul_l.isra.0+0x74>
 8010eaa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8010eae:	f1bc 0f19 	cmp.w	ip, #25
 8010eb2:	d804      	bhi.n	8010ebe <_strtoul_l.isra.0+0xb6>
 8010eb4:	3c57      	subs	r4, #87	@ 0x57
 8010eb6:	e7e1      	b.n	8010e7c <_strtoul_l.isra.0+0x74>
 8010eb8:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8010ebc:	e7eb      	b.n	8010e96 <_strtoul_l.isra.0+0x8e>
 8010ebe:	1c73      	adds	r3, r6, #1
 8010ec0:	d106      	bne.n	8010ed0 <_strtoul_l.isra.0+0xc8>
 8010ec2:	2322      	movs	r3, #34	@ 0x22
 8010ec4:	f8ce 3000 	str.w	r3, [lr]
 8010ec8:	4630      	mov	r0, r6
 8010eca:	b932      	cbnz	r2, 8010eda <_strtoul_l.isra.0+0xd2>
 8010ecc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010ed0:	b107      	cbz	r7, 8010ed4 <_strtoul_l.isra.0+0xcc>
 8010ed2:	4240      	negs	r0, r0
 8010ed4:	2a00      	cmp	r2, #0
 8010ed6:	d0f9      	beq.n	8010ecc <_strtoul_l.isra.0+0xc4>
 8010ed8:	b106      	cbz	r6, 8010edc <_strtoul_l.isra.0+0xd4>
 8010eda:	1e69      	subs	r1, r5, #1
 8010edc:	6011      	str	r1, [r2, #0]
 8010ede:	e7f5      	b.n	8010ecc <_strtoul_l.isra.0+0xc4>
 8010ee0:	08013639 	.word	0x08013639

08010ee4 <_strtoul_r>:
 8010ee4:	f7ff bf90 	b.w	8010e08 <_strtoul_l.isra.0>

08010ee8 <__ascii_wctomb>:
 8010ee8:	4603      	mov	r3, r0
 8010eea:	4608      	mov	r0, r1
 8010eec:	b141      	cbz	r1, 8010f00 <__ascii_wctomb+0x18>
 8010eee:	2aff      	cmp	r2, #255	@ 0xff
 8010ef0:	d904      	bls.n	8010efc <__ascii_wctomb+0x14>
 8010ef2:	228a      	movs	r2, #138	@ 0x8a
 8010ef4:	601a      	str	r2, [r3, #0]
 8010ef6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010efa:	4770      	bx	lr
 8010efc:	700a      	strb	r2, [r1, #0]
 8010efe:	2001      	movs	r0, #1
 8010f00:	4770      	bx	lr
	...

08010f04 <fiprintf>:
 8010f04:	b40e      	push	{r1, r2, r3}
 8010f06:	b503      	push	{r0, r1, lr}
 8010f08:	4601      	mov	r1, r0
 8010f0a:	ab03      	add	r3, sp, #12
 8010f0c:	4805      	ldr	r0, [pc, #20]	@ (8010f24 <fiprintf+0x20>)
 8010f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010f12:	6800      	ldr	r0, [r0, #0]
 8010f14:	9301      	str	r3, [sp, #4]
 8010f16:	f000 f83f 	bl	8010f98 <_vfiprintf_r>
 8010f1a:	b002      	add	sp, #8
 8010f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010f20:	b003      	add	sp, #12
 8010f22:	4770      	bx	lr
 8010f24:	20000034 	.word	0x20000034

08010f28 <abort>:
 8010f28:	b508      	push	{r3, lr}
 8010f2a:	2006      	movs	r0, #6
 8010f2c:	f000 fa08 	bl	8011340 <raise>
 8010f30:	2001      	movs	r0, #1
 8010f32:	f7f2 fc19 	bl	8003768 <_exit>

08010f36 <_malloc_usable_size_r>:
 8010f36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010f3a:	1f18      	subs	r0, r3, #4
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	bfbc      	itt	lt
 8010f40:	580b      	ldrlt	r3, [r1, r0]
 8010f42:	18c0      	addlt	r0, r0, r3
 8010f44:	4770      	bx	lr

08010f46 <__sfputc_r>:
 8010f46:	6893      	ldr	r3, [r2, #8]
 8010f48:	3b01      	subs	r3, #1
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	b410      	push	{r4}
 8010f4e:	6093      	str	r3, [r2, #8]
 8010f50:	da08      	bge.n	8010f64 <__sfputc_r+0x1e>
 8010f52:	6994      	ldr	r4, [r2, #24]
 8010f54:	42a3      	cmp	r3, r4
 8010f56:	db01      	blt.n	8010f5c <__sfputc_r+0x16>
 8010f58:	290a      	cmp	r1, #10
 8010f5a:	d103      	bne.n	8010f64 <__sfputc_r+0x1e>
 8010f5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f60:	f000 b932 	b.w	80111c8 <__swbuf_r>
 8010f64:	6813      	ldr	r3, [r2, #0]
 8010f66:	1c58      	adds	r0, r3, #1
 8010f68:	6010      	str	r0, [r2, #0]
 8010f6a:	7019      	strb	r1, [r3, #0]
 8010f6c:	4608      	mov	r0, r1
 8010f6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f72:	4770      	bx	lr

08010f74 <__sfputs_r>:
 8010f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f76:	4606      	mov	r6, r0
 8010f78:	460f      	mov	r7, r1
 8010f7a:	4614      	mov	r4, r2
 8010f7c:	18d5      	adds	r5, r2, r3
 8010f7e:	42ac      	cmp	r4, r5
 8010f80:	d101      	bne.n	8010f86 <__sfputs_r+0x12>
 8010f82:	2000      	movs	r0, #0
 8010f84:	e007      	b.n	8010f96 <__sfputs_r+0x22>
 8010f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f8a:	463a      	mov	r2, r7
 8010f8c:	4630      	mov	r0, r6
 8010f8e:	f7ff ffda 	bl	8010f46 <__sfputc_r>
 8010f92:	1c43      	adds	r3, r0, #1
 8010f94:	d1f3      	bne.n	8010f7e <__sfputs_r+0xa>
 8010f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010f98 <_vfiprintf_r>:
 8010f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f9c:	460d      	mov	r5, r1
 8010f9e:	b09d      	sub	sp, #116	@ 0x74
 8010fa0:	4614      	mov	r4, r2
 8010fa2:	4698      	mov	r8, r3
 8010fa4:	4606      	mov	r6, r0
 8010fa6:	b118      	cbz	r0, 8010fb0 <_vfiprintf_r+0x18>
 8010fa8:	6a03      	ldr	r3, [r0, #32]
 8010faa:	b90b      	cbnz	r3, 8010fb0 <_vfiprintf_r+0x18>
 8010fac:	f7fc fa62 	bl	800d474 <__sinit>
 8010fb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010fb2:	07d9      	lsls	r1, r3, #31
 8010fb4:	d405      	bmi.n	8010fc2 <_vfiprintf_r+0x2a>
 8010fb6:	89ab      	ldrh	r3, [r5, #12]
 8010fb8:	059a      	lsls	r2, r3, #22
 8010fba:	d402      	bmi.n	8010fc2 <_vfiprintf_r+0x2a>
 8010fbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010fbe:	f7fc fbd6 	bl	800d76e <__retarget_lock_acquire_recursive>
 8010fc2:	89ab      	ldrh	r3, [r5, #12]
 8010fc4:	071b      	lsls	r3, r3, #28
 8010fc6:	d501      	bpl.n	8010fcc <_vfiprintf_r+0x34>
 8010fc8:	692b      	ldr	r3, [r5, #16]
 8010fca:	b99b      	cbnz	r3, 8010ff4 <_vfiprintf_r+0x5c>
 8010fcc:	4629      	mov	r1, r5
 8010fce:	4630      	mov	r0, r6
 8010fd0:	f000 f938 	bl	8011244 <__swsetup_r>
 8010fd4:	b170      	cbz	r0, 8010ff4 <_vfiprintf_r+0x5c>
 8010fd6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010fd8:	07dc      	lsls	r4, r3, #31
 8010fda:	d504      	bpl.n	8010fe6 <_vfiprintf_r+0x4e>
 8010fdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010fe0:	b01d      	add	sp, #116	@ 0x74
 8010fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010fe6:	89ab      	ldrh	r3, [r5, #12]
 8010fe8:	0598      	lsls	r0, r3, #22
 8010fea:	d4f7      	bmi.n	8010fdc <_vfiprintf_r+0x44>
 8010fec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010fee:	f7fc fbbf 	bl	800d770 <__retarget_lock_release_recursive>
 8010ff2:	e7f3      	b.n	8010fdc <_vfiprintf_r+0x44>
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ff8:	2320      	movs	r3, #32
 8010ffa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010ffe:	f8cd 800c 	str.w	r8, [sp, #12]
 8011002:	2330      	movs	r3, #48	@ 0x30
 8011004:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80111b4 <_vfiprintf_r+0x21c>
 8011008:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801100c:	f04f 0901 	mov.w	r9, #1
 8011010:	4623      	mov	r3, r4
 8011012:	469a      	mov	sl, r3
 8011014:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011018:	b10a      	cbz	r2, 801101e <_vfiprintf_r+0x86>
 801101a:	2a25      	cmp	r2, #37	@ 0x25
 801101c:	d1f9      	bne.n	8011012 <_vfiprintf_r+0x7a>
 801101e:	ebba 0b04 	subs.w	fp, sl, r4
 8011022:	d00b      	beq.n	801103c <_vfiprintf_r+0xa4>
 8011024:	465b      	mov	r3, fp
 8011026:	4622      	mov	r2, r4
 8011028:	4629      	mov	r1, r5
 801102a:	4630      	mov	r0, r6
 801102c:	f7ff ffa2 	bl	8010f74 <__sfputs_r>
 8011030:	3001      	adds	r0, #1
 8011032:	f000 80a7 	beq.w	8011184 <_vfiprintf_r+0x1ec>
 8011036:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011038:	445a      	add	r2, fp
 801103a:	9209      	str	r2, [sp, #36]	@ 0x24
 801103c:	f89a 3000 	ldrb.w	r3, [sl]
 8011040:	2b00      	cmp	r3, #0
 8011042:	f000 809f 	beq.w	8011184 <_vfiprintf_r+0x1ec>
 8011046:	2300      	movs	r3, #0
 8011048:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801104c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011050:	f10a 0a01 	add.w	sl, sl, #1
 8011054:	9304      	str	r3, [sp, #16]
 8011056:	9307      	str	r3, [sp, #28]
 8011058:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801105c:	931a      	str	r3, [sp, #104]	@ 0x68
 801105e:	4654      	mov	r4, sl
 8011060:	2205      	movs	r2, #5
 8011062:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011066:	4853      	ldr	r0, [pc, #332]	@ (80111b4 <_vfiprintf_r+0x21c>)
 8011068:	f7ef f8d2 	bl	8000210 <memchr>
 801106c:	9a04      	ldr	r2, [sp, #16]
 801106e:	b9d8      	cbnz	r0, 80110a8 <_vfiprintf_r+0x110>
 8011070:	06d1      	lsls	r1, r2, #27
 8011072:	bf44      	itt	mi
 8011074:	2320      	movmi	r3, #32
 8011076:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801107a:	0713      	lsls	r3, r2, #28
 801107c:	bf44      	itt	mi
 801107e:	232b      	movmi	r3, #43	@ 0x2b
 8011080:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011084:	f89a 3000 	ldrb.w	r3, [sl]
 8011088:	2b2a      	cmp	r3, #42	@ 0x2a
 801108a:	d015      	beq.n	80110b8 <_vfiprintf_r+0x120>
 801108c:	9a07      	ldr	r2, [sp, #28]
 801108e:	4654      	mov	r4, sl
 8011090:	2000      	movs	r0, #0
 8011092:	f04f 0c0a 	mov.w	ip, #10
 8011096:	4621      	mov	r1, r4
 8011098:	f811 3b01 	ldrb.w	r3, [r1], #1
 801109c:	3b30      	subs	r3, #48	@ 0x30
 801109e:	2b09      	cmp	r3, #9
 80110a0:	d94b      	bls.n	801113a <_vfiprintf_r+0x1a2>
 80110a2:	b1b0      	cbz	r0, 80110d2 <_vfiprintf_r+0x13a>
 80110a4:	9207      	str	r2, [sp, #28]
 80110a6:	e014      	b.n	80110d2 <_vfiprintf_r+0x13a>
 80110a8:	eba0 0308 	sub.w	r3, r0, r8
 80110ac:	fa09 f303 	lsl.w	r3, r9, r3
 80110b0:	4313      	orrs	r3, r2
 80110b2:	9304      	str	r3, [sp, #16]
 80110b4:	46a2      	mov	sl, r4
 80110b6:	e7d2      	b.n	801105e <_vfiprintf_r+0xc6>
 80110b8:	9b03      	ldr	r3, [sp, #12]
 80110ba:	1d19      	adds	r1, r3, #4
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	9103      	str	r1, [sp, #12]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	bfbb      	ittet	lt
 80110c4:	425b      	neglt	r3, r3
 80110c6:	f042 0202 	orrlt.w	r2, r2, #2
 80110ca:	9307      	strge	r3, [sp, #28]
 80110cc:	9307      	strlt	r3, [sp, #28]
 80110ce:	bfb8      	it	lt
 80110d0:	9204      	strlt	r2, [sp, #16]
 80110d2:	7823      	ldrb	r3, [r4, #0]
 80110d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80110d6:	d10a      	bne.n	80110ee <_vfiprintf_r+0x156>
 80110d8:	7863      	ldrb	r3, [r4, #1]
 80110da:	2b2a      	cmp	r3, #42	@ 0x2a
 80110dc:	d132      	bne.n	8011144 <_vfiprintf_r+0x1ac>
 80110de:	9b03      	ldr	r3, [sp, #12]
 80110e0:	1d1a      	adds	r2, r3, #4
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	9203      	str	r2, [sp, #12]
 80110e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80110ea:	3402      	adds	r4, #2
 80110ec:	9305      	str	r3, [sp, #20]
 80110ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80111c4 <_vfiprintf_r+0x22c>
 80110f2:	7821      	ldrb	r1, [r4, #0]
 80110f4:	2203      	movs	r2, #3
 80110f6:	4650      	mov	r0, sl
 80110f8:	f7ef f88a 	bl	8000210 <memchr>
 80110fc:	b138      	cbz	r0, 801110e <_vfiprintf_r+0x176>
 80110fe:	9b04      	ldr	r3, [sp, #16]
 8011100:	eba0 000a 	sub.w	r0, r0, sl
 8011104:	2240      	movs	r2, #64	@ 0x40
 8011106:	4082      	lsls	r2, r0
 8011108:	4313      	orrs	r3, r2
 801110a:	3401      	adds	r4, #1
 801110c:	9304      	str	r3, [sp, #16]
 801110e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011112:	4829      	ldr	r0, [pc, #164]	@ (80111b8 <_vfiprintf_r+0x220>)
 8011114:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011118:	2206      	movs	r2, #6
 801111a:	f7ef f879 	bl	8000210 <memchr>
 801111e:	2800      	cmp	r0, #0
 8011120:	d03f      	beq.n	80111a2 <_vfiprintf_r+0x20a>
 8011122:	4b26      	ldr	r3, [pc, #152]	@ (80111bc <_vfiprintf_r+0x224>)
 8011124:	bb1b      	cbnz	r3, 801116e <_vfiprintf_r+0x1d6>
 8011126:	9b03      	ldr	r3, [sp, #12]
 8011128:	3307      	adds	r3, #7
 801112a:	f023 0307 	bic.w	r3, r3, #7
 801112e:	3308      	adds	r3, #8
 8011130:	9303      	str	r3, [sp, #12]
 8011132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011134:	443b      	add	r3, r7
 8011136:	9309      	str	r3, [sp, #36]	@ 0x24
 8011138:	e76a      	b.n	8011010 <_vfiprintf_r+0x78>
 801113a:	fb0c 3202 	mla	r2, ip, r2, r3
 801113e:	460c      	mov	r4, r1
 8011140:	2001      	movs	r0, #1
 8011142:	e7a8      	b.n	8011096 <_vfiprintf_r+0xfe>
 8011144:	2300      	movs	r3, #0
 8011146:	3401      	adds	r4, #1
 8011148:	9305      	str	r3, [sp, #20]
 801114a:	4619      	mov	r1, r3
 801114c:	f04f 0c0a 	mov.w	ip, #10
 8011150:	4620      	mov	r0, r4
 8011152:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011156:	3a30      	subs	r2, #48	@ 0x30
 8011158:	2a09      	cmp	r2, #9
 801115a:	d903      	bls.n	8011164 <_vfiprintf_r+0x1cc>
 801115c:	2b00      	cmp	r3, #0
 801115e:	d0c6      	beq.n	80110ee <_vfiprintf_r+0x156>
 8011160:	9105      	str	r1, [sp, #20]
 8011162:	e7c4      	b.n	80110ee <_vfiprintf_r+0x156>
 8011164:	fb0c 2101 	mla	r1, ip, r1, r2
 8011168:	4604      	mov	r4, r0
 801116a:	2301      	movs	r3, #1
 801116c:	e7f0      	b.n	8011150 <_vfiprintf_r+0x1b8>
 801116e:	ab03      	add	r3, sp, #12
 8011170:	9300      	str	r3, [sp, #0]
 8011172:	462a      	mov	r2, r5
 8011174:	4b12      	ldr	r3, [pc, #72]	@ (80111c0 <_vfiprintf_r+0x228>)
 8011176:	a904      	add	r1, sp, #16
 8011178:	4630      	mov	r0, r6
 801117a:	f7fb fb2b 	bl	800c7d4 <_printf_float>
 801117e:	4607      	mov	r7, r0
 8011180:	1c78      	adds	r0, r7, #1
 8011182:	d1d6      	bne.n	8011132 <_vfiprintf_r+0x19a>
 8011184:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011186:	07d9      	lsls	r1, r3, #31
 8011188:	d405      	bmi.n	8011196 <_vfiprintf_r+0x1fe>
 801118a:	89ab      	ldrh	r3, [r5, #12]
 801118c:	059a      	lsls	r2, r3, #22
 801118e:	d402      	bmi.n	8011196 <_vfiprintf_r+0x1fe>
 8011190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011192:	f7fc faed 	bl	800d770 <__retarget_lock_release_recursive>
 8011196:	89ab      	ldrh	r3, [r5, #12]
 8011198:	065b      	lsls	r3, r3, #25
 801119a:	f53f af1f 	bmi.w	8010fdc <_vfiprintf_r+0x44>
 801119e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80111a0:	e71e      	b.n	8010fe0 <_vfiprintf_r+0x48>
 80111a2:	ab03      	add	r3, sp, #12
 80111a4:	9300      	str	r3, [sp, #0]
 80111a6:	462a      	mov	r2, r5
 80111a8:	4b05      	ldr	r3, [pc, #20]	@ (80111c0 <_vfiprintf_r+0x228>)
 80111aa:	a904      	add	r1, sp, #16
 80111ac:	4630      	mov	r0, r6
 80111ae:	f7fb fda9 	bl	800cd04 <_printf_i>
 80111b2:	e7e4      	b.n	801117e <_vfiprintf_r+0x1e6>
 80111b4:	08013417 	.word	0x08013417
 80111b8:	08013421 	.word	0x08013421
 80111bc:	0800c7d5 	.word	0x0800c7d5
 80111c0:	08010f75 	.word	0x08010f75
 80111c4:	0801341d 	.word	0x0801341d

080111c8 <__swbuf_r>:
 80111c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80111ca:	460e      	mov	r6, r1
 80111cc:	4614      	mov	r4, r2
 80111ce:	4605      	mov	r5, r0
 80111d0:	b118      	cbz	r0, 80111da <__swbuf_r+0x12>
 80111d2:	6a03      	ldr	r3, [r0, #32]
 80111d4:	b90b      	cbnz	r3, 80111da <__swbuf_r+0x12>
 80111d6:	f7fc f94d 	bl	800d474 <__sinit>
 80111da:	69a3      	ldr	r3, [r4, #24]
 80111dc:	60a3      	str	r3, [r4, #8]
 80111de:	89a3      	ldrh	r3, [r4, #12]
 80111e0:	071a      	lsls	r2, r3, #28
 80111e2:	d501      	bpl.n	80111e8 <__swbuf_r+0x20>
 80111e4:	6923      	ldr	r3, [r4, #16]
 80111e6:	b943      	cbnz	r3, 80111fa <__swbuf_r+0x32>
 80111e8:	4621      	mov	r1, r4
 80111ea:	4628      	mov	r0, r5
 80111ec:	f000 f82a 	bl	8011244 <__swsetup_r>
 80111f0:	b118      	cbz	r0, 80111fa <__swbuf_r+0x32>
 80111f2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80111f6:	4638      	mov	r0, r7
 80111f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80111fa:	6823      	ldr	r3, [r4, #0]
 80111fc:	6922      	ldr	r2, [r4, #16]
 80111fe:	1a98      	subs	r0, r3, r2
 8011200:	6963      	ldr	r3, [r4, #20]
 8011202:	b2f6      	uxtb	r6, r6
 8011204:	4283      	cmp	r3, r0
 8011206:	4637      	mov	r7, r6
 8011208:	dc05      	bgt.n	8011216 <__swbuf_r+0x4e>
 801120a:	4621      	mov	r1, r4
 801120c:	4628      	mov	r0, r5
 801120e:	f7ff f993 	bl	8010538 <_fflush_r>
 8011212:	2800      	cmp	r0, #0
 8011214:	d1ed      	bne.n	80111f2 <__swbuf_r+0x2a>
 8011216:	68a3      	ldr	r3, [r4, #8]
 8011218:	3b01      	subs	r3, #1
 801121a:	60a3      	str	r3, [r4, #8]
 801121c:	6823      	ldr	r3, [r4, #0]
 801121e:	1c5a      	adds	r2, r3, #1
 8011220:	6022      	str	r2, [r4, #0]
 8011222:	701e      	strb	r6, [r3, #0]
 8011224:	6962      	ldr	r2, [r4, #20]
 8011226:	1c43      	adds	r3, r0, #1
 8011228:	429a      	cmp	r2, r3
 801122a:	d004      	beq.n	8011236 <__swbuf_r+0x6e>
 801122c:	89a3      	ldrh	r3, [r4, #12]
 801122e:	07db      	lsls	r3, r3, #31
 8011230:	d5e1      	bpl.n	80111f6 <__swbuf_r+0x2e>
 8011232:	2e0a      	cmp	r6, #10
 8011234:	d1df      	bne.n	80111f6 <__swbuf_r+0x2e>
 8011236:	4621      	mov	r1, r4
 8011238:	4628      	mov	r0, r5
 801123a:	f7ff f97d 	bl	8010538 <_fflush_r>
 801123e:	2800      	cmp	r0, #0
 8011240:	d0d9      	beq.n	80111f6 <__swbuf_r+0x2e>
 8011242:	e7d6      	b.n	80111f2 <__swbuf_r+0x2a>

08011244 <__swsetup_r>:
 8011244:	b538      	push	{r3, r4, r5, lr}
 8011246:	4b29      	ldr	r3, [pc, #164]	@ (80112ec <__swsetup_r+0xa8>)
 8011248:	4605      	mov	r5, r0
 801124a:	6818      	ldr	r0, [r3, #0]
 801124c:	460c      	mov	r4, r1
 801124e:	b118      	cbz	r0, 8011258 <__swsetup_r+0x14>
 8011250:	6a03      	ldr	r3, [r0, #32]
 8011252:	b90b      	cbnz	r3, 8011258 <__swsetup_r+0x14>
 8011254:	f7fc f90e 	bl	800d474 <__sinit>
 8011258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801125c:	0719      	lsls	r1, r3, #28
 801125e:	d422      	bmi.n	80112a6 <__swsetup_r+0x62>
 8011260:	06da      	lsls	r2, r3, #27
 8011262:	d407      	bmi.n	8011274 <__swsetup_r+0x30>
 8011264:	2209      	movs	r2, #9
 8011266:	602a      	str	r2, [r5, #0]
 8011268:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801126c:	81a3      	strh	r3, [r4, #12]
 801126e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011272:	e033      	b.n	80112dc <__swsetup_r+0x98>
 8011274:	0758      	lsls	r0, r3, #29
 8011276:	d512      	bpl.n	801129e <__swsetup_r+0x5a>
 8011278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801127a:	b141      	cbz	r1, 801128e <__swsetup_r+0x4a>
 801127c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011280:	4299      	cmp	r1, r3
 8011282:	d002      	beq.n	801128a <__swsetup_r+0x46>
 8011284:	4628      	mov	r0, r5
 8011286:	f7fd f8e3 	bl	800e450 <_free_r>
 801128a:	2300      	movs	r3, #0
 801128c:	6363      	str	r3, [r4, #52]	@ 0x34
 801128e:	89a3      	ldrh	r3, [r4, #12]
 8011290:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011294:	81a3      	strh	r3, [r4, #12]
 8011296:	2300      	movs	r3, #0
 8011298:	6063      	str	r3, [r4, #4]
 801129a:	6923      	ldr	r3, [r4, #16]
 801129c:	6023      	str	r3, [r4, #0]
 801129e:	89a3      	ldrh	r3, [r4, #12]
 80112a0:	f043 0308 	orr.w	r3, r3, #8
 80112a4:	81a3      	strh	r3, [r4, #12]
 80112a6:	6923      	ldr	r3, [r4, #16]
 80112a8:	b94b      	cbnz	r3, 80112be <__swsetup_r+0x7a>
 80112aa:	89a3      	ldrh	r3, [r4, #12]
 80112ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80112b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80112b4:	d003      	beq.n	80112be <__swsetup_r+0x7a>
 80112b6:	4621      	mov	r1, r4
 80112b8:	4628      	mov	r0, r5
 80112ba:	f000 f883 	bl	80113c4 <__smakebuf_r>
 80112be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80112c2:	f013 0201 	ands.w	r2, r3, #1
 80112c6:	d00a      	beq.n	80112de <__swsetup_r+0x9a>
 80112c8:	2200      	movs	r2, #0
 80112ca:	60a2      	str	r2, [r4, #8]
 80112cc:	6962      	ldr	r2, [r4, #20]
 80112ce:	4252      	negs	r2, r2
 80112d0:	61a2      	str	r2, [r4, #24]
 80112d2:	6922      	ldr	r2, [r4, #16]
 80112d4:	b942      	cbnz	r2, 80112e8 <__swsetup_r+0xa4>
 80112d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80112da:	d1c5      	bne.n	8011268 <__swsetup_r+0x24>
 80112dc:	bd38      	pop	{r3, r4, r5, pc}
 80112de:	0799      	lsls	r1, r3, #30
 80112e0:	bf58      	it	pl
 80112e2:	6962      	ldrpl	r2, [r4, #20]
 80112e4:	60a2      	str	r2, [r4, #8]
 80112e6:	e7f4      	b.n	80112d2 <__swsetup_r+0x8e>
 80112e8:	2000      	movs	r0, #0
 80112ea:	e7f7      	b.n	80112dc <__swsetup_r+0x98>
 80112ec:	20000034 	.word	0x20000034

080112f0 <_raise_r>:
 80112f0:	291f      	cmp	r1, #31
 80112f2:	b538      	push	{r3, r4, r5, lr}
 80112f4:	4605      	mov	r5, r0
 80112f6:	460c      	mov	r4, r1
 80112f8:	d904      	bls.n	8011304 <_raise_r+0x14>
 80112fa:	2316      	movs	r3, #22
 80112fc:	6003      	str	r3, [r0, #0]
 80112fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011302:	bd38      	pop	{r3, r4, r5, pc}
 8011304:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011306:	b112      	cbz	r2, 801130e <_raise_r+0x1e>
 8011308:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801130c:	b94b      	cbnz	r3, 8011322 <_raise_r+0x32>
 801130e:	4628      	mov	r0, r5
 8011310:	f000 f830 	bl	8011374 <_getpid_r>
 8011314:	4622      	mov	r2, r4
 8011316:	4601      	mov	r1, r0
 8011318:	4628      	mov	r0, r5
 801131a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801131e:	f000 b817 	b.w	8011350 <_kill_r>
 8011322:	2b01      	cmp	r3, #1
 8011324:	d00a      	beq.n	801133c <_raise_r+0x4c>
 8011326:	1c59      	adds	r1, r3, #1
 8011328:	d103      	bne.n	8011332 <_raise_r+0x42>
 801132a:	2316      	movs	r3, #22
 801132c:	6003      	str	r3, [r0, #0]
 801132e:	2001      	movs	r0, #1
 8011330:	e7e7      	b.n	8011302 <_raise_r+0x12>
 8011332:	2100      	movs	r1, #0
 8011334:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011338:	4620      	mov	r0, r4
 801133a:	4798      	blx	r3
 801133c:	2000      	movs	r0, #0
 801133e:	e7e0      	b.n	8011302 <_raise_r+0x12>

08011340 <raise>:
 8011340:	4b02      	ldr	r3, [pc, #8]	@ (801134c <raise+0xc>)
 8011342:	4601      	mov	r1, r0
 8011344:	6818      	ldr	r0, [r3, #0]
 8011346:	f7ff bfd3 	b.w	80112f0 <_raise_r>
 801134a:	bf00      	nop
 801134c:	20000034 	.word	0x20000034

08011350 <_kill_r>:
 8011350:	b538      	push	{r3, r4, r5, lr}
 8011352:	4d07      	ldr	r5, [pc, #28]	@ (8011370 <_kill_r+0x20>)
 8011354:	2300      	movs	r3, #0
 8011356:	4604      	mov	r4, r0
 8011358:	4608      	mov	r0, r1
 801135a:	4611      	mov	r1, r2
 801135c:	602b      	str	r3, [r5, #0]
 801135e:	f7f2 f9f3 	bl	8003748 <_kill>
 8011362:	1c43      	adds	r3, r0, #1
 8011364:	d102      	bne.n	801136c <_kill_r+0x1c>
 8011366:	682b      	ldr	r3, [r5, #0]
 8011368:	b103      	cbz	r3, 801136c <_kill_r+0x1c>
 801136a:	6023      	str	r3, [r4, #0]
 801136c:	bd38      	pop	{r3, r4, r5, pc}
 801136e:	bf00      	nop
 8011370:	20001c28 	.word	0x20001c28

08011374 <_getpid_r>:
 8011374:	f7f2 b9e0 	b.w	8003738 <_getpid>

08011378 <__swhatbuf_r>:
 8011378:	b570      	push	{r4, r5, r6, lr}
 801137a:	460c      	mov	r4, r1
 801137c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011380:	2900      	cmp	r1, #0
 8011382:	b096      	sub	sp, #88	@ 0x58
 8011384:	4615      	mov	r5, r2
 8011386:	461e      	mov	r6, r3
 8011388:	da0d      	bge.n	80113a6 <__swhatbuf_r+0x2e>
 801138a:	89a3      	ldrh	r3, [r4, #12]
 801138c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011390:	f04f 0100 	mov.w	r1, #0
 8011394:	bf14      	ite	ne
 8011396:	2340      	movne	r3, #64	@ 0x40
 8011398:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801139c:	2000      	movs	r0, #0
 801139e:	6031      	str	r1, [r6, #0]
 80113a0:	602b      	str	r3, [r5, #0]
 80113a2:	b016      	add	sp, #88	@ 0x58
 80113a4:	bd70      	pop	{r4, r5, r6, pc}
 80113a6:	466a      	mov	r2, sp
 80113a8:	f000 f848 	bl	801143c <_fstat_r>
 80113ac:	2800      	cmp	r0, #0
 80113ae:	dbec      	blt.n	801138a <__swhatbuf_r+0x12>
 80113b0:	9901      	ldr	r1, [sp, #4]
 80113b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80113b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80113ba:	4259      	negs	r1, r3
 80113bc:	4159      	adcs	r1, r3
 80113be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80113c2:	e7eb      	b.n	801139c <__swhatbuf_r+0x24>

080113c4 <__smakebuf_r>:
 80113c4:	898b      	ldrh	r3, [r1, #12]
 80113c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80113c8:	079d      	lsls	r5, r3, #30
 80113ca:	4606      	mov	r6, r0
 80113cc:	460c      	mov	r4, r1
 80113ce:	d507      	bpl.n	80113e0 <__smakebuf_r+0x1c>
 80113d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80113d4:	6023      	str	r3, [r4, #0]
 80113d6:	6123      	str	r3, [r4, #16]
 80113d8:	2301      	movs	r3, #1
 80113da:	6163      	str	r3, [r4, #20]
 80113dc:	b003      	add	sp, #12
 80113de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113e0:	ab01      	add	r3, sp, #4
 80113e2:	466a      	mov	r2, sp
 80113e4:	f7ff ffc8 	bl	8011378 <__swhatbuf_r>
 80113e8:	9f00      	ldr	r7, [sp, #0]
 80113ea:	4605      	mov	r5, r0
 80113ec:	4639      	mov	r1, r7
 80113ee:	4630      	mov	r0, r6
 80113f0:	f7fb f8c4 	bl	800c57c <_malloc_r>
 80113f4:	b948      	cbnz	r0, 801140a <__smakebuf_r+0x46>
 80113f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113fa:	059a      	lsls	r2, r3, #22
 80113fc:	d4ee      	bmi.n	80113dc <__smakebuf_r+0x18>
 80113fe:	f023 0303 	bic.w	r3, r3, #3
 8011402:	f043 0302 	orr.w	r3, r3, #2
 8011406:	81a3      	strh	r3, [r4, #12]
 8011408:	e7e2      	b.n	80113d0 <__smakebuf_r+0xc>
 801140a:	89a3      	ldrh	r3, [r4, #12]
 801140c:	6020      	str	r0, [r4, #0]
 801140e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011412:	81a3      	strh	r3, [r4, #12]
 8011414:	9b01      	ldr	r3, [sp, #4]
 8011416:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801141a:	b15b      	cbz	r3, 8011434 <__smakebuf_r+0x70>
 801141c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011420:	4630      	mov	r0, r6
 8011422:	f000 f81d 	bl	8011460 <_isatty_r>
 8011426:	b128      	cbz	r0, 8011434 <__smakebuf_r+0x70>
 8011428:	89a3      	ldrh	r3, [r4, #12]
 801142a:	f023 0303 	bic.w	r3, r3, #3
 801142e:	f043 0301 	orr.w	r3, r3, #1
 8011432:	81a3      	strh	r3, [r4, #12]
 8011434:	89a3      	ldrh	r3, [r4, #12]
 8011436:	431d      	orrs	r5, r3
 8011438:	81a5      	strh	r5, [r4, #12]
 801143a:	e7cf      	b.n	80113dc <__smakebuf_r+0x18>

0801143c <_fstat_r>:
 801143c:	b538      	push	{r3, r4, r5, lr}
 801143e:	4d07      	ldr	r5, [pc, #28]	@ (801145c <_fstat_r+0x20>)
 8011440:	2300      	movs	r3, #0
 8011442:	4604      	mov	r4, r0
 8011444:	4608      	mov	r0, r1
 8011446:	4611      	mov	r1, r2
 8011448:	602b      	str	r3, [r5, #0]
 801144a:	f7f2 f9dd 	bl	8003808 <_fstat>
 801144e:	1c43      	adds	r3, r0, #1
 8011450:	d102      	bne.n	8011458 <_fstat_r+0x1c>
 8011452:	682b      	ldr	r3, [r5, #0]
 8011454:	b103      	cbz	r3, 8011458 <_fstat_r+0x1c>
 8011456:	6023      	str	r3, [r4, #0]
 8011458:	bd38      	pop	{r3, r4, r5, pc}
 801145a:	bf00      	nop
 801145c:	20001c28 	.word	0x20001c28

08011460 <_isatty_r>:
 8011460:	b538      	push	{r3, r4, r5, lr}
 8011462:	4d06      	ldr	r5, [pc, #24]	@ (801147c <_isatty_r+0x1c>)
 8011464:	2300      	movs	r3, #0
 8011466:	4604      	mov	r4, r0
 8011468:	4608      	mov	r0, r1
 801146a:	602b      	str	r3, [r5, #0]
 801146c:	f7f2 f9dc 	bl	8003828 <_isatty>
 8011470:	1c43      	adds	r3, r0, #1
 8011472:	d102      	bne.n	801147a <_isatty_r+0x1a>
 8011474:	682b      	ldr	r3, [r5, #0]
 8011476:	b103      	cbz	r3, 801147a <_isatty_r+0x1a>
 8011478:	6023      	str	r3, [r4, #0]
 801147a:	bd38      	pop	{r3, r4, r5, pc}
 801147c:	20001c28 	.word	0x20001c28

08011480 <acos>:
 8011480:	b538      	push	{r3, r4, r5, lr}
 8011482:	ed2d 8b02 	vpush	{d8}
 8011486:	ec55 4b10 	vmov	r4, r5, d0
 801148a:	f000 f9e9 	bl	8011860 <__ieee754_acos>
 801148e:	4622      	mov	r2, r4
 8011490:	462b      	mov	r3, r5
 8011492:	4620      	mov	r0, r4
 8011494:	4629      	mov	r1, r5
 8011496:	eeb0 8a40 	vmov.f32	s16, s0
 801149a:	eef0 8a60 	vmov.f32	s17, s1
 801149e:	f7ef fb65 	bl	8000b6c <__aeabi_dcmpun>
 80114a2:	b9a8      	cbnz	r0, 80114d0 <acos+0x50>
 80114a4:	ec45 4b10 	vmov	d0, r4, r5
 80114a8:	f000 f8f0 	bl	801168c <fabs>
 80114ac:	4b0c      	ldr	r3, [pc, #48]	@ (80114e0 <acos+0x60>)
 80114ae:	ec51 0b10 	vmov	r0, r1, d0
 80114b2:	2200      	movs	r2, #0
 80114b4:	f7ef fb50 	bl	8000b58 <__aeabi_dcmpgt>
 80114b8:	b150      	cbz	r0, 80114d0 <acos+0x50>
 80114ba:	f7fc f92d 	bl	800d718 <__errno>
 80114be:	ecbd 8b02 	vpop	{d8}
 80114c2:	2321      	movs	r3, #33	@ 0x21
 80114c4:	6003      	str	r3, [r0, #0]
 80114c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80114ca:	4806      	ldr	r0, [pc, #24]	@ (80114e4 <acos+0x64>)
 80114cc:	f7ff b8fc 	b.w	80106c8 <nan>
 80114d0:	eeb0 0a48 	vmov.f32	s0, s16
 80114d4:	eef0 0a68 	vmov.f32	s1, s17
 80114d8:	ecbd 8b02 	vpop	{d8}
 80114dc:	bd38      	pop	{r3, r4, r5, pc}
 80114de:	bf00      	nop
 80114e0:	3ff00000 	.word	0x3ff00000
 80114e4:	08013486 	.word	0x08013486

080114e8 <asin>:
 80114e8:	b538      	push	{r3, r4, r5, lr}
 80114ea:	ed2d 8b02 	vpush	{d8}
 80114ee:	ec55 4b10 	vmov	r4, r5, d0
 80114f2:	f000 fc11 	bl	8011d18 <__ieee754_asin>
 80114f6:	4622      	mov	r2, r4
 80114f8:	462b      	mov	r3, r5
 80114fa:	4620      	mov	r0, r4
 80114fc:	4629      	mov	r1, r5
 80114fe:	eeb0 8a40 	vmov.f32	s16, s0
 8011502:	eef0 8a60 	vmov.f32	s17, s1
 8011506:	f7ef fb31 	bl	8000b6c <__aeabi_dcmpun>
 801150a:	b9a8      	cbnz	r0, 8011538 <asin+0x50>
 801150c:	ec45 4b10 	vmov	d0, r4, r5
 8011510:	f000 f8bc 	bl	801168c <fabs>
 8011514:	4b0c      	ldr	r3, [pc, #48]	@ (8011548 <asin+0x60>)
 8011516:	ec51 0b10 	vmov	r0, r1, d0
 801151a:	2200      	movs	r2, #0
 801151c:	f7ef fb1c 	bl	8000b58 <__aeabi_dcmpgt>
 8011520:	b150      	cbz	r0, 8011538 <asin+0x50>
 8011522:	f7fc f8f9 	bl	800d718 <__errno>
 8011526:	ecbd 8b02 	vpop	{d8}
 801152a:	2321      	movs	r3, #33	@ 0x21
 801152c:	6003      	str	r3, [r0, #0]
 801152e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011532:	4806      	ldr	r0, [pc, #24]	@ (801154c <asin+0x64>)
 8011534:	f7ff b8c8 	b.w	80106c8 <nan>
 8011538:	eeb0 0a48 	vmov.f32	s0, s16
 801153c:	eef0 0a68 	vmov.f32	s1, s17
 8011540:	ecbd 8b02 	vpop	{d8}
 8011544:	bd38      	pop	{r3, r4, r5, pc}
 8011546:	bf00      	nop
 8011548:	3ff00000 	.word	0x3ff00000
 801154c:	08013486 	.word	0x08013486

08011550 <atan2>:
 8011550:	f000 bde6 	b.w	8012120 <__ieee754_atan2>

08011554 <pow>:
 8011554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011556:	ed2d 8b02 	vpush	{d8}
 801155a:	eeb0 8a40 	vmov.f32	s16, s0
 801155e:	eef0 8a60 	vmov.f32	s17, s1
 8011562:	ec55 4b11 	vmov	r4, r5, d1
 8011566:	f000 fea3 	bl	80122b0 <__ieee754_pow>
 801156a:	4622      	mov	r2, r4
 801156c:	462b      	mov	r3, r5
 801156e:	4620      	mov	r0, r4
 8011570:	4629      	mov	r1, r5
 8011572:	ec57 6b10 	vmov	r6, r7, d0
 8011576:	f7ef faf9 	bl	8000b6c <__aeabi_dcmpun>
 801157a:	2800      	cmp	r0, #0
 801157c:	d13b      	bne.n	80115f6 <pow+0xa2>
 801157e:	ec51 0b18 	vmov	r0, r1, d8
 8011582:	2200      	movs	r2, #0
 8011584:	2300      	movs	r3, #0
 8011586:	f7ef fabf 	bl	8000b08 <__aeabi_dcmpeq>
 801158a:	b1b8      	cbz	r0, 80115bc <pow+0x68>
 801158c:	2200      	movs	r2, #0
 801158e:	2300      	movs	r3, #0
 8011590:	4620      	mov	r0, r4
 8011592:	4629      	mov	r1, r5
 8011594:	f7ef fab8 	bl	8000b08 <__aeabi_dcmpeq>
 8011598:	2800      	cmp	r0, #0
 801159a:	d146      	bne.n	801162a <pow+0xd6>
 801159c:	ec45 4b10 	vmov	d0, r4, r5
 80115a0:	f000 f87c 	bl	801169c <finite>
 80115a4:	b338      	cbz	r0, 80115f6 <pow+0xa2>
 80115a6:	2200      	movs	r2, #0
 80115a8:	2300      	movs	r3, #0
 80115aa:	4620      	mov	r0, r4
 80115ac:	4629      	mov	r1, r5
 80115ae:	f7ef fab5 	bl	8000b1c <__aeabi_dcmplt>
 80115b2:	b300      	cbz	r0, 80115f6 <pow+0xa2>
 80115b4:	f7fc f8b0 	bl	800d718 <__errno>
 80115b8:	2322      	movs	r3, #34	@ 0x22
 80115ba:	e01b      	b.n	80115f4 <pow+0xa0>
 80115bc:	ec47 6b10 	vmov	d0, r6, r7
 80115c0:	f000 f86c 	bl	801169c <finite>
 80115c4:	b9e0      	cbnz	r0, 8011600 <pow+0xac>
 80115c6:	eeb0 0a48 	vmov.f32	s0, s16
 80115ca:	eef0 0a68 	vmov.f32	s1, s17
 80115ce:	f000 f865 	bl	801169c <finite>
 80115d2:	b1a8      	cbz	r0, 8011600 <pow+0xac>
 80115d4:	ec45 4b10 	vmov	d0, r4, r5
 80115d8:	f000 f860 	bl	801169c <finite>
 80115dc:	b180      	cbz	r0, 8011600 <pow+0xac>
 80115de:	4632      	mov	r2, r6
 80115e0:	463b      	mov	r3, r7
 80115e2:	4630      	mov	r0, r6
 80115e4:	4639      	mov	r1, r7
 80115e6:	f7ef fac1 	bl	8000b6c <__aeabi_dcmpun>
 80115ea:	2800      	cmp	r0, #0
 80115ec:	d0e2      	beq.n	80115b4 <pow+0x60>
 80115ee:	f7fc f893 	bl	800d718 <__errno>
 80115f2:	2321      	movs	r3, #33	@ 0x21
 80115f4:	6003      	str	r3, [r0, #0]
 80115f6:	ecbd 8b02 	vpop	{d8}
 80115fa:	ec47 6b10 	vmov	d0, r6, r7
 80115fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011600:	2200      	movs	r2, #0
 8011602:	2300      	movs	r3, #0
 8011604:	4630      	mov	r0, r6
 8011606:	4639      	mov	r1, r7
 8011608:	f7ef fa7e 	bl	8000b08 <__aeabi_dcmpeq>
 801160c:	2800      	cmp	r0, #0
 801160e:	d0f2      	beq.n	80115f6 <pow+0xa2>
 8011610:	eeb0 0a48 	vmov.f32	s0, s16
 8011614:	eef0 0a68 	vmov.f32	s1, s17
 8011618:	f000 f840 	bl	801169c <finite>
 801161c:	2800      	cmp	r0, #0
 801161e:	d0ea      	beq.n	80115f6 <pow+0xa2>
 8011620:	ec45 4b10 	vmov	d0, r4, r5
 8011624:	f000 f83a 	bl	801169c <finite>
 8011628:	e7c3      	b.n	80115b2 <pow+0x5e>
 801162a:	4f01      	ldr	r7, [pc, #4]	@ (8011630 <pow+0xdc>)
 801162c:	2600      	movs	r6, #0
 801162e:	e7e2      	b.n	80115f6 <pow+0xa2>
 8011630:	3ff00000 	.word	0x3ff00000

08011634 <sqrt>:
 8011634:	b538      	push	{r3, r4, r5, lr}
 8011636:	ed2d 8b02 	vpush	{d8}
 801163a:	ec55 4b10 	vmov	r4, r5, d0
 801163e:	f000 f839 	bl	80116b4 <__ieee754_sqrt>
 8011642:	4622      	mov	r2, r4
 8011644:	462b      	mov	r3, r5
 8011646:	4620      	mov	r0, r4
 8011648:	4629      	mov	r1, r5
 801164a:	eeb0 8a40 	vmov.f32	s16, s0
 801164e:	eef0 8a60 	vmov.f32	s17, s1
 8011652:	f7ef fa8b 	bl	8000b6c <__aeabi_dcmpun>
 8011656:	b990      	cbnz	r0, 801167e <sqrt+0x4a>
 8011658:	2200      	movs	r2, #0
 801165a:	2300      	movs	r3, #0
 801165c:	4620      	mov	r0, r4
 801165e:	4629      	mov	r1, r5
 8011660:	f7ef fa5c 	bl	8000b1c <__aeabi_dcmplt>
 8011664:	b158      	cbz	r0, 801167e <sqrt+0x4a>
 8011666:	f7fc f857 	bl	800d718 <__errno>
 801166a:	2321      	movs	r3, #33	@ 0x21
 801166c:	6003      	str	r3, [r0, #0]
 801166e:	2200      	movs	r2, #0
 8011670:	2300      	movs	r3, #0
 8011672:	4610      	mov	r0, r2
 8011674:	4619      	mov	r1, r3
 8011676:	f7ef f909 	bl	800088c <__aeabi_ddiv>
 801167a:	ec41 0b18 	vmov	d8, r0, r1
 801167e:	eeb0 0a48 	vmov.f32	s0, s16
 8011682:	eef0 0a68 	vmov.f32	s1, s17
 8011686:	ecbd 8b02 	vpop	{d8}
 801168a:	bd38      	pop	{r3, r4, r5, pc}

0801168c <fabs>:
 801168c:	ec51 0b10 	vmov	r0, r1, d0
 8011690:	4602      	mov	r2, r0
 8011692:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011696:	ec43 2b10 	vmov	d0, r2, r3
 801169a:	4770      	bx	lr

0801169c <finite>:
 801169c:	b082      	sub	sp, #8
 801169e:	ed8d 0b00 	vstr	d0, [sp]
 80116a2:	9801      	ldr	r0, [sp, #4]
 80116a4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80116a8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80116ac:	0fc0      	lsrs	r0, r0, #31
 80116ae:	b002      	add	sp, #8
 80116b0:	4770      	bx	lr
	...

080116b4 <__ieee754_sqrt>:
 80116b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116b8:	4a66      	ldr	r2, [pc, #408]	@ (8011854 <__ieee754_sqrt+0x1a0>)
 80116ba:	ec55 4b10 	vmov	r4, r5, d0
 80116be:	43aa      	bics	r2, r5
 80116c0:	462b      	mov	r3, r5
 80116c2:	4621      	mov	r1, r4
 80116c4:	d110      	bne.n	80116e8 <__ieee754_sqrt+0x34>
 80116c6:	4622      	mov	r2, r4
 80116c8:	4620      	mov	r0, r4
 80116ca:	4629      	mov	r1, r5
 80116cc:	f7ee ffb4 	bl	8000638 <__aeabi_dmul>
 80116d0:	4602      	mov	r2, r0
 80116d2:	460b      	mov	r3, r1
 80116d4:	4620      	mov	r0, r4
 80116d6:	4629      	mov	r1, r5
 80116d8:	f7ee fdf8 	bl	80002cc <__adddf3>
 80116dc:	4604      	mov	r4, r0
 80116de:	460d      	mov	r5, r1
 80116e0:	ec45 4b10 	vmov	d0, r4, r5
 80116e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116e8:	2d00      	cmp	r5, #0
 80116ea:	dc0e      	bgt.n	801170a <__ieee754_sqrt+0x56>
 80116ec:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80116f0:	4322      	orrs	r2, r4
 80116f2:	d0f5      	beq.n	80116e0 <__ieee754_sqrt+0x2c>
 80116f4:	b19d      	cbz	r5, 801171e <__ieee754_sqrt+0x6a>
 80116f6:	4622      	mov	r2, r4
 80116f8:	4620      	mov	r0, r4
 80116fa:	4629      	mov	r1, r5
 80116fc:	f7ee fde4 	bl	80002c8 <__aeabi_dsub>
 8011700:	4602      	mov	r2, r0
 8011702:	460b      	mov	r3, r1
 8011704:	f7ef f8c2 	bl	800088c <__aeabi_ddiv>
 8011708:	e7e8      	b.n	80116dc <__ieee754_sqrt+0x28>
 801170a:	152a      	asrs	r2, r5, #20
 801170c:	d115      	bne.n	801173a <__ieee754_sqrt+0x86>
 801170e:	2000      	movs	r0, #0
 8011710:	e009      	b.n	8011726 <__ieee754_sqrt+0x72>
 8011712:	0acb      	lsrs	r3, r1, #11
 8011714:	3a15      	subs	r2, #21
 8011716:	0549      	lsls	r1, r1, #21
 8011718:	2b00      	cmp	r3, #0
 801171a:	d0fa      	beq.n	8011712 <__ieee754_sqrt+0x5e>
 801171c:	e7f7      	b.n	801170e <__ieee754_sqrt+0x5a>
 801171e:	462a      	mov	r2, r5
 8011720:	e7fa      	b.n	8011718 <__ieee754_sqrt+0x64>
 8011722:	005b      	lsls	r3, r3, #1
 8011724:	3001      	adds	r0, #1
 8011726:	02dc      	lsls	r4, r3, #11
 8011728:	d5fb      	bpl.n	8011722 <__ieee754_sqrt+0x6e>
 801172a:	1e44      	subs	r4, r0, #1
 801172c:	1b12      	subs	r2, r2, r4
 801172e:	f1c0 0420 	rsb	r4, r0, #32
 8011732:	fa21 f404 	lsr.w	r4, r1, r4
 8011736:	4323      	orrs	r3, r4
 8011738:	4081      	lsls	r1, r0
 801173a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801173e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8011742:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011746:	07d2      	lsls	r2, r2, #31
 8011748:	bf5c      	itt	pl
 801174a:	005b      	lslpl	r3, r3, #1
 801174c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8011750:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011754:	bf58      	it	pl
 8011756:	0049      	lslpl	r1, r1, #1
 8011758:	2600      	movs	r6, #0
 801175a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801175e:	107f      	asrs	r7, r7, #1
 8011760:	0049      	lsls	r1, r1, #1
 8011762:	2016      	movs	r0, #22
 8011764:	4632      	mov	r2, r6
 8011766:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801176a:	1915      	adds	r5, r2, r4
 801176c:	429d      	cmp	r5, r3
 801176e:	bfde      	ittt	le
 8011770:	192a      	addle	r2, r5, r4
 8011772:	1b5b      	suble	r3, r3, r5
 8011774:	1936      	addle	r6, r6, r4
 8011776:	0fcd      	lsrs	r5, r1, #31
 8011778:	3801      	subs	r0, #1
 801177a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801177e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011782:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8011786:	d1f0      	bne.n	801176a <__ieee754_sqrt+0xb6>
 8011788:	4605      	mov	r5, r0
 801178a:	2420      	movs	r4, #32
 801178c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8011790:	4293      	cmp	r3, r2
 8011792:	eb0c 0e00 	add.w	lr, ip, r0
 8011796:	dc02      	bgt.n	801179e <__ieee754_sqrt+0xea>
 8011798:	d113      	bne.n	80117c2 <__ieee754_sqrt+0x10e>
 801179a:	458e      	cmp	lr, r1
 801179c:	d811      	bhi.n	80117c2 <__ieee754_sqrt+0x10e>
 801179e:	f1be 0f00 	cmp.w	lr, #0
 80117a2:	eb0e 000c 	add.w	r0, lr, ip
 80117a6:	da3f      	bge.n	8011828 <__ieee754_sqrt+0x174>
 80117a8:	2800      	cmp	r0, #0
 80117aa:	db3d      	blt.n	8011828 <__ieee754_sqrt+0x174>
 80117ac:	f102 0801 	add.w	r8, r2, #1
 80117b0:	1a9b      	subs	r3, r3, r2
 80117b2:	458e      	cmp	lr, r1
 80117b4:	bf88      	it	hi
 80117b6:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 80117ba:	eba1 010e 	sub.w	r1, r1, lr
 80117be:	4465      	add	r5, ip
 80117c0:	4642      	mov	r2, r8
 80117c2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80117c6:	3c01      	subs	r4, #1
 80117c8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80117cc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80117d0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80117d4:	d1dc      	bne.n	8011790 <__ieee754_sqrt+0xdc>
 80117d6:	4319      	orrs	r1, r3
 80117d8:	d01b      	beq.n	8011812 <__ieee754_sqrt+0x15e>
 80117da:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8011858 <__ieee754_sqrt+0x1a4>
 80117de:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801185c <__ieee754_sqrt+0x1a8>
 80117e2:	e9da 0100 	ldrd	r0, r1, [sl]
 80117e6:	e9db 2300 	ldrd	r2, r3, [fp]
 80117ea:	f7ee fd6d 	bl	80002c8 <__aeabi_dsub>
 80117ee:	e9da 8900 	ldrd	r8, r9, [sl]
 80117f2:	4602      	mov	r2, r0
 80117f4:	460b      	mov	r3, r1
 80117f6:	4640      	mov	r0, r8
 80117f8:	4649      	mov	r1, r9
 80117fa:	f7ef f999 	bl	8000b30 <__aeabi_dcmple>
 80117fe:	b140      	cbz	r0, 8011812 <__ieee754_sqrt+0x15e>
 8011800:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8011804:	e9da 0100 	ldrd	r0, r1, [sl]
 8011808:	e9db 2300 	ldrd	r2, r3, [fp]
 801180c:	d10e      	bne.n	801182c <__ieee754_sqrt+0x178>
 801180e:	3601      	adds	r6, #1
 8011810:	4625      	mov	r5, r4
 8011812:	1073      	asrs	r3, r6, #1
 8011814:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8011818:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801181c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8011820:	086b      	lsrs	r3, r5, #1
 8011822:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8011826:	e759      	b.n	80116dc <__ieee754_sqrt+0x28>
 8011828:	4690      	mov	r8, r2
 801182a:	e7c1      	b.n	80117b0 <__ieee754_sqrt+0xfc>
 801182c:	f7ee fd4e 	bl	80002cc <__adddf3>
 8011830:	e9da 8900 	ldrd	r8, r9, [sl]
 8011834:	4602      	mov	r2, r0
 8011836:	460b      	mov	r3, r1
 8011838:	4640      	mov	r0, r8
 801183a:	4649      	mov	r1, r9
 801183c:	f7ef f96e 	bl	8000b1c <__aeabi_dcmplt>
 8011840:	b120      	cbz	r0, 801184c <__ieee754_sqrt+0x198>
 8011842:	1cab      	adds	r3, r5, #2
 8011844:	bf08      	it	eq
 8011846:	3601      	addeq	r6, #1
 8011848:	3502      	adds	r5, #2
 801184a:	e7e2      	b.n	8011812 <__ieee754_sqrt+0x15e>
 801184c:	1c6b      	adds	r3, r5, #1
 801184e:	f023 0501 	bic.w	r5, r3, #1
 8011852:	e7de      	b.n	8011812 <__ieee754_sqrt+0x15e>
 8011854:	7ff00000 	.word	0x7ff00000
 8011858:	08013748 	.word	0x08013748
 801185c:	08013740 	.word	0x08013740

08011860 <__ieee754_acos>:
 8011860:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011864:	ec55 4b10 	vmov	r4, r5, d0
 8011868:	49b7      	ldr	r1, [pc, #732]	@ (8011b48 <__ieee754_acos+0x2e8>)
 801186a:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801186e:	428b      	cmp	r3, r1
 8011870:	d919      	bls.n	80118a6 <__ieee754_acos+0x46>
 8011872:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 8011876:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801187a:	4323      	orrs	r3, r4
 801187c:	d106      	bne.n	801188c <__ieee754_acos+0x2c>
 801187e:	2d00      	cmp	r5, #0
 8011880:	f340 8210 	ble.w	8011ca4 <__ieee754_acos+0x444>
 8011884:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 8011ad8 <__ieee754_acos+0x278>
 8011888:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801188c:	4622      	mov	r2, r4
 801188e:	462b      	mov	r3, r5
 8011890:	4620      	mov	r0, r4
 8011892:	4629      	mov	r1, r5
 8011894:	f7ee fd18 	bl	80002c8 <__aeabi_dsub>
 8011898:	4602      	mov	r2, r0
 801189a:	460b      	mov	r3, r1
 801189c:	f7ee fff6 	bl	800088c <__aeabi_ddiv>
 80118a0:	ec41 0b10 	vmov	d0, r0, r1
 80118a4:	e7f0      	b.n	8011888 <__ieee754_acos+0x28>
 80118a6:	49a9      	ldr	r1, [pc, #676]	@ (8011b4c <__ieee754_acos+0x2ec>)
 80118a8:	428b      	cmp	r3, r1
 80118aa:	f200 8085 	bhi.w	80119b8 <__ieee754_acos+0x158>
 80118ae:	4aa8      	ldr	r2, [pc, #672]	@ (8011b50 <__ieee754_acos+0x2f0>)
 80118b0:	4293      	cmp	r3, r2
 80118b2:	f240 81fa 	bls.w	8011caa <__ieee754_acos+0x44a>
 80118b6:	4622      	mov	r2, r4
 80118b8:	462b      	mov	r3, r5
 80118ba:	4620      	mov	r0, r4
 80118bc:	4629      	mov	r1, r5
 80118be:	f7ee febb 	bl	8000638 <__aeabi_dmul>
 80118c2:	a387      	add	r3, pc, #540	@ (adr r3, 8011ae0 <__ieee754_acos+0x280>)
 80118c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118c8:	4606      	mov	r6, r0
 80118ca:	460f      	mov	r7, r1
 80118cc:	f7ee feb4 	bl	8000638 <__aeabi_dmul>
 80118d0:	a385      	add	r3, pc, #532	@ (adr r3, 8011ae8 <__ieee754_acos+0x288>)
 80118d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118d6:	f7ee fcf9 	bl	80002cc <__adddf3>
 80118da:	4632      	mov	r2, r6
 80118dc:	463b      	mov	r3, r7
 80118de:	f7ee feab 	bl	8000638 <__aeabi_dmul>
 80118e2:	a383      	add	r3, pc, #524	@ (adr r3, 8011af0 <__ieee754_acos+0x290>)
 80118e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118e8:	f7ee fcee 	bl	80002c8 <__aeabi_dsub>
 80118ec:	4632      	mov	r2, r6
 80118ee:	463b      	mov	r3, r7
 80118f0:	f7ee fea2 	bl	8000638 <__aeabi_dmul>
 80118f4:	a380      	add	r3, pc, #512	@ (adr r3, 8011af8 <__ieee754_acos+0x298>)
 80118f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118fa:	f7ee fce7 	bl	80002cc <__adddf3>
 80118fe:	4632      	mov	r2, r6
 8011900:	463b      	mov	r3, r7
 8011902:	f7ee fe99 	bl	8000638 <__aeabi_dmul>
 8011906:	a37e      	add	r3, pc, #504	@ (adr r3, 8011b00 <__ieee754_acos+0x2a0>)
 8011908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801190c:	f7ee fcdc 	bl	80002c8 <__aeabi_dsub>
 8011910:	4632      	mov	r2, r6
 8011912:	463b      	mov	r3, r7
 8011914:	f7ee fe90 	bl	8000638 <__aeabi_dmul>
 8011918:	a37b      	add	r3, pc, #492	@ (adr r3, 8011b08 <__ieee754_acos+0x2a8>)
 801191a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801191e:	f7ee fcd5 	bl	80002cc <__adddf3>
 8011922:	4632      	mov	r2, r6
 8011924:	463b      	mov	r3, r7
 8011926:	f7ee fe87 	bl	8000638 <__aeabi_dmul>
 801192a:	a379      	add	r3, pc, #484	@ (adr r3, 8011b10 <__ieee754_acos+0x2b0>)
 801192c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011930:	4680      	mov	r8, r0
 8011932:	4689      	mov	r9, r1
 8011934:	4630      	mov	r0, r6
 8011936:	4639      	mov	r1, r7
 8011938:	f7ee fe7e 	bl	8000638 <__aeabi_dmul>
 801193c:	a376      	add	r3, pc, #472	@ (adr r3, 8011b18 <__ieee754_acos+0x2b8>)
 801193e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011942:	f7ee fcc1 	bl	80002c8 <__aeabi_dsub>
 8011946:	4632      	mov	r2, r6
 8011948:	463b      	mov	r3, r7
 801194a:	f7ee fe75 	bl	8000638 <__aeabi_dmul>
 801194e:	a374      	add	r3, pc, #464	@ (adr r3, 8011b20 <__ieee754_acos+0x2c0>)
 8011950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011954:	f7ee fcba 	bl	80002cc <__adddf3>
 8011958:	4632      	mov	r2, r6
 801195a:	463b      	mov	r3, r7
 801195c:	f7ee fe6c 	bl	8000638 <__aeabi_dmul>
 8011960:	a371      	add	r3, pc, #452	@ (adr r3, 8011b28 <__ieee754_acos+0x2c8>)
 8011962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011966:	f7ee fcaf 	bl	80002c8 <__aeabi_dsub>
 801196a:	4632      	mov	r2, r6
 801196c:	463b      	mov	r3, r7
 801196e:	f7ee fe63 	bl	8000638 <__aeabi_dmul>
 8011972:	4b78      	ldr	r3, [pc, #480]	@ (8011b54 <__ieee754_acos+0x2f4>)
 8011974:	2200      	movs	r2, #0
 8011976:	f7ee fca9 	bl	80002cc <__adddf3>
 801197a:	4602      	mov	r2, r0
 801197c:	460b      	mov	r3, r1
 801197e:	4640      	mov	r0, r8
 8011980:	4649      	mov	r1, r9
 8011982:	f7ee ff83 	bl	800088c <__aeabi_ddiv>
 8011986:	4622      	mov	r2, r4
 8011988:	462b      	mov	r3, r5
 801198a:	f7ee fe55 	bl	8000638 <__aeabi_dmul>
 801198e:	4602      	mov	r2, r0
 8011990:	460b      	mov	r3, r1
 8011992:	a167      	add	r1, pc, #412	@ (adr r1, 8011b30 <__ieee754_acos+0x2d0>)
 8011994:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011998:	f7ee fc96 	bl	80002c8 <__aeabi_dsub>
 801199c:	4602      	mov	r2, r0
 801199e:	460b      	mov	r3, r1
 80119a0:	4620      	mov	r0, r4
 80119a2:	4629      	mov	r1, r5
 80119a4:	f7ee fc90 	bl	80002c8 <__aeabi_dsub>
 80119a8:	4602      	mov	r2, r0
 80119aa:	460b      	mov	r3, r1
 80119ac:	a162      	add	r1, pc, #392	@ (adr r1, 8011b38 <__ieee754_acos+0x2d8>)
 80119ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80119b2:	f7ee fc89 	bl	80002c8 <__aeabi_dsub>
 80119b6:	e773      	b.n	80118a0 <__ieee754_acos+0x40>
 80119b8:	2d00      	cmp	r5, #0
 80119ba:	f280 80cf 	bge.w	8011b5c <__ieee754_acos+0x2fc>
 80119be:	4b65      	ldr	r3, [pc, #404]	@ (8011b54 <__ieee754_acos+0x2f4>)
 80119c0:	2200      	movs	r2, #0
 80119c2:	4620      	mov	r0, r4
 80119c4:	4629      	mov	r1, r5
 80119c6:	f7ee fc81 	bl	80002cc <__adddf3>
 80119ca:	4b63      	ldr	r3, [pc, #396]	@ (8011b58 <__ieee754_acos+0x2f8>)
 80119cc:	2200      	movs	r2, #0
 80119ce:	f7ee fe33 	bl	8000638 <__aeabi_dmul>
 80119d2:	a343      	add	r3, pc, #268	@ (adr r3, 8011ae0 <__ieee754_acos+0x280>)
 80119d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119d8:	4604      	mov	r4, r0
 80119da:	460d      	mov	r5, r1
 80119dc:	f7ee fe2c 	bl	8000638 <__aeabi_dmul>
 80119e0:	a341      	add	r3, pc, #260	@ (adr r3, 8011ae8 <__ieee754_acos+0x288>)
 80119e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e6:	f7ee fc71 	bl	80002cc <__adddf3>
 80119ea:	4622      	mov	r2, r4
 80119ec:	462b      	mov	r3, r5
 80119ee:	f7ee fe23 	bl	8000638 <__aeabi_dmul>
 80119f2:	a33f      	add	r3, pc, #252	@ (adr r3, 8011af0 <__ieee754_acos+0x290>)
 80119f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119f8:	f7ee fc66 	bl	80002c8 <__aeabi_dsub>
 80119fc:	4622      	mov	r2, r4
 80119fe:	462b      	mov	r3, r5
 8011a00:	f7ee fe1a 	bl	8000638 <__aeabi_dmul>
 8011a04:	a33c      	add	r3, pc, #240	@ (adr r3, 8011af8 <__ieee754_acos+0x298>)
 8011a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a0a:	f7ee fc5f 	bl	80002cc <__adddf3>
 8011a0e:	4622      	mov	r2, r4
 8011a10:	462b      	mov	r3, r5
 8011a12:	f7ee fe11 	bl	8000638 <__aeabi_dmul>
 8011a16:	a33a      	add	r3, pc, #232	@ (adr r3, 8011b00 <__ieee754_acos+0x2a0>)
 8011a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a1c:	f7ee fc54 	bl	80002c8 <__aeabi_dsub>
 8011a20:	4622      	mov	r2, r4
 8011a22:	462b      	mov	r3, r5
 8011a24:	f7ee fe08 	bl	8000638 <__aeabi_dmul>
 8011a28:	a337      	add	r3, pc, #220	@ (adr r3, 8011b08 <__ieee754_acos+0x2a8>)
 8011a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a2e:	f7ee fc4d 	bl	80002cc <__adddf3>
 8011a32:	4622      	mov	r2, r4
 8011a34:	462b      	mov	r3, r5
 8011a36:	f7ee fdff 	bl	8000638 <__aeabi_dmul>
 8011a3a:	a335      	add	r3, pc, #212	@ (adr r3, 8011b10 <__ieee754_acos+0x2b0>)
 8011a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a40:	4606      	mov	r6, r0
 8011a42:	460f      	mov	r7, r1
 8011a44:	4620      	mov	r0, r4
 8011a46:	4629      	mov	r1, r5
 8011a48:	f7ee fdf6 	bl	8000638 <__aeabi_dmul>
 8011a4c:	a332      	add	r3, pc, #200	@ (adr r3, 8011b18 <__ieee754_acos+0x2b8>)
 8011a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a52:	f7ee fc39 	bl	80002c8 <__aeabi_dsub>
 8011a56:	4622      	mov	r2, r4
 8011a58:	462b      	mov	r3, r5
 8011a5a:	f7ee fded 	bl	8000638 <__aeabi_dmul>
 8011a5e:	a330      	add	r3, pc, #192	@ (adr r3, 8011b20 <__ieee754_acos+0x2c0>)
 8011a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a64:	f7ee fc32 	bl	80002cc <__adddf3>
 8011a68:	4622      	mov	r2, r4
 8011a6a:	462b      	mov	r3, r5
 8011a6c:	f7ee fde4 	bl	8000638 <__aeabi_dmul>
 8011a70:	a32d      	add	r3, pc, #180	@ (adr r3, 8011b28 <__ieee754_acos+0x2c8>)
 8011a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a76:	f7ee fc27 	bl	80002c8 <__aeabi_dsub>
 8011a7a:	4622      	mov	r2, r4
 8011a7c:	462b      	mov	r3, r5
 8011a7e:	f7ee fddb 	bl	8000638 <__aeabi_dmul>
 8011a82:	4b34      	ldr	r3, [pc, #208]	@ (8011b54 <__ieee754_acos+0x2f4>)
 8011a84:	2200      	movs	r2, #0
 8011a86:	f7ee fc21 	bl	80002cc <__adddf3>
 8011a8a:	ec45 4b10 	vmov	d0, r4, r5
 8011a8e:	4680      	mov	r8, r0
 8011a90:	4689      	mov	r9, r1
 8011a92:	f7ff fe0f 	bl	80116b4 <__ieee754_sqrt>
 8011a96:	ec55 4b10 	vmov	r4, r5, d0
 8011a9a:	4642      	mov	r2, r8
 8011a9c:	464b      	mov	r3, r9
 8011a9e:	4630      	mov	r0, r6
 8011aa0:	4639      	mov	r1, r7
 8011aa2:	f7ee fef3 	bl	800088c <__aeabi_ddiv>
 8011aa6:	4622      	mov	r2, r4
 8011aa8:	462b      	mov	r3, r5
 8011aaa:	f7ee fdc5 	bl	8000638 <__aeabi_dmul>
 8011aae:	a320      	add	r3, pc, #128	@ (adr r3, 8011b30 <__ieee754_acos+0x2d0>)
 8011ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ab4:	f7ee fc08 	bl	80002c8 <__aeabi_dsub>
 8011ab8:	4622      	mov	r2, r4
 8011aba:	462b      	mov	r3, r5
 8011abc:	f7ee fc06 	bl	80002cc <__adddf3>
 8011ac0:	4602      	mov	r2, r0
 8011ac2:	460b      	mov	r3, r1
 8011ac4:	f7ee fc02 	bl	80002cc <__adddf3>
 8011ac8:	4602      	mov	r2, r0
 8011aca:	460b      	mov	r3, r1
 8011acc:	a11c      	add	r1, pc, #112	@ (adr r1, 8011b40 <__ieee754_acos+0x2e0>)
 8011ace:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ad2:	e76e      	b.n	80119b2 <__ieee754_acos+0x152>
 8011ad4:	f3af 8000 	nop.w
	...
 8011ae0:	0dfdf709 	.word	0x0dfdf709
 8011ae4:	3f023de1 	.word	0x3f023de1
 8011ae8:	7501b288 	.word	0x7501b288
 8011aec:	3f49efe0 	.word	0x3f49efe0
 8011af0:	b5688f3b 	.word	0xb5688f3b
 8011af4:	3fa48228 	.word	0x3fa48228
 8011af8:	0e884455 	.word	0x0e884455
 8011afc:	3fc9c155 	.word	0x3fc9c155
 8011b00:	03eb6f7d 	.word	0x03eb6f7d
 8011b04:	3fd4d612 	.word	0x3fd4d612
 8011b08:	55555555 	.word	0x55555555
 8011b0c:	3fc55555 	.word	0x3fc55555
 8011b10:	b12e9282 	.word	0xb12e9282
 8011b14:	3fb3b8c5 	.word	0x3fb3b8c5
 8011b18:	1b8d0159 	.word	0x1b8d0159
 8011b1c:	3fe6066c 	.word	0x3fe6066c
 8011b20:	9c598ac8 	.word	0x9c598ac8
 8011b24:	40002ae5 	.word	0x40002ae5
 8011b28:	1c8a2d4b 	.word	0x1c8a2d4b
 8011b2c:	40033a27 	.word	0x40033a27
 8011b30:	33145c07 	.word	0x33145c07
 8011b34:	3c91a626 	.word	0x3c91a626
 8011b38:	54442d18 	.word	0x54442d18
 8011b3c:	3ff921fb 	.word	0x3ff921fb
 8011b40:	54442d18 	.word	0x54442d18
 8011b44:	400921fb 	.word	0x400921fb
 8011b48:	3fefffff 	.word	0x3fefffff
 8011b4c:	3fdfffff 	.word	0x3fdfffff
 8011b50:	3c600000 	.word	0x3c600000
 8011b54:	3ff00000 	.word	0x3ff00000
 8011b58:	3fe00000 	.word	0x3fe00000
 8011b5c:	4622      	mov	r2, r4
 8011b5e:	462b      	mov	r3, r5
 8011b60:	496b      	ldr	r1, [pc, #428]	@ (8011d10 <__ieee754_acos+0x4b0>)
 8011b62:	2000      	movs	r0, #0
 8011b64:	f7ee fbb0 	bl	80002c8 <__aeabi_dsub>
 8011b68:	4b6a      	ldr	r3, [pc, #424]	@ (8011d14 <__ieee754_acos+0x4b4>)
 8011b6a:	2200      	movs	r2, #0
 8011b6c:	f7ee fd64 	bl	8000638 <__aeabi_dmul>
 8011b70:	4604      	mov	r4, r0
 8011b72:	460d      	mov	r5, r1
 8011b74:	ec45 4b10 	vmov	d0, r4, r5
 8011b78:	f7ff fd9c 	bl	80116b4 <__ieee754_sqrt>
 8011b7c:	a34c      	add	r3, pc, #304	@ (adr r3, 8011cb0 <__ieee754_acos+0x450>)
 8011b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b82:	4620      	mov	r0, r4
 8011b84:	4629      	mov	r1, r5
 8011b86:	ec59 8b10 	vmov	r8, r9, d0
 8011b8a:	f7ee fd55 	bl	8000638 <__aeabi_dmul>
 8011b8e:	a34a      	add	r3, pc, #296	@ (adr r3, 8011cb8 <__ieee754_acos+0x458>)
 8011b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b94:	f7ee fb9a 	bl	80002cc <__adddf3>
 8011b98:	4622      	mov	r2, r4
 8011b9a:	462b      	mov	r3, r5
 8011b9c:	f7ee fd4c 	bl	8000638 <__aeabi_dmul>
 8011ba0:	a347      	add	r3, pc, #284	@ (adr r3, 8011cc0 <__ieee754_acos+0x460>)
 8011ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ba6:	f7ee fb8f 	bl	80002c8 <__aeabi_dsub>
 8011baa:	4622      	mov	r2, r4
 8011bac:	462b      	mov	r3, r5
 8011bae:	f7ee fd43 	bl	8000638 <__aeabi_dmul>
 8011bb2:	a345      	add	r3, pc, #276	@ (adr r3, 8011cc8 <__ieee754_acos+0x468>)
 8011bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bb8:	f7ee fb88 	bl	80002cc <__adddf3>
 8011bbc:	4622      	mov	r2, r4
 8011bbe:	462b      	mov	r3, r5
 8011bc0:	f7ee fd3a 	bl	8000638 <__aeabi_dmul>
 8011bc4:	a342      	add	r3, pc, #264	@ (adr r3, 8011cd0 <__ieee754_acos+0x470>)
 8011bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bca:	f7ee fb7d 	bl	80002c8 <__aeabi_dsub>
 8011bce:	4622      	mov	r2, r4
 8011bd0:	462b      	mov	r3, r5
 8011bd2:	f7ee fd31 	bl	8000638 <__aeabi_dmul>
 8011bd6:	a340      	add	r3, pc, #256	@ (adr r3, 8011cd8 <__ieee754_acos+0x478>)
 8011bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bdc:	f7ee fb76 	bl	80002cc <__adddf3>
 8011be0:	4622      	mov	r2, r4
 8011be2:	462b      	mov	r3, r5
 8011be4:	f7ee fd28 	bl	8000638 <__aeabi_dmul>
 8011be8:	a33d      	add	r3, pc, #244	@ (adr r3, 8011ce0 <__ieee754_acos+0x480>)
 8011bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bee:	4682      	mov	sl, r0
 8011bf0:	468b      	mov	fp, r1
 8011bf2:	4620      	mov	r0, r4
 8011bf4:	4629      	mov	r1, r5
 8011bf6:	f7ee fd1f 	bl	8000638 <__aeabi_dmul>
 8011bfa:	a33b      	add	r3, pc, #236	@ (adr r3, 8011ce8 <__ieee754_acos+0x488>)
 8011bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c00:	f7ee fb62 	bl	80002c8 <__aeabi_dsub>
 8011c04:	4622      	mov	r2, r4
 8011c06:	462b      	mov	r3, r5
 8011c08:	f7ee fd16 	bl	8000638 <__aeabi_dmul>
 8011c0c:	a338      	add	r3, pc, #224	@ (adr r3, 8011cf0 <__ieee754_acos+0x490>)
 8011c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c12:	f7ee fb5b 	bl	80002cc <__adddf3>
 8011c16:	4622      	mov	r2, r4
 8011c18:	462b      	mov	r3, r5
 8011c1a:	f7ee fd0d 	bl	8000638 <__aeabi_dmul>
 8011c1e:	a336      	add	r3, pc, #216	@ (adr r3, 8011cf8 <__ieee754_acos+0x498>)
 8011c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c24:	f7ee fb50 	bl	80002c8 <__aeabi_dsub>
 8011c28:	4622      	mov	r2, r4
 8011c2a:	462b      	mov	r3, r5
 8011c2c:	f7ee fd04 	bl	8000638 <__aeabi_dmul>
 8011c30:	4b37      	ldr	r3, [pc, #220]	@ (8011d10 <__ieee754_acos+0x4b0>)
 8011c32:	2200      	movs	r2, #0
 8011c34:	f7ee fb4a 	bl	80002cc <__adddf3>
 8011c38:	4602      	mov	r2, r0
 8011c3a:	460b      	mov	r3, r1
 8011c3c:	4650      	mov	r0, sl
 8011c3e:	4659      	mov	r1, fp
 8011c40:	f7ee fe24 	bl	800088c <__aeabi_ddiv>
 8011c44:	4642      	mov	r2, r8
 8011c46:	464b      	mov	r3, r9
 8011c48:	f7ee fcf6 	bl	8000638 <__aeabi_dmul>
 8011c4c:	2600      	movs	r6, #0
 8011c4e:	4682      	mov	sl, r0
 8011c50:	468b      	mov	fp, r1
 8011c52:	4632      	mov	r2, r6
 8011c54:	464b      	mov	r3, r9
 8011c56:	4630      	mov	r0, r6
 8011c58:	4649      	mov	r1, r9
 8011c5a:	f7ee fced 	bl	8000638 <__aeabi_dmul>
 8011c5e:	4602      	mov	r2, r0
 8011c60:	460b      	mov	r3, r1
 8011c62:	4620      	mov	r0, r4
 8011c64:	4629      	mov	r1, r5
 8011c66:	f7ee fb2f 	bl	80002c8 <__aeabi_dsub>
 8011c6a:	4632      	mov	r2, r6
 8011c6c:	4604      	mov	r4, r0
 8011c6e:	460d      	mov	r5, r1
 8011c70:	464b      	mov	r3, r9
 8011c72:	4640      	mov	r0, r8
 8011c74:	4649      	mov	r1, r9
 8011c76:	f7ee fb29 	bl	80002cc <__adddf3>
 8011c7a:	4602      	mov	r2, r0
 8011c7c:	460b      	mov	r3, r1
 8011c7e:	4620      	mov	r0, r4
 8011c80:	4629      	mov	r1, r5
 8011c82:	f7ee fe03 	bl	800088c <__aeabi_ddiv>
 8011c86:	4602      	mov	r2, r0
 8011c88:	460b      	mov	r3, r1
 8011c8a:	4650      	mov	r0, sl
 8011c8c:	4659      	mov	r1, fp
 8011c8e:	f7ee fb1d 	bl	80002cc <__adddf3>
 8011c92:	4632      	mov	r2, r6
 8011c94:	464b      	mov	r3, r9
 8011c96:	f7ee fb19 	bl	80002cc <__adddf3>
 8011c9a:	4602      	mov	r2, r0
 8011c9c:	460b      	mov	r3, r1
 8011c9e:	f7ee fb15 	bl	80002cc <__adddf3>
 8011ca2:	e5fd      	b.n	80118a0 <__ieee754_acos+0x40>
 8011ca4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 8011d00 <__ieee754_acos+0x4a0>
 8011ca8:	e5ee      	b.n	8011888 <__ieee754_acos+0x28>
 8011caa:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8011d08 <__ieee754_acos+0x4a8>
 8011cae:	e5eb      	b.n	8011888 <__ieee754_acos+0x28>
 8011cb0:	0dfdf709 	.word	0x0dfdf709
 8011cb4:	3f023de1 	.word	0x3f023de1
 8011cb8:	7501b288 	.word	0x7501b288
 8011cbc:	3f49efe0 	.word	0x3f49efe0
 8011cc0:	b5688f3b 	.word	0xb5688f3b
 8011cc4:	3fa48228 	.word	0x3fa48228
 8011cc8:	0e884455 	.word	0x0e884455
 8011ccc:	3fc9c155 	.word	0x3fc9c155
 8011cd0:	03eb6f7d 	.word	0x03eb6f7d
 8011cd4:	3fd4d612 	.word	0x3fd4d612
 8011cd8:	55555555 	.word	0x55555555
 8011cdc:	3fc55555 	.word	0x3fc55555
 8011ce0:	b12e9282 	.word	0xb12e9282
 8011ce4:	3fb3b8c5 	.word	0x3fb3b8c5
 8011ce8:	1b8d0159 	.word	0x1b8d0159
 8011cec:	3fe6066c 	.word	0x3fe6066c
 8011cf0:	9c598ac8 	.word	0x9c598ac8
 8011cf4:	40002ae5 	.word	0x40002ae5
 8011cf8:	1c8a2d4b 	.word	0x1c8a2d4b
 8011cfc:	40033a27 	.word	0x40033a27
 8011d00:	54442d18 	.word	0x54442d18
 8011d04:	400921fb 	.word	0x400921fb
 8011d08:	54442d18 	.word	0x54442d18
 8011d0c:	3ff921fb 	.word	0x3ff921fb
 8011d10:	3ff00000 	.word	0x3ff00000
 8011d14:	3fe00000 	.word	0x3fe00000

08011d18 <__ieee754_asin>:
 8011d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d1c:	ec55 4b10 	vmov	r4, r5, d0
 8011d20:	4bc7      	ldr	r3, [pc, #796]	@ (8012040 <__ieee754_asin+0x328>)
 8011d22:	b087      	sub	sp, #28
 8011d24:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8011d28:	429e      	cmp	r6, r3
 8011d2a:	9501      	str	r5, [sp, #4]
 8011d2c:	d92d      	bls.n	8011d8a <__ieee754_asin+0x72>
 8011d2e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 8011d32:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8011d36:	4326      	orrs	r6, r4
 8011d38:	d116      	bne.n	8011d68 <__ieee754_asin+0x50>
 8011d3a:	a3a7      	add	r3, pc, #668	@ (adr r3, 8011fd8 <__ieee754_asin+0x2c0>)
 8011d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d40:	4620      	mov	r0, r4
 8011d42:	4629      	mov	r1, r5
 8011d44:	f7ee fc78 	bl	8000638 <__aeabi_dmul>
 8011d48:	a3a5      	add	r3, pc, #660	@ (adr r3, 8011fe0 <__ieee754_asin+0x2c8>)
 8011d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d4e:	4606      	mov	r6, r0
 8011d50:	460f      	mov	r7, r1
 8011d52:	4620      	mov	r0, r4
 8011d54:	4629      	mov	r1, r5
 8011d56:	f7ee fc6f 	bl	8000638 <__aeabi_dmul>
 8011d5a:	4602      	mov	r2, r0
 8011d5c:	460b      	mov	r3, r1
 8011d5e:	4630      	mov	r0, r6
 8011d60:	4639      	mov	r1, r7
 8011d62:	f7ee fab3 	bl	80002cc <__adddf3>
 8011d66:	e009      	b.n	8011d7c <__ieee754_asin+0x64>
 8011d68:	4622      	mov	r2, r4
 8011d6a:	462b      	mov	r3, r5
 8011d6c:	4620      	mov	r0, r4
 8011d6e:	4629      	mov	r1, r5
 8011d70:	f7ee faaa 	bl	80002c8 <__aeabi_dsub>
 8011d74:	4602      	mov	r2, r0
 8011d76:	460b      	mov	r3, r1
 8011d78:	f7ee fd88 	bl	800088c <__aeabi_ddiv>
 8011d7c:	4604      	mov	r4, r0
 8011d7e:	460d      	mov	r5, r1
 8011d80:	ec45 4b10 	vmov	d0, r4, r5
 8011d84:	b007      	add	sp, #28
 8011d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d8a:	4bae      	ldr	r3, [pc, #696]	@ (8012044 <__ieee754_asin+0x32c>)
 8011d8c:	429e      	cmp	r6, r3
 8011d8e:	d810      	bhi.n	8011db2 <__ieee754_asin+0x9a>
 8011d90:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8011d94:	f080 80ad 	bcs.w	8011ef2 <__ieee754_asin+0x1da>
 8011d98:	a393      	add	r3, pc, #588	@ (adr r3, 8011fe8 <__ieee754_asin+0x2d0>)
 8011d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d9e:	4620      	mov	r0, r4
 8011da0:	4629      	mov	r1, r5
 8011da2:	f7ee fa93 	bl	80002cc <__adddf3>
 8011da6:	4ba8      	ldr	r3, [pc, #672]	@ (8012048 <__ieee754_asin+0x330>)
 8011da8:	2200      	movs	r2, #0
 8011daa:	f7ee fed5 	bl	8000b58 <__aeabi_dcmpgt>
 8011dae:	2800      	cmp	r0, #0
 8011db0:	d1e6      	bne.n	8011d80 <__ieee754_asin+0x68>
 8011db2:	ec45 4b10 	vmov	d0, r4, r5
 8011db6:	f7ff fc69 	bl	801168c <fabs>
 8011dba:	49a3      	ldr	r1, [pc, #652]	@ (8012048 <__ieee754_asin+0x330>)
 8011dbc:	ec53 2b10 	vmov	r2, r3, d0
 8011dc0:	2000      	movs	r0, #0
 8011dc2:	f7ee fa81 	bl	80002c8 <__aeabi_dsub>
 8011dc6:	4ba1      	ldr	r3, [pc, #644]	@ (801204c <__ieee754_asin+0x334>)
 8011dc8:	2200      	movs	r2, #0
 8011dca:	f7ee fc35 	bl	8000638 <__aeabi_dmul>
 8011dce:	a388      	add	r3, pc, #544	@ (adr r3, 8011ff0 <__ieee754_asin+0x2d8>)
 8011dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dd4:	4604      	mov	r4, r0
 8011dd6:	460d      	mov	r5, r1
 8011dd8:	f7ee fc2e 	bl	8000638 <__aeabi_dmul>
 8011ddc:	a386      	add	r3, pc, #536	@ (adr r3, 8011ff8 <__ieee754_asin+0x2e0>)
 8011dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011de2:	f7ee fa73 	bl	80002cc <__adddf3>
 8011de6:	4622      	mov	r2, r4
 8011de8:	462b      	mov	r3, r5
 8011dea:	f7ee fc25 	bl	8000638 <__aeabi_dmul>
 8011dee:	a384      	add	r3, pc, #528	@ (adr r3, 8012000 <__ieee754_asin+0x2e8>)
 8011df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011df4:	f7ee fa68 	bl	80002c8 <__aeabi_dsub>
 8011df8:	4622      	mov	r2, r4
 8011dfa:	462b      	mov	r3, r5
 8011dfc:	f7ee fc1c 	bl	8000638 <__aeabi_dmul>
 8011e00:	a381      	add	r3, pc, #516	@ (adr r3, 8012008 <__ieee754_asin+0x2f0>)
 8011e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e06:	f7ee fa61 	bl	80002cc <__adddf3>
 8011e0a:	4622      	mov	r2, r4
 8011e0c:	462b      	mov	r3, r5
 8011e0e:	f7ee fc13 	bl	8000638 <__aeabi_dmul>
 8011e12:	a37f      	add	r3, pc, #508	@ (adr r3, 8012010 <__ieee754_asin+0x2f8>)
 8011e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e18:	f7ee fa56 	bl	80002c8 <__aeabi_dsub>
 8011e1c:	4622      	mov	r2, r4
 8011e1e:	462b      	mov	r3, r5
 8011e20:	f7ee fc0a 	bl	8000638 <__aeabi_dmul>
 8011e24:	a37c      	add	r3, pc, #496	@ (adr r3, 8012018 <__ieee754_asin+0x300>)
 8011e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e2a:	f7ee fa4f 	bl	80002cc <__adddf3>
 8011e2e:	4622      	mov	r2, r4
 8011e30:	462b      	mov	r3, r5
 8011e32:	f7ee fc01 	bl	8000638 <__aeabi_dmul>
 8011e36:	a37a      	add	r3, pc, #488	@ (adr r3, 8012020 <__ieee754_asin+0x308>)
 8011e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011e40:	4620      	mov	r0, r4
 8011e42:	4629      	mov	r1, r5
 8011e44:	f7ee fbf8 	bl	8000638 <__aeabi_dmul>
 8011e48:	a377      	add	r3, pc, #476	@ (adr r3, 8012028 <__ieee754_asin+0x310>)
 8011e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e4e:	f7ee fa3b 	bl	80002c8 <__aeabi_dsub>
 8011e52:	4622      	mov	r2, r4
 8011e54:	462b      	mov	r3, r5
 8011e56:	f7ee fbef 	bl	8000638 <__aeabi_dmul>
 8011e5a:	a375      	add	r3, pc, #468	@ (adr r3, 8012030 <__ieee754_asin+0x318>)
 8011e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e60:	f7ee fa34 	bl	80002cc <__adddf3>
 8011e64:	4622      	mov	r2, r4
 8011e66:	462b      	mov	r3, r5
 8011e68:	f7ee fbe6 	bl	8000638 <__aeabi_dmul>
 8011e6c:	a372      	add	r3, pc, #456	@ (adr r3, 8012038 <__ieee754_asin+0x320>)
 8011e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e72:	f7ee fa29 	bl	80002c8 <__aeabi_dsub>
 8011e76:	4622      	mov	r2, r4
 8011e78:	462b      	mov	r3, r5
 8011e7a:	f7ee fbdd 	bl	8000638 <__aeabi_dmul>
 8011e7e:	4b72      	ldr	r3, [pc, #456]	@ (8012048 <__ieee754_asin+0x330>)
 8011e80:	2200      	movs	r2, #0
 8011e82:	f7ee fa23 	bl	80002cc <__adddf3>
 8011e86:	ec45 4b10 	vmov	d0, r4, r5
 8011e8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011e8e:	f7ff fc11 	bl	80116b4 <__ieee754_sqrt>
 8011e92:	4b6f      	ldr	r3, [pc, #444]	@ (8012050 <__ieee754_asin+0x338>)
 8011e94:	429e      	cmp	r6, r3
 8011e96:	ec5b ab10 	vmov	sl, fp, d0
 8011e9a:	f240 80db 	bls.w	8012054 <__ieee754_asin+0x33c>
 8011e9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ea2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011ea6:	f7ee fcf1 	bl	800088c <__aeabi_ddiv>
 8011eaa:	4652      	mov	r2, sl
 8011eac:	465b      	mov	r3, fp
 8011eae:	f7ee fbc3 	bl	8000638 <__aeabi_dmul>
 8011eb2:	4652      	mov	r2, sl
 8011eb4:	465b      	mov	r3, fp
 8011eb6:	f7ee fa09 	bl	80002cc <__adddf3>
 8011eba:	4602      	mov	r2, r0
 8011ebc:	460b      	mov	r3, r1
 8011ebe:	f7ee fa05 	bl	80002cc <__adddf3>
 8011ec2:	a347      	add	r3, pc, #284	@ (adr r3, 8011fe0 <__ieee754_asin+0x2c8>)
 8011ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ec8:	f7ee f9fe 	bl	80002c8 <__aeabi_dsub>
 8011ecc:	4602      	mov	r2, r0
 8011ece:	460b      	mov	r3, r1
 8011ed0:	a141      	add	r1, pc, #260	@ (adr r1, 8011fd8 <__ieee754_asin+0x2c0>)
 8011ed2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ed6:	f7ee f9f7 	bl	80002c8 <__aeabi_dsub>
 8011eda:	9b01      	ldr	r3, [sp, #4]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	bfdc      	itt	le
 8011ee0:	4602      	movle	r2, r0
 8011ee2:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 8011ee6:	4604      	mov	r4, r0
 8011ee8:	460d      	mov	r5, r1
 8011eea:	bfdc      	itt	le
 8011eec:	4614      	movle	r4, r2
 8011eee:	461d      	movle	r5, r3
 8011ef0:	e746      	b.n	8011d80 <__ieee754_asin+0x68>
 8011ef2:	4622      	mov	r2, r4
 8011ef4:	462b      	mov	r3, r5
 8011ef6:	4620      	mov	r0, r4
 8011ef8:	4629      	mov	r1, r5
 8011efa:	f7ee fb9d 	bl	8000638 <__aeabi_dmul>
 8011efe:	a33c      	add	r3, pc, #240	@ (adr r3, 8011ff0 <__ieee754_asin+0x2d8>)
 8011f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f04:	4606      	mov	r6, r0
 8011f06:	460f      	mov	r7, r1
 8011f08:	f7ee fb96 	bl	8000638 <__aeabi_dmul>
 8011f0c:	a33a      	add	r3, pc, #232	@ (adr r3, 8011ff8 <__ieee754_asin+0x2e0>)
 8011f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f12:	f7ee f9db 	bl	80002cc <__adddf3>
 8011f16:	4632      	mov	r2, r6
 8011f18:	463b      	mov	r3, r7
 8011f1a:	f7ee fb8d 	bl	8000638 <__aeabi_dmul>
 8011f1e:	a338      	add	r3, pc, #224	@ (adr r3, 8012000 <__ieee754_asin+0x2e8>)
 8011f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f24:	f7ee f9d0 	bl	80002c8 <__aeabi_dsub>
 8011f28:	4632      	mov	r2, r6
 8011f2a:	463b      	mov	r3, r7
 8011f2c:	f7ee fb84 	bl	8000638 <__aeabi_dmul>
 8011f30:	a335      	add	r3, pc, #212	@ (adr r3, 8012008 <__ieee754_asin+0x2f0>)
 8011f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f36:	f7ee f9c9 	bl	80002cc <__adddf3>
 8011f3a:	4632      	mov	r2, r6
 8011f3c:	463b      	mov	r3, r7
 8011f3e:	f7ee fb7b 	bl	8000638 <__aeabi_dmul>
 8011f42:	a333      	add	r3, pc, #204	@ (adr r3, 8012010 <__ieee754_asin+0x2f8>)
 8011f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f48:	f7ee f9be 	bl	80002c8 <__aeabi_dsub>
 8011f4c:	4632      	mov	r2, r6
 8011f4e:	463b      	mov	r3, r7
 8011f50:	f7ee fb72 	bl	8000638 <__aeabi_dmul>
 8011f54:	a330      	add	r3, pc, #192	@ (adr r3, 8012018 <__ieee754_asin+0x300>)
 8011f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f5a:	f7ee f9b7 	bl	80002cc <__adddf3>
 8011f5e:	4632      	mov	r2, r6
 8011f60:	463b      	mov	r3, r7
 8011f62:	f7ee fb69 	bl	8000638 <__aeabi_dmul>
 8011f66:	a32e      	add	r3, pc, #184	@ (adr r3, 8012020 <__ieee754_asin+0x308>)
 8011f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f6c:	4680      	mov	r8, r0
 8011f6e:	4689      	mov	r9, r1
 8011f70:	4630      	mov	r0, r6
 8011f72:	4639      	mov	r1, r7
 8011f74:	f7ee fb60 	bl	8000638 <__aeabi_dmul>
 8011f78:	a32b      	add	r3, pc, #172	@ (adr r3, 8012028 <__ieee754_asin+0x310>)
 8011f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f7e:	f7ee f9a3 	bl	80002c8 <__aeabi_dsub>
 8011f82:	4632      	mov	r2, r6
 8011f84:	463b      	mov	r3, r7
 8011f86:	f7ee fb57 	bl	8000638 <__aeabi_dmul>
 8011f8a:	a329      	add	r3, pc, #164	@ (adr r3, 8012030 <__ieee754_asin+0x318>)
 8011f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f90:	f7ee f99c 	bl	80002cc <__adddf3>
 8011f94:	4632      	mov	r2, r6
 8011f96:	463b      	mov	r3, r7
 8011f98:	f7ee fb4e 	bl	8000638 <__aeabi_dmul>
 8011f9c:	a326      	add	r3, pc, #152	@ (adr r3, 8012038 <__ieee754_asin+0x320>)
 8011f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fa2:	f7ee f991 	bl	80002c8 <__aeabi_dsub>
 8011fa6:	4632      	mov	r2, r6
 8011fa8:	463b      	mov	r3, r7
 8011faa:	f7ee fb45 	bl	8000638 <__aeabi_dmul>
 8011fae:	4b26      	ldr	r3, [pc, #152]	@ (8012048 <__ieee754_asin+0x330>)
 8011fb0:	2200      	movs	r2, #0
 8011fb2:	f7ee f98b 	bl	80002cc <__adddf3>
 8011fb6:	4602      	mov	r2, r0
 8011fb8:	460b      	mov	r3, r1
 8011fba:	4640      	mov	r0, r8
 8011fbc:	4649      	mov	r1, r9
 8011fbe:	f7ee fc65 	bl	800088c <__aeabi_ddiv>
 8011fc2:	4622      	mov	r2, r4
 8011fc4:	462b      	mov	r3, r5
 8011fc6:	f7ee fb37 	bl	8000638 <__aeabi_dmul>
 8011fca:	4602      	mov	r2, r0
 8011fcc:	460b      	mov	r3, r1
 8011fce:	4620      	mov	r0, r4
 8011fd0:	4629      	mov	r1, r5
 8011fd2:	e6c6      	b.n	8011d62 <__ieee754_asin+0x4a>
 8011fd4:	f3af 8000 	nop.w
 8011fd8:	54442d18 	.word	0x54442d18
 8011fdc:	3ff921fb 	.word	0x3ff921fb
 8011fe0:	33145c07 	.word	0x33145c07
 8011fe4:	3c91a626 	.word	0x3c91a626
 8011fe8:	8800759c 	.word	0x8800759c
 8011fec:	7e37e43c 	.word	0x7e37e43c
 8011ff0:	0dfdf709 	.word	0x0dfdf709
 8011ff4:	3f023de1 	.word	0x3f023de1
 8011ff8:	7501b288 	.word	0x7501b288
 8011ffc:	3f49efe0 	.word	0x3f49efe0
 8012000:	b5688f3b 	.word	0xb5688f3b
 8012004:	3fa48228 	.word	0x3fa48228
 8012008:	0e884455 	.word	0x0e884455
 801200c:	3fc9c155 	.word	0x3fc9c155
 8012010:	03eb6f7d 	.word	0x03eb6f7d
 8012014:	3fd4d612 	.word	0x3fd4d612
 8012018:	55555555 	.word	0x55555555
 801201c:	3fc55555 	.word	0x3fc55555
 8012020:	b12e9282 	.word	0xb12e9282
 8012024:	3fb3b8c5 	.word	0x3fb3b8c5
 8012028:	1b8d0159 	.word	0x1b8d0159
 801202c:	3fe6066c 	.word	0x3fe6066c
 8012030:	9c598ac8 	.word	0x9c598ac8
 8012034:	40002ae5 	.word	0x40002ae5
 8012038:	1c8a2d4b 	.word	0x1c8a2d4b
 801203c:	40033a27 	.word	0x40033a27
 8012040:	3fefffff 	.word	0x3fefffff
 8012044:	3fdfffff 	.word	0x3fdfffff
 8012048:	3ff00000 	.word	0x3ff00000
 801204c:	3fe00000 	.word	0x3fe00000
 8012050:	3fef3332 	.word	0x3fef3332
 8012054:	4652      	mov	r2, sl
 8012056:	465b      	mov	r3, fp
 8012058:	4650      	mov	r0, sl
 801205a:	4659      	mov	r1, fp
 801205c:	f7ee f936 	bl	80002cc <__adddf3>
 8012060:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012064:	4606      	mov	r6, r0
 8012066:	460f      	mov	r7, r1
 8012068:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801206c:	f7ee fc0e 	bl	800088c <__aeabi_ddiv>
 8012070:	4602      	mov	r2, r0
 8012072:	460b      	mov	r3, r1
 8012074:	4630      	mov	r0, r6
 8012076:	4639      	mov	r1, r7
 8012078:	f7ee fade 	bl	8000638 <__aeabi_dmul>
 801207c:	f04f 0800 	mov.w	r8, #0
 8012080:	4606      	mov	r6, r0
 8012082:	460f      	mov	r7, r1
 8012084:	4642      	mov	r2, r8
 8012086:	465b      	mov	r3, fp
 8012088:	4640      	mov	r0, r8
 801208a:	4659      	mov	r1, fp
 801208c:	f7ee fad4 	bl	8000638 <__aeabi_dmul>
 8012090:	4602      	mov	r2, r0
 8012092:	460b      	mov	r3, r1
 8012094:	4620      	mov	r0, r4
 8012096:	4629      	mov	r1, r5
 8012098:	f7ee f916 	bl	80002c8 <__aeabi_dsub>
 801209c:	4642      	mov	r2, r8
 801209e:	4604      	mov	r4, r0
 80120a0:	460d      	mov	r5, r1
 80120a2:	465b      	mov	r3, fp
 80120a4:	4650      	mov	r0, sl
 80120a6:	4659      	mov	r1, fp
 80120a8:	f7ee f910 	bl	80002cc <__adddf3>
 80120ac:	4602      	mov	r2, r0
 80120ae:	460b      	mov	r3, r1
 80120b0:	4620      	mov	r0, r4
 80120b2:	4629      	mov	r1, r5
 80120b4:	f7ee fbea 	bl	800088c <__aeabi_ddiv>
 80120b8:	4602      	mov	r2, r0
 80120ba:	460b      	mov	r3, r1
 80120bc:	f7ee f906 	bl	80002cc <__adddf3>
 80120c0:	4602      	mov	r2, r0
 80120c2:	460b      	mov	r3, r1
 80120c4:	a112      	add	r1, pc, #72	@ (adr r1, 8012110 <__ieee754_asin+0x3f8>)
 80120c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120ca:	f7ee f8fd 	bl	80002c8 <__aeabi_dsub>
 80120ce:	4602      	mov	r2, r0
 80120d0:	460b      	mov	r3, r1
 80120d2:	4630      	mov	r0, r6
 80120d4:	4639      	mov	r1, r7
 80120d6:	f7ee f8f7 	bl	80002c8 <__aeabi_dsub>
 80120da:	4642      	mov	r2, r8
 80120dc:	4604      	mov	r4, r0
 80120de:	460d      	mov	r5, r1
 80120e0:	465b      	mov	r3, fp
 80120e2:	4640      	mov	r0, r8
 80120e4:	4659      	mov	r1, fp
 80120e6:	f7ee f8f1 	bl	80002cc <__adddf3>
 80120ea:	4602      	mov	r2, r0
 80120ec:	460b      	mov	r3, r1
 80120ee:	a10a      	add	r1, pc, #40	@ (adr r1, 8012118 <__ieee754_asin+0x400>)
 80120f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120f4:	f7ee f8e8 	bl	80002c8 <__aeabi_dsub>
 80120f8:	4602      	mov	r2, r0
 80120fa:	460b      	mov	r3, r1
 80120fc:	4620      	mov	r0, r4
 80120fe:	4629      	mov	r1, r5
 8012100:	f7ee f8e2 	bl	80002c8 <__aeabi_dsub>
 8012104:	4602      	mov	r2, r0
 8012106:	460b      	mov	r3, r1
 8012108:	a103      	add	r1, pc, #12	@ (adr r1, 8012118 <__ieee754_asin+0x400>)
 801210a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801210e:	e6e2      	b.n	8011ed6 <__ieee754_asin+0x1be>
 8012110:	33145c07 	.word	0x33145c07
 8012114:	3c91a626 	.word	0x3c91a626
 8012118:	54442d18 	.word	0x54442d18
 801211c:	3fe921fb 	.word	0x3fe921fb

08012120 <__ieee754_atan2>:
 8012120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012124:	ec57 6b11 	vmov	r6, r7, d1
 8012128:	4273      	negs	r3, r6
 801212a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80122a8 <__ieee754_atan2+0x188>
 801212e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8012132:	4333      	orrs	r3, r6
 8012134:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8012138:	4543      	cmp	r3, r8
 801213a:	ec51 0b10 	vmov	r0, r1, d0
 801213e:	4635      	mov	r5, r6
 8012140:	d809      	bhi.n	8012156 <__ieee754_atan2+0x36>
 8012142:	4244      	negs	r4, r0
 8012144:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012148:	4304      	orrs	r4, r0
 801214a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801214e:	4544      	cmp	r4, r8
 8012150:	468e      	mov	lr, r1
 8012152:	4681      	mov	r9, r0
 8012154:	d907      	bls.n	8012166 <__ieee754_atan2+0x46>
 8012156:	4632      	mov	r2, r6
 8012158:	463b      	mov	r3, r7
 801215a:	f7ee f8b7 	bl	80002cc <__adddf3>
 801215e:	ec41 0b10 	vmov	d0, r0, r1
 8012162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012166:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801216a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801216e:	4334      	orrs	r4, r6
 8012170:	d103      	bne.n	801217a <__ieee754_atan2+0x5a>
 8012172:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012176:	f000 bde7 	b.w	8012d48 <atan>
 801217a:	17bc      	asrs	r4, r7, #30
 801217c:	f004 0402 	and.w	r4, r4, #2
 8012180:	ea53 0909 	orrs.w	r9, r3, r9
 8012184:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8012188:	d107      	bne.n	801219a <__ieee754_atan2+0x7a>
 801218a:	2c02      	cmp	r4, #2
 801218c:	d05f      	beq.n	801224e <__ieee754_atan2+0x12e>
 801218e:	2c03      	cmp	r4, #3
 8012190:	d1e5      	bne.n	801215e <__ieee754_atan2+0x3e>
 8012192:	a143      	add	r1, pc, #268	@ (adr r1, 80122a0 <__ieee754_atan2+0x180>)
 8012194:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012198:	e7e1      	b.n	801215e <__ieee754_atan2+0x3e>
 801219a:	4315      	orrs	r5, r2
 801219c:	d106      	bne.n	80121ac <__ieee754_atan2+0x8c>
 801219e:	f1be 0f00 	cmp.w	lr, #0
 80121a2:	db5f      	blt.n	8012264 <__ieee754_atan2+0x144>
 80121a4:	a136      	add	r1, pc, #216	@ (adr r1, 8012280 <__ieee754_atan2+0x160>)
 80121a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121aa:	e7d8      	b.n	801215e <__ieee754_atan2+0x3e>
 80121ac:	4542      	cmp	r2, r8
 80121ae:	d10f      	bne.n	80121d0 <__ieee754_atan2+0xb0>
 80121b0:	4293      	cmp	r3, r2
 80121b2:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 80121b6:	d107      	bne.n	80121c8 <__ieee754_atan2+0xa8>
 80121b8:	2c02      	cmp	r4, #2
 80121ba:	d84c      	bhi.n	8012256 <__ieee754_atan2+0x136>
 80121bc:	4b36      	ldr	r3, [pc, #216]	@ (8012298 <__ieee754_atan2+0x178>)
 80121be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80121c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80121c6:	e7ca      	b.n	801215e <__ieee754_atan2+0x3e>
 80121c8:	2c02      	cmp	r4, #2
 80121ca:	d848      	bhi.n	801225e <__ieee754_atan2+0x13e>
 80121cc:	4b33      	ldr	r3, [pc, #204]	@ (801229c <__ieee754_atan2+0x17c>)
 80121ce:	e7f6      	b.n	80121be <__ieee754_atan2+0x9e>
 80121d0:	4543      	cmp	r3, r8
 80121d2:	d0e4      	beq.n	801219e <__ieee754_atan2+0x7e>
 80121d4:	1a9b      	subs	r3, r3, r2
 80121d6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80121da:	ea4f 5223 	mov.w	r2, r3, asr #20
 80121de:	da1e      	bge.n	801221e <__ieee754_atan2+0xfe>
 80121e0:	2f00      	cmp	r7, #0
 80121e2:	da01      	bge.n	80121e8 <__ieee754_atan2+0xc8>
 80121e4:	323c      	adds	r2, #60	@ 0x3c
 80121e6:	db1e      	blt.n	8012226 <__ieee754_atan2+0x106>
 80121e8:	4632      	mov	r2, r6
 80121ea:	463b      	mov	r3, r7
 80121ec:	f7ee fb4e 	bl	800088c <__aeabi_ddiv>
 80121f0:	ec41 0b10 	vmov	d0, r0, r1
 80121f4:	f7ff fa4a 	bl	801168c <fabs>
 80121f8:	f000 fda6 	bl	8012d48 <atan>
 80121fc:	ec51 0b10 	vmov	r0, r1, d0
 8012200:	2c01      	cmp	r4, #1
 8012202:	d013      	beq.n	801222c <__ieee754_atan2+0x10c>
 8012204:	2c02      	cmp	r4, #2
 8012206:	d015      	beq.n	8012234 <__ieee754_atan2+0x114>
 8012208:	2c00      	cmp	r4, #0
 801220a:	d0a8      	beq.n	801215e <__ieee754_atan2+0x3e>
 801220c:	a318      	add	r3, pc, #96	@ (adr r3, 8012270 <__ieee754_atan2+0x150>)
 801220e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012212:	f7ee f859 	bl	80002c8 <__aeabi_dsub>
 8012216:	a318      	add	r3, pc, #96	@ (adr r3, 8012278 <__ieee754_atan2+0x158>)
 8012218:	e9d3 2300 	ldrd	r2, r3, [r3]
 801221c:	e014      	b.n	8012248 <__ieee754_atan2+0x128>
 801221e:	a118      	add	r1, pc, #96	@ (adr r1, 8012280 <__ieee754_atan2+0x160>)
 8012220:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012224:	e7ec      	b.n	8012200 <__ieee754_atan2+0xe0>
 8012226:	2000      	movs	r0, #0
 8012228:	2100      	movs	r1, #0
 801222a:	e7e9      	b.n	8012200 <__ieee754_atan2+0xe0>
 801222c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012230:	4619      	mov	r1, r3
 8012232:	e794      	b.n	801215e <__ieee754_atan2+0x3e>
 8012234:	a30e      	add	r3, pc, #56	@ (adr r3, 8012270 <__ieee754_atan2+0x150>)
 8012236:	e9d3 2300 	ldrd	r2, r3, [r3]
 801223a:	f7ee f845 	bl	80002c8 <__aeabi_dsub>
 801223e:	4602      	mov	r2, r0
 8012240:	460b      	mov	r3, r1
 8012242:	a10d      	add	r1, pc, #52	@ (adr r1, 8012278 <__ieee754_atan2+0x158>)
 8012244:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012248:	f7ee f83e 	bl	80002c8 <__aeabi_dsub>
 801224c:	e787      	b.n	801215e <__ieee754_atan2+0x3e>
 801224e:	a10a      	add	r1, pc, #40	@ (adr r1, 8012278 <__ieee754_atan2+0x158>)
 8012250:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012254:	e783      	b.n	801215e <__ieee754_atan2+0x3e>
 8012256:	a10c      	add	r1, pc, #48	@ (adr r1, 8012288 <__ieee754_atan2+0x168>)
 8012258:	e9d1 0100 	ldrd	r0, r1, [r1]
 801225c:	e77f      	b.n	801215e <__ieee754_atan2+0x3e>
 801225e:	2000      	movs	r0, #0
 8012260:	2100      	movs	r1, #0
 8012262:	e77c      	b.n	801215e <__ieee754_atan2+0x3e>
 8012264:	a10a      	add	r1, pc, #40	@ (adr r1, 8012290 <__ieee754_atan2+0x170>)
 8012266:	e9d1 0100 	ldrd	r0, r1, [r1]
 801226a:	e778      	b.n	801215e <__ieee754_atan2+0x3e>
 801226c:	f3af 8000 	nop.w
 8012270:	33145c07 	.word	0x33145c07
 8012274:	3ca1a626 	.word	0x3ca1a626
 8012278:	54442d18 	.word	0x54442d18
 801227c:	400921fb 	.word	0x400921fb
 8012280:	54442d18 	.word	0x54442d18
 8012284:	3ff921fb 	.word	0x3ff921fb
 8012288:	54442d18 	.word	0x54442d18
 801228c:	3fe921fb 	.word	0x3fe921fb
 8012290:	54442d18 	.word	0x54442d18
 8012294:	bff921fb 	.word	0xbff921fb
 8012298:	08013768 	.word	0x08013768
 801229c:	08013750 	.word	0x08013750
 80122a0:	54442d18 	.word	0x54442d18
 80122a4:	c00921fb 	.word	0xc00921fb
 80122a8:	7ff00000 	.word	0x7ff00000
 80122ac:	00000000 	.word	0x00000000

080122b0 <__ieee754_pow>:
 80122b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122b4:	b091      	sub	sp, #68	@ 0x44
 80122b6:	ed8d 1b00 	vstr	d1, [sp]
 80122ba:	e9dd 1900 	ldrd	r1, r9, [sp]
 80122be:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80122c2:	ea5a 0001 	orrs.w	r0, sl, r1
 80122c6:	ec57 6b10 	vmov	r6, r7, d0
 80122ca:	d113      	bne.n	80122f4 <__ieee754_pow+0x44>
 80122cc:	19b3      	adds	r3, r6, r6
 80122ce:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80122d2:	4152      	adcs	r2, r2
 80122d4:	4298      	cmp	r0, r3
 80122d6:	4b9a      	ldr	r3, [pc, #616]	@ (8012540 <__ieee754_pow+0x290>)
 80122d8:	4193      	sbcs	r3, r2
 80122da:	f080 84ee 	bcs.w	8012cba <__ieee754_pow+0xa0a>
 80122de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122e2:	4630      	mov	r0, r6
 80122e4:	4639      	mov	r1, r7
 80122e6:	f7ed fff1 	bl	80002cc <__adddf3>
 80122ea:	ec41 0b10 	vmov	d0, r0, r1
 80122ee:	b011      	add	sp, #68	@ 0x44
 80122f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122f4:	4a93      	ldr	r2, [pc, #588]	@ (8012544 <__ieee754_pow+0x294>)
 80122f6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 80122fa:	4295      	cmp	r5, r2
 80122fc:	46b8      	mov	r8, r7
 80122fe:	4633      	mov	r3, r6
 8012300:	d80a      	bhi.n	8012318 <__ieee754_pow+0x68>
 8012302:	d104      	bne.n	801230e <__ieee754_pow+0x5e>
 8012304:	2e00      	cmp	r6, #0
 8012306:	d1ea      	bne.n	80122de <__ieee754_pow+0x2e>
 8012308:	45aa      	cmp	sl, r5
 801230a:	d8e8      	bhi.n	80122de <__ieee754_pow+0x2e>
 801230c:	e001      	b.n	8012312 <__ieee754_pow+0x62>
 801230e:	4592      	cmp	sl, r2
 8012310:	d802      	bhi.n	8012318 <__ieee754_pow+0x68>
 8012312:	4592      	cmp	sl, r2
 8012314:	d10f      	bne.n	8012336 <__ieee754_pow+0x86>
 8012316:	b171      	cbz	r1, 8012336 <__ieee754_pow+0x86>
 8012318:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 801231c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8012320:	ea58 0803 	orrs.w	r8, r8, r3
 8012324:	d1db      	bne.n	80122de <__ieee754_pow+0x2e>
 8012326:	e9dd 3200 	ldrd	r3, r2, [sp]
 801232a:	18db      	adds	r3, r3, r3
 801232c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8012330:	4152      	adcs	r2, r2
 8012332:	4598      	cmp	r8, r3
 8012334:	e7cf      	b.n	80122d6 <__ieee754_pow+0x26>
 8012336:	f1b8 0f00 	cmp.w	r8, #0
 801233a:	46ab      	mov	fp, r5
 801233c:	da43      	bge.n	80123c6 <__ieee754_pow+0x116>
 801233e:	4a82      	ldr	r2, [pc, #520]	@ (8012548 <__ieee754_pow+0x298>)
 8012340:	4592      	cmp	sl, r2
 8012342:	d856      	bhi.n	80123f2 <__ieee754_pow+0x142>
 8012344:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8012348:	4592      	cmp	sl, r2
 801234a:	f240 84c5 	bls.w	8012cd8 <__ieee754_pow+0xa28>
 801234e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8012352:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8012356:	2a14      	cmp	r2, #20
 8012358:	dd18      	ble.n	801238c <__ieee754_pow+0xdc>
 801235a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 801235e:	fa21 f402 	lsr.w	r4, r1, r2
 8012362:	fa04 f202 	lsl.w	r2, r4, r2
 8012366:	428a      	cmp	r2, r1
 8012368:	f040 84b6 	bne.w	8012cd8 <__ieee754_pow+0xa28>
 801236c:	f004 0401 	and.w	r4, r4, #1
 8012370:	f1c4 0402 	rsb	r4, r4, #2
 8012374:	2900      	cmp	r1, #0
 8012376:	d159      	bne.n	801242c <__ieee754_pow+0x17c>
 8012378:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 801237c:	d148      	bne.n	8012410 <__ieee754_pow+0x160>
 801237e:	4632      	mov	r2, r6
 8012380:	463b      	mov	r3, r7
 8012382:	4630      	mov	r0, r6
 8012384:	4639      	mov	r1, r7
 8012386:	f7ee f957 	bl	8000638 <__aeabi_dmul>
 801238a:	e7ae      	b.n	80122ea <__ieee754_pow+0x3a>
 801238c:	2900      	cmp	r1, #0
 801238e:	d14c      	bne.n	801242a <__ieee754_pow+0x17a>
 8012390:	f1c2 0214 	rsb	r2, r2, #20
 8012394:	fa4a f402 	asr.w	r4, sl, r2
 8012398:	fa04 f202 	lsl.w	r2, r4, r2
 801239c:	4552      	cmp	r2, sl
 801239e:	f040 8498 	bne.w	8012cd2 <__ieee754_pow+0xa22>
 80123a2:	f004 0401 	and.w	r4, r4, #1
 80123a6:	f1c4 0402 	rsb	r4, r4, #2
 80123aa:	4a68      	ldr	r2, [pc, #416]	@ (801254c <__ieee754_pow+0x29c>)
 80123ac:	4592      	cmp	sl, r2
 80123ae:	d1e3      	bne.n	8012378 <__ieee754_pow+0xc8>
 80123b0:	f1b9 0f00 	cmp.w	r9, #0
 80123b4:	f280 8489 	bge.w	8012cca <__ieee754_pow+0xa1a>
 80123b8:	4964      	ldr	r1, [pc, #400]	@ (801254c <__ieee754_pow+0x29c>)
 80123ba:	4632      	mov	r2, r6
 80123bc:	463b      	mov	r3, r7
 80123be:	2000      	movs	r0, #0
 80123c0:	f7ee fa64 	bl	800088c <__aeabi_ddiv>
 80123c4:	e791      	b.n	80122ea <__ieee754_pow+0x3a>
 80123c6:	2400      	movs	r4, #0
 80123c8:	bb81      	cbnz	r1, 801242c <__ieee754_pow+0x17c>
 80123ca:	4a5e      	ldr	r2, [pc, #376]	@ (8012544 <__ieee754_pow+0x294>)
 80123cc:	4592      	cmp	sl, r2
 80123ce:	d1ec      	bne.n	80123aa <__ieee754_pow+0xfa>
 80123d0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 80123d4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80123d8:	431a      	orrs	r2, r3
 80123da:	f000 846e 	beq.w	8012cba <__ieee754_pow+0xa0a>
 80123de:	4b5c      	ldr	r3, [pc, #368]	@ (8012550 <__ieee754_pow+0x2a0>)
 80123e0:	429d      	cmp	r5, r3
 80123e2:	d908      	bls.n	80123f6 <__ieee754_pow+0x146>
 80123e4:	f1b9 0f00 	cmp.w	r9, #0
 80123e8:	f280 846b 	bge.w	8012cc2 <__ieee754_pow+0xa12>
 80123ec:	2000      	movs	r0, #0
 80123ee:	2100      	movs	r1, #0
 80123f0:	e77b      	b.n	80122ea <__ieee754_pow+0x3a>
 80123f2:	2402      	movs	r4, #2
 80123f4:	e7e8      	b.n	80123c8 <__ieee754_pow+0x118>
 80123f6:	f1b9 0f00 	cmp.w	r9, #0
 80123fa:	f04f 0000 	mov.w	r0, #0
 80123fe:	f04f 0100 	mov.w	r1, #0
 8012402:	f6bf af72 	bge.w	80122ea <__ieee754_pow+0x3a>
 8012406:	e9dd 0300 	ldrd	r0, r3, [sp]
 801240a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801240e:	e76c      	b.n	80122ea <__ieee754_pow+0x3a>
 8012410:	4a50      	ldr	r2, [pc, #320]	@ (8012554 <__ieee754_pow+0x2a4>)
 8012412:	4591      	cmp	r9, r2
 8012414:	d10a      	bne.n	801242c <__ieee754_pow+0x17c>
 8012416:	f1b8 0f00 	cmp.w	r8, #0
 801241a:	db07      	blt.n	801242c <__ieee754_pow+0x17c>
 801241c:	ec47 6b10 	vmov	d0, r6, r7
 8012420:	b011      	add	sp, #68	@ 0x44
 8012422:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012426:	f7ff b945 	b.w	80116b4 <__ieee754_sqrt>
 801242a:	2400      	movs	r4, #0
 801242c:	ec47 6b10 	vmov	d0, r6, r7
 8012430:	9302      	str	r3, [sp, #8]
 8012432:	f7ff f92b 	bl	801168c <fabs>
 8012436:	9b02      	ldr	r3, [sp, #8]
 8012438:	ec51 0b10 	vmov	r0, r1, d0
 801243c:	bb43      	cbnz	r3, 8012490 <__ieee754_pow+0x1e0>
 801243e:	4b43      	ldr	r3, [pc, #268]	@ (801254c <__ieee754_pow+0x29c>)
 8012440:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8012444:	429a      	cmp	r2, r3
 8012446:	d000      	beq.n	801244a <__ieee754_pow+0x19a>
 8012448:	bb15      	cbnz	r5, 8012490 <__ieee754_pow+0x1e0>
 801244a:	f1b9 0f00 	cmp.w	r9, #0
 801244e:	da05      	bge.n	801245c <__ieee754_pow+0x1ac>
 8012450:	4602      	mov	r2, r0
 8012452:	460b      	mov	r3, r1
 8012454:	2000      	movs	r0, #0
 8012456:	493d      	ldr	r1, [pc, #244]	@ (801254c <__ieee754_pow+0x29c>)
 8012458:	f7ee fa18 	bl	800088c <__aeabi_ddiv>
 801245c:	f1b8 0f00 	cmp.w	r8, #0
 8012460:	f6bf af43 	bge.w	80122ea <__ieee754_pow+0x3a>
 8012464:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8012468:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 801246c:	4325      	orrs	r5, r4
 801246e:	d108      	bne.n	8012482 <__ieee754_pow+0x1d2>
 8012470:	4602      	mov	r2, r0
 8012472:	460b      	mov	r3, r1
 8012474:	4610      	mov	r0, r2
 8012476:	4619      	mov	r1, r3
 8012478:	f7ed ff26 	bl	80002c8 <__aeabi_dsub>
 801247c:	4602      	mov	r2, r0
 801247e:	460b      	mov	r3, r1
 8012480:	e79e      	b.n	80123c0 <__ieee754_pow+0x110>
 8012482:	2c01      	cmp	r4, #1
 8012484:	f47f af31 	bne.w	80122ea <__ieee754_pow+0x3a>
 8012488:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801248c:	4619      	mov	r1, r3
 801248e:	e72c      	b.n	80122ea <__ieee754_pow+0x3a>
 8012490:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8012494:	3b01      	subs	r3, #1
 8012496:	ea53 0204 	orrs.w	r2, r3, r4
 801249a:	d102      	bne.n	80124a2 <__ieee754_pow+0x1f2>
 801249c:	4632      	mov	r2, r6
 801249e:	463b      	mov	r3, r7
 80124a0:	e7e8      	b.n	8012474 <__ieee754_pow+0x1c4>
 80124a2:	3c01      	subs	r4, #1
 80124a4:	431c      	orrs	r4, r3
 80124a6:	d016      	beq.n	80124d6 <__ieee754_pow+0x226>
 80124a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012530 <__ieee754_pow+0x280>
 80124ac:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80124b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80124b4:	f240 8110 	bls.w	80126d8 <__ieee754_pow+0x428>
 80124b8:	4b27      	ldr	r3, [pc, #156]	@ (8012558 <__ieee754_pow+0x2a8>)
 80124ba:	459a      	cmp	sl, r3
 80124bc:	4b24      	ldr	r3, [pc, #144]	@ (8012550 <__ieee754_pow+0x2a0>)
 80124be:	d916      	bls.n	80124ee <__ieee754_pow+0x23e>
 80124c0:	429d      	cmp	r5, r3
 80124c2:	d80b      	bhi.n	80124dc <__ieee754_pow+0x22c>
 80124c4:	f1b9 0f00 	cmp.w	r9, #0
 80124c8:	da0b      	bge.n	80124e2 <__ieee754_pow+0x232>
 80124ca:	2000      	movs	r0, #0
 80124cc:	b011      	add	sp, #68	@ 0x44
 80124ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124d2:	f000 be81 	b.w	80131d8 <__math_oflow>
 80124d6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8012538 <__ieee754_pow+0x288>
 80124da:	e7e7      	b.n	80124ac <__ieee754_pow+0x1fc>
 80124dc:	f1b9 0f00 	cmp.w	r9, #0
 80124e0:	dcf3      	bgt.n	80124ca <__ieee754_pow+0x21a>
 80124e2:	2000      	movs	r0, #0
 80124e4:	b011      	add	sp, #68	@ 0x44
 80124e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124ea:	f000 be6d 	b.w	80131c8 <__math_uflow>
 80124ee:	429d      	cmp	r5, r3
 80124f0:	d20c      	bcs.n	801250c <__ieee754_pow+0x25c>
 80124f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80124f6:	2200      	movs	r2, #0
 80124f8:	2300      	movs	r3, #0
 80124fa:	f7ee fb0f 	bl	8000b1c <__aeabi_dcmplt>
 80124fe:	3800      	subs	r0, #0
 8012500:	bf18      	it	ne
 8012502:	2001      	movne	r0, #1
 8012504:	f1b9 0f00 	cmp.w	r9, #0
 8012508:	daec      	bge.n	80124e4 <__ieee754_pow+0x234>
 801250a:	e7df      	b.n	80124cc <__ieee754_pow+0x21c>
 801250c:	4b0f      	ldr	r3, [pc, #60]	@ (801254c <__ieee754_pow+0x29c>)
 801250e:	429d      	cmp	r5, r3
 8012510:	f04f 0200 	mov.w	r2, #0
 8012514:	d922      	bls.n	801255c <__ieee754_pow+0x2ac>
 8012516:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801251a:	2300      	movs	r3, #0
 801251c:	f7ee fafe 	bl	8000b1c <__aeabi_dcmplt>
 8012520:	3800      	subs	r0, #0
 8012522:	bf18      	it	ne
 8012524:	2001      	movne	r0, #1
 8012526:	f1b9 0f00 	cmp.w	r9, #0
 801252a:	dccf      	bgt.n	80124cc <__ieee754_pow+0x21c>
 801252c:	e7da      	b.n	80124e4 <__ieee754_pow+0x234>
 801252e:	bf00      	nop
 8012530:	00000000 	.word	0x00000000
 8012534:	3ff00000 	.word	0x3ff00000
 8012538:	00000000 	.word	0x00000000
 801253c:	bff00000 	.word	0xbff00000
 8012540:	fff00000 	.word	0xfff00000
 8012544:	7ff00000 	.word	0x7ff00000
 8012548:	433fffff 	.word	0x433fffff
 801254c:	3ff00000 	.word	0x3ff00000
 8012550:	3fefffff 	.word	0x3fefffff
 8012554:	3fe00000 	.word	0x3fe00000
 8012558:	43f00000 	.word	0x43f00000
 801255c:	4b5a      	ldr	r3, [pc, #360]	@ (80126c8 <__ieee754_pow+0x418>)
 801255e:	f7ed feb3 	bl	80002c8 <__aeabi_dsub>
 8012562:	a351      	add	r3, pc, #324	@ (adr r3, 80126a8 <__ieee754_pow+0x3f8>)
 8012564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012568:	4604      	mov	r4, r0
 801256a:	460d      	mov	r5, r1
 801256c:	f7ee f864 	bl	8000638 <__aeabi_dmul>
 8012570:	a34f      	add	r3, pc, #316	@ (adr r3, 80126b0 <__ieee754_pow+0x400>)
 8012572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012576:	4606      	mov	r6, r0
 8012578:	460f      	mov	r7, r1
 801257a:	4620      	mov	r0, r4
 801257c:	4629      	mov	r1, r5
 801257e:	f7ee f85b 	bl	8000638 <__aeabi_dmul>
 8012582:	4b52      	ldr	r3, [pc, #328]	@ (80126cc <__ieee754_pow+0x41c>)
 8012584:	4682      	mov	sl, r0
 8012586:	468b      	mov	fp, r1
 8012588:	2200      	movs	r2, #0
 801258a:	4620      	mov	r0, r4
 801258c:	4629      	mov	r1, r5
 801258e:	f7ee f853 	bl	8000638 <__aeabi_dmul>
 8012592:	4602      	mov	r2, r0
 8012594:	460b      	mov	r3, r1
 8012596:	a148      	add	r1, pc, #288	@ (adr r1, 80126b8 <__ieee754_pow+0x408>)
 8012598:	e9d1 0100 	ldrd	r0, r1, [r1]
 801259c:	f7ed fe94 	bl	80002c8 <__aeabi_dsub>
 80125a0:	4622      	mov	r2, r4
 80125a2:	462b      	mov	r3, r5
 80125a4:	f7ee f848 	bl	8000638 <__aeabi_dmul>
 80125a8:	4602      	mov	r2, r0
 80125aa:	460b      	mov	r3, r1
 80125ac:	2000      	movs	r0, #0
 80125ae:	4948      	ldr	r1, [pc, #288]	@ (80126d0 <__ieee754_pow+0x420>)
 80125b0:	f7ed fe8a 	bl	80002c8 <__aeabi_dsub>
 80125b4:	4622      	mov	r2, r4
 80125b6:	4680      	mov	r8, r0
 80125b8:	4689      	mov	r9, r1
 80125ba:	462b      	mov	r3, r5
 80125bc:	4620      	mov	r0, r4
 80125be:	4629      	mov	r1, r5
 80125c0:	f7ee f83a 	bl	8000638 <__aeabi_dmul>
 80125c4:	4602      	mov	r2, r0
 80125c6:	460b      	mov	r3, r1
 80125c8:	4640      	mov	r0, r8
 80125ca:	4649      	mov	r1, r9
 80125cc:	f7ee f834 	bl	8000638 <__aeabi_dmul>
 80125d0:	a33b      	add	r3, pc, #236	@ (adr r3, 80126c0 <__ieee754_pow+0x410>)
 80125d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125d6:	f7ee f82f 	bl	8000638 <__aeabi_dmul>
 80125da:	4602      	mov	r2, r0
 80125dc:	460b      	mov	r3, r1
 80125de:	4650      	mov	r0, sl
 80125e0:	4659      	mov	r1, fp
 80125e2:	f7ed fe71 	bl	80002c8 <__aeabi_dsub>
 80125e6:	4602      	mov	r2, r0
 80125e8:	460b      	mov	r3, r1
 80125ea:	4680      	mov	r8, r0
 80125ec:	4689      	mov	r9, r1
 80125ee:	4630      	mov	r0, r6
 80125f0:	4639      	mov	r1, r7
 80125f2:	f7ed fe6b 	bl	80002cc <__adddf3>
 80125f6:	2400      	movs	r4, #0
 80125f8:	4632      	mov	r2, r6
 80125fa:	463b      	mov	r3, r7
 80125fc:	4620      	mov	r0, r4
 80125fe:	460d      	mov	r5, r1
 8012600:	f7ed fe62 	bl	80002c8 <__aeabi_dsub>
 8012604:	4602      	mov	r2, r0
 8012606:	460b      	mov	r3, r1
 8012608:	4640      	mov	r0, r8
 801260a:	4649      	mov	r1, r9
 801260c:	f7ed fe5c 	bl	80002c8 <__aeabi_dsub>
 8012610:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012614:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012618:	2300      	movs	r3, #0
 801261a:	9304      	str	r3, [sp, #16]
 801261c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8012620:	4606      	mov	r6, r0
 8012622:	460f      	mov	r7, r1
 8012624:	465b      	mov	r3, fp
 8012626:	4652      	mov	r2, sl
 8012628:	e9dd 0100 	ldrd	r0, r1, [sp]
 801262c:	f7ed fe4c 	bl	80002c8 <__aeabi_dsub>
 8012630:	4622      	mov	r2, r4
 8012632:	462b      	mov	r3, r5
 8012634:	f7ee f800 	bl	8000638 <__aeabi_dmul>
 8012638:	e9dd 2300 	ldrd	r2, r3, [sp]
 801263c:	4680      	mov	r8, r0
 801263e:	4689      	mov	r9, r1
 8012640:	4630      	mov	r0, r6
 8012642:	4639      	mov	r1, r7
 8012644:	f7ed fff8 	bl	8000638 <__aeabi_dmul>
 8012648:	4602      	mov	r2, r0
 801264a:	460b      	mov	r3, r1
 801264c:	4640      	mov	r0, r8
 801264e:	4649      	mov	r1, r9
 8012650:	f7ed fe3c 	bl	80002cc <__adddf3>
 8012654:	465b      	mov	r3, fp
 8012656:	4606      	mov	r6, r0
 8012658:	460f      	mov	r7, r1
 801265a:	4652      	mov	r2, sl
 801265c:	4620      	mov	r0, r4
 801265e:	4629      	mov	r1, r5
 8012660:	f7ed ffea 	bl	8000638 <__aeabi_dmul>
 8012664:	460b      	mov	r3, r1
 8012666:	4602      	mov	r2, r0
 8012668:	4680      	mov	r8, r0
 801266a:	4689      	mov	r9, r1
 801266c:	4630      	mov	r0, r6
 801266e:	4639      	mov	r1, r7
 8012670:	f7ed fe2c 	bl	80002cc <__adddf3>
 8012674:	4b17      	ldr	r3, [pc, #92]	@ (80126d4 <__ieee754_pow+0x424>)
 8012676:	4299      	cmp	r1, r3
 8012678:	4604      	mov	r4, r0
 801267a:	460d      	mov	r5, r1
 801267c:	468b      	mov	fp, r1
 801267e:	f340 820b 	ble.w	8012a98 <__ieee754_pow+0x7e8>
 8012682:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8012686:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 801268a:	4303      	orrs	r3, r0
 801268c:	f000 81ea 	beq.w	8012a64 <__ieee754_pow+0x7b4>
 8012690:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012694:	2200      	movs	r2, #0
 8012696:	2300      	movs	r3, #0
 8012698:	f7ee fa40 	bl	8000b1c <__aeabi_dcmplt>
 801269c:	3800      	subs	r0, #0
 801269e:	bf18      	it	ne
 80126a0:	2001      	movne	r0, #1
 80126a2:	e713      	b.n	80124cc <__ieee754_pow+0x21c>
 80126a4:	f3af 8000 	nop.w
 80126a8:	60000000 	.word	0x60000000
 80126ac:	3ff71547 	.word	0x3ff71547
 80126b0:	f85ddf44 	.word	0xf85ddf44
 80126b4:	3e54ae0b 	.word	0x3e54ae0b
 80126b8:	55555555 	.word	0x55555555
 80126bc:	3fd55555 	.word	0x3fd55555
 80126c0:	652b82fe 	.word	0x652b82fe
 80126c4:	3ff71547 	.word	0x3ff71547
 80126c8:	3ff00000 	.word	0x3ff00000
 80126cc:	3fd00000 	.word	0x3fd00000
 80126d0:	3fe00000 	.word	0x3fe00000
 80126d4:	408fffff 	.word	0x408fffff
 80126d8:	4bd5      	ldr	r3, [pc, #852]	@ (8012a30 <__ieee754_pow+0x780>)
 80126da:	ea08 0303 	and.w	r3, r8, r3
 80126de:	2200      	movs	r2, #0
 80126e0:	b92b      	cbnz	r3, 80126ee <__ieee754_pow+0x43e>
 80126e2:	4bd4      	ldr	r3, [pc, #848]	@ (8012a34 <__ieee754_pow+0x784>)
 80126e4:	f7ed ffa8 	bl	8000638 <__aeabi_dmul>
 80126e8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80126ec:	468b      	mov	fp, r1
 80126ee:	ea4f 532b 	mov.w	r3, fp, asr #20
 80126f2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80126f6:	4413      	add	r3, r2
 80126f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80126fa:	4bcf      	ldr	r3, [pc, #828]	@ (8012a38 <__ieee754_pow+0x788>)
 80126fc:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8012700:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8012704:	459b      	cmp	fp, r3
 8012706:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801270a:	dd08      	ble.n	801271e <__ieee754_pow+0x46e>
 801270c:	4bcb      	ldr	r3, [pc, #812]	@ (8012a3c <__ieee754_pow+0x78c>)
 801270e:	459b      	cmp	fp, r3
 8012710:	f340 81a5 	ble.w	8012a5e <__ieee754_pow+0x7ae>
 8012714:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012716:	3301      	adds	r3, #1
 8012718:	930a      	str	r3, [sp, #40]	@ 0x28
 801271a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 801271e:	f04f 0a00 	mov.w	sl, #0
 8012722:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8012726:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012728:	4bc5      	ldr	r3, [pc, #788]	@ (8012a40 <__ieee754_pow+0x790>)
 801272a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801272e:	ed93 7b00 	vldr	d7, [r3]
 8012732:	4629      	mov	r1, r5
 8012734:	ec53 2b17 	vmov	r2, r3, d7
 8012738:	ed8d 7b06 	vstr	d7, [sp, #24]
 801273c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012740:	f7ed fdc2 	bl	80002c8 <__aeabi_dsub>
 8012744:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012748:	4606      	mov	r6, r0
 801274a:	460f      	mov	r7, r1
 801274c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012750:	f7ed fdbc 	bl	80002cc <__adddf3>
 8012754:	4602      	mov	r2, r0
 8012756:	460b      	mov	r3, r1
 8012758:	2000      	movs	r0, #0
 801275a:	49ba      	ldr	r1, [pc, #744]	@ (8012a44 <__ieee754_pow+0x794>)
 801275c:	f7ee f896 	bl	800088c <__aeabi_ddiv>
 8012760:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8012764:	4602      	mov	r2, r0
 8012766:	460b      	mov	r3, r1
 8012768:	4630      	mov	r0, r6
 801276a:	4639      	mov	r1, r7
 801276c:	f7ed ff64 	bl	8000638 <__aeabi_dmul>
 8012770:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012774:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8012778:	106d      	asrs	r5, r5, #1
 801277a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 801277e:	f04f 0b00 	mov.w	fp, #0
 8012782:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8012786:	4661      	mov	r1, ip
 8012788:	2200      	movs	r2, #0
 801278a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801278e:	4658      	mov	r0, fp
 8012790:	46e1      	mov	r9, ip
 8012792:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8012796:	4614      	mov	r4, r2
 8012798:	461d      	mov	r5, r3
 801279a:	f7ed ff4d 	bl	8000638 <__aeabi_dmul>
 801279e:	4602      	mov	r2, r0
 80127a0:	460b      	mov	r3, r1
 80127a2:	4630      	mov	r0, r6
 80127a4:	4639      	mov	r1, r7
 80127a6:	f7ed fd8f 	bl	80002c8 <__aeabi_dsub>
 80127aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80127ae:	4606      	mov	r6, r0
 80127b0:	460f      	mov	r7, r1
 80127b2:	4620      	mov	r0, r4
 80127b4:	4629      	mov	r1, r5
 80127b6:	f7ed fd87 	bl	80002c8 <__aeabi_dsub>
 80127ba:	4602      	mov	r2, r0
 80127bc:	460b      	mov	r3, r1
 80127be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80127c2:	f7ed fd81 	bl	80002c8 <__aeabi_dsub>
 80127c6:	465a      	mov	r2, fp
 80127c8:	464b      	mov	r3, r9
 80127ca:	f7ed ff35 	bl	8000638 <__aeabi_dmul>
 80127ce:	4602      	mov	r2, r0
 80127d0:	460b      	mov	r3, r1
 80127d2:	4630      	mov	r0, r6
 80127d4:	4639      	mov	r1, r7
 80127d6:	f7ed fd77 	bl	80002c8 <__aeabi_dsub>
 80127da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80127de:	f7ed ff2b 	bl	8000638 <__aeabi_dmul>
 80127e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80127ea:	4610      	mov	r0, r2
 80127ec:	4619      	mov	r1, r3
 80127ee:	f7ed ff23 	bl	8000638 <__aeabi_dmul>
 80127f2:	a37d      	add	r3, pc, #500	@ (adr r3, 80129e8 <__ieee754_pow+0x738>)
 80127f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f8:	4604      	mov	r4, r0
 80127fa:	460d      	mov	r5, r1
 80127fc:	f7ed ff1c 	bl	8000638 <__aeabi_dmul>
 8012800:	a37b      	add	r3, pc, #492	@ (adr r3, 80129f0 <__ieee754_pow+0x740>)
 8012802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012806:	f7ed fd61 	bl	80002cc <__adddf3>
 801280a:	4622      	mov	r2, r4
 801280c:	462b      	mov	r3, r5
 801280e:	f7ed ff13 	bl	8000638 <__aeabi_dmul>
 8012812:	a379      	add	r3, pc, #484	@ (adr r3, 80129f8 <__ieee754_pow+0x748>)
 8012814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012818:	f7ed fd58 	bl	80002cc <__adddf3>
 801281c:	4622      	mov	r2, r4
 801281e:	462b      	mov	r3, r5
 8012820:	f7ed ff0a 	bl	8000638 <__aeabi_dmul>
 8012824:	a376      	add	r3, pc, #472	@ (adr r3, 8012a00 <__ieee754_pow+0x750>)
 8012826:	e9d3 2300 	ldrd	r2, r3, [r3]
 801282a:	f7ed fd4f 	bl	80002cc <__adddf3>
 801282e:	4622      	mov	r2, r4
 8012830:	462b      	mov	r3, r5
 8012832:	f7ed ff01 	bl	8000638 <__aeabi_dmul>
 8012836:	a374      	add	r3, pc, #464	@ (adr r3, 8012a08 <__ieee754_pow+0x758>)
 8012838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801283c:	f7ed fd46 	bl	80002cc <__adddf3>
 8012840:	4622      	mov	r2, r4
 8012842:	462b      	mov	r3, r5
 8012844:	f7ed fef8 	bl	8000638 <__aeabi_dmul>
 8012848:	a371      	add	r3, pc, #452	@ (adr r3, 8012a10 <__ieee754_pow+0x760>)
 801284a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284e:	f7ed fd3d 	bl	80002cc <__adddf3>
 8012852:	4622      	mov	r2, r4
 8012854:	4606      	mov	r6, r0
 8012856:	460f      	mov	r7, r1
 8012858:	462b      	mov	r3, r5
 801285a:	4620      	mov	r0, r4
 801285c:	4629      	mov	r1, r5
 801285e:	f7ed feeb 	bl	8000638 <__aeabi_dmul>
 8012862:	4602      	mov	r2, r0
 8012864:	460b      	mov	r3, r1
 8012866:	4630      	mov	r0, r6
 8012868:	4639      	mov	r1, r7
 801286a:	f7ed fee5 	bl	8000638 <__aeabi_dmul>
 801286e:	465a      	mov	r2, fp
 8012870:	4604      	mov	r4, r0
 8012872:	460d      	mov	r5, r1
 8012874:	464b      	mov	r3, r9
 8012876:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801287a:	f7ed fd27 	bl	80002cc <__adddf3>
 801287e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012882:	f7ed fed9 	bl	8000638 <__aeabi_dmul>
 8012886:	4622      	mov	r2, r4
 8012888:	462b      	mov	r3, r5
 801288a:	f7ed fd1f 	bl	80002cc <__adddf3>
 801288e:	465a      	mov	r2, fp
 8012890:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012894:	464b      	mov	r3, r9
 8012896:	4658      	mov	r0, fp
 8012898:	4649      	mov	r1, r9
 801289a:	f7ed fecd 	bl	8000638 <__aeabi_dmul>
 801289e:	4b6a      	ldr	r3, [pc, #424]	@ (8012a48 <__ieee754_pow+0x798>)
 80128a0:	2200      	movs	r2, #0
 80128a2:	4606      	mov	r6, r0
 80128a4:	460f      	mov	r7, r1
 80128a6:	f7ed fd11 	bl	80002cc <__adddf3>
 80128aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80128ae:	f7ed fd0d 	bl	80002cc <__adddf3>
 80128b2:	46d8      	mov	r8, fp
 80128b4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80128b8:	460d      	mov	r5, r1
 80128ba:	465a      	mov	r2, fp
 80128bc:	460b      	mov	r3, r1
 80128be:	4640      	mov	r0, r8
 80128c0:	4649      	mov	r1, r9
 80128c2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80128c6:	f7ed feb7 	bl	8000638 <__aeabi_dmul>
 80128ca:	465c      	mov	r4, fp
 80128cc:	4680      	mov	r8, r0
 80128ce:	4689      	mov	r9, r1
 80128d0:	4b5d      	ldr	r3, [pc, #372]	@ (8012a48 <__ieee754_pow+0x798>)
 80128d2:	2200      	movs	r2, #0
 80128d4:	4620      	mov	r0, r4
 80128d6:	4629      	mov	r1, r5
 80128d8:	f7ed fcf6 	bl	80002c8 <__aeabi_dsub>
 80128dc:	4632      	mov	r2, r6
 80128de:	463b      	mov	r3, r7
 80128e0:	f7ed fcf2 	bl	80002c8 <__aeabi_dsub>
 80128e4:	4602      	mov	r2, r0
 80128e6:	460b      	mov	r3, r1
 80128e8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80128ec:	f7ed fcec 	bl	80002c8 <__aeabi_dsub>
 80128f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128f4:	f7ed fea0 	bl	8000638 <__aeabi_dmul>
 80128f8:	4622      	mov	r2, r4
 80128fa:	4606      	mov	r6, r0
 80128fc:	460f      	mov	r7, r1
 80128fe:	462b      	mov	r3, r5
 8012900:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012904:	f7ed fe98 	bl	8000638 <__aeabi_dmul>
 8012908:	4602      	mov	r2, r0
 801290a:	460b      	mov	r3, r1
 801290c:	4630      	mov	r0, r6
 801290e:	4639      	mov	r1, r7
 8012910:	f7ed fcdc 	bl	80002cc <__adddf3>
 8012914:	4606      	mov	r6, r0
 8012916:	460f      	mov	r7, r1
 8012918:	4602      	mov	r2, r0
 801291a:	460b      	mov	r3, r1
 801291c:	4640      	mov	r0, r8
 801291e:	4649      	mov	r1, r9
 8012920:	f7ed fcd4 	bl	80002cc <__adddf3>
 8012924:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8012928:	a33b      	add	r3, pc, #236	@ (adr r3, 8012a18 <__ieee754_pow+0x768>)
 801292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801292e:	4658      	mov	r0, fp
 8012930:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8012934:	460d      	mov	r5, r1
 8012936:	f7ed fe7f 	bl	8000638 <__aeabi_dmul>
 801293a:	465c      	mov	r4, fp
 801293c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012940:	4642      	mov	r2, r8
 8012942:	464b      	mov	r3, r9
 8012944:	4620      	mov	r0, r4
 8012946:	4629      	mov	r1, r5
 8012948:	f7ed fcbe 	bl	80002c8 <__aeabi_dsub>
 801294c:	4602      	mov	r2, r0
 801294e:	460b      	mov	r3, r1
 8012950:	4630      	mov	r0, r6
 8012952:	4639      	mov	r1, r7
 8012954:	f7ed fcb8 	bl	80002c8 <__aeabi_dsub>
 8012958:	a331      	add	r3, pc, #196	@ (adr r3, 8012a20 <__ieee754_pow+0x770>)
 801295a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801295e:	f7ed fe6b 	bl	8000638 <__aeabi_dmul>
 8012962:	a331      	add	r3, pc, #196	@ (adr r3, 8012a28 <__ieee754_pow+0x778>)
 8012964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012968:	4606      	mov	r6, r0
 801296a:	460f      	mov	r7, r1
 801296c:	4620      	mov	r0, r4
 801296e:	4629      	mov	r1, r5
 8012970:	f7ed fe62 	bl	8000638 <__aeabi_dmul>
 8012974:	4602      	mov	r2, r0
 8012976:	460b      	mov	r3, r1
 8012978:	4630      	mov	r0, r6
 801297a:	4639      	mov	r1, r7
 801297c:	f7ed fca6 	bl	80002cc <__adddf3>
 8012980:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012982:	4b32      	ldr	r3, [pc, #200]	@ (8012a4c <__ieee754_pow+0x79c>)
 8012984:	4413      	add	r3, r2
 8012986:	e9d3 2300 	ldrd	r2, r3, [r3]
 801298a:	f7ed fc9f 	bl	80002cc <__adddf3>
 801298e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012992:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8012994:	f7ed fde6 	bl	8000564 <__aeabi_i2d>
 8012998:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801299a:	4b2d      	ldr	r3, [pc, #180]	@ (8012a50 <__ieee754_pow+0x7a0>)
 801299c:	4413      	add	r3, r2
 801299e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80129a2:	4606      	mov	r6, r0
 80129a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80129a8:	460f      	mov	r7, r1
 80129aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129ae:	f7ed fc8d 	bl	80002cc <__adddf3>
 80129b2:	4642      	mov	r2, r8
 80129b4:	464b      	mov	r3, r9
 80129b6:	f7ed fc89 	bl	80002cc <__adddf3>
 80129ba:	4632      	mov	r2, r6
 80129bc:	463b      	mov	r3, r7
 80129be:	f7ed fc85 	bl	80002cc <__adddf3>
 80129c2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80129c6:	4632      	mov	r2, r6
 80129c8:	463b      	mov	r3, r7
 80129ca:	4658      	mov	r0, fp
 80129cc:	460d      	mov	r5, r1
 80129ce:	f7ed fc7b 	bl	80002c8 <__aeabi_dsub>
 80129d2:	4642      	mov	r2, r8
 80129d4:	464b      	mov	r3, r9
 80129d6:	f7ed fc77 	bl	80002c8 <__aeabi_dsub>
 80129da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80129de:	f7ed fc73 	bl	80002c8 <__aeabi_dsub>
 80129e2:	465c      	mov	r4, fp
 80129e4:	e036      	b.n	8012a54 <__ieee754_pow+0x7a4>
 80129e6:	bf00      	nop
 80129e8:	4a454eef 	.word	0x4a454eef
 80129ec:	3fca7e28 	.word	0x3fca7e28
 80129f0:	93c9db65 	.word	0x93c9db65
 80129f4:	3fcd864a 	.word	0x3fcd864a
 80129f8:	a91d4101 	.word	0xa91d4101
 80129fc:	3fd17460 	.word	0x3fd17460
 8012a00:	518f264d 	.word	0x518f264d
 8012a04:	3fd55555 	.word	0x3fd55555
 8012a08:	db6fabff 	.word	0xdb6fabff
 8012a0c:	3fdb6db6 	.word	0x3fdb6db6
 8012a10:	33333303 	.word	0x33333303
 8012a14:	3fe33333 	.word	0x3fe33333
 8012a18:	e0000000 	.word	0xe0000000
 8012a1c:	3feec709 	.word	0x3feec709
 8012a20:	dc3a03fd 	.word	0xdc3a03fd
 8012a24:	3feec709 	.word	0x3feec709
 8012a28:	145b01f5 	.word	0x145b01f5
 8012a2c:	be3e2fe0 	.word	0xbe3e2fe0
 8012a30:	7ff00000 	.word	0x7ff00000
 8012a34:	43400000 	.word	0x43400000
 8012a38:	0003988e 	.word	0x0003988e
 8012a3c:	000bb679 	.word	0x000bb679
 8012a40:	080137a0 	.word	0x080137a0
 8012a44:	3ff00000 	.word	0x3ff00000
 8012a48:	40080000 	.word	0x40080000
 8012a4c:	08013780 	.word	0x08013780
 8012a50:	08013790 	.word	0x08013790
 8012a54:	4602      	mov	r2, r0
 8012a56:	460b      	mov	r3, r1
 8012a58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012a5c:	e5d6      	b.n	801260c <__ieee754_pow+0x35c>
 8012a5e:	f04f 0a01 	mov.w	sl, #1
 8012a62:	e65e      	b.n	8012722 <__ieee754_pow+0x472>
 8012a64:	a3b5      	add	r3, pc, #724	@ (adr r3, 8012d3c <__ieee754_pow+0xa8c>)
 8012a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a6a:	4630      	mov	r0, r6
 8012a6c:	4639      	mov	r1, r7
 8012a6e:	f7ed fc2d 	bl	80002cc <__adddf3>
 8012a72:	4642      	mov	r2, r8
 8012a74:	e9cd 0100 	strd	r0, r1, [sp]
 8012a78:	464b      	mov	r3, r9
 8012a7a:	4620      	mov	r0, r4
 8012a7c:	4629      	mov	r1, r5
 8012a7e:	f7ed fc23 	bl	80002c8 <__aeabi_dsub>
 8012a82:	4602      	mov	r2, r0
 8012a84:	460b      	mov	r3, r1
 8012a86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012a8a:	f7ee f865 	bl	8000b58 <__aeabi_dcmpgt>
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	f47f adfe 	bne.w	8012690 <__ieee754_pow+0x3e0>
 8012a94:	4ba2      	ldr	r3, [pc, #648]	@ (8012d20 <__ieee754_pow+0xa70>)
 8012a96:	e022      	b.n	8012ade <__ieee754_pow+0x82e>
 8012a98:	4ca2      	ldr	r4, [pc, #648]	@ (8012d24 <__ieee754_pow+0xa74>)
 8012a9a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8012a9e:	42a3      	cmp	r3, r4
 8012aa0:	d919      	bls.n	8012ad6 <__ieee754_pow+0x826>
 8012aa2:	4ba1      	ldr	r3, [pc, #644]	@ (8012d28 <__ieee754_pow+0xa78>)
 8012aa4:	440b      	add	r3, r1
 8012aa6:	4303      	orrs	r3, r0
 8012aa8:	d009      	beq.n	8012abe <__ieee754_pow+0x80e>
 8012aaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012aae:	2200      	movs	r2, #0
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	f7ee f833 	bl	8000b1c <__aeabi_dcmplt>
 8012ab6:	3800      	subs	r0, #0
 8012ab8:	bf18      	it	ne
 8012aba:	2001      	movne	r0, #1
 8012abc:	e512      	b.n	80124e4 <__ieee754_pow+0x234>
 8012abe:	4642      	mov	r2, r8
 8012ac0:	464b      	mov	r3, r9
 8012ac2:	f7ed fc01 	bl	80002c8 <__aeabi_dsub>
 8012ac6:	4632      	mov	r2, r6
 8012ac8:	463b      	mov	r3, r7
 8012aca:	f7ee f83b 	bl	8000b44 <__aeabi_dcmpge>
 8012ace:	2800      	cmp	r0, #0
 8012ad0:	d1eb      	bne.n	8012aaa <__ieee754_pow+0x7fa>
 8012ad2:	4b96      	ldr	r3, [pc, #600]	@ (8012d2c <__ieee754_pow+0xa7c>)
 8012ad4:	e003      	b.n	8012ade <__ieee754_pow+0x82e>
 8012ad6:	4a96      	ldr	r2, [pc, #600]	@ (8012d30 <__ieee754_pow+0xa80>)
 8012ad8:	4293      	cmp	r3, r2
 8012ada:	f240 80e7 	bls.w	8012cac <__ieee754_pow+0x9fc>
 8012ade:	151b      	asrs	r3, r3, #20
 8012ae0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8012ae4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8012ae8:	fa4a fa03 	asr.w	sl, sl, r3
 8012aec:	44da      	add	sl, fp
 8012aee:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8012af2:	4890      	ldr	r0, [pc, #576]	@ (8012d34 <__ieee754_pow+0xa84>)
 8012af4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8012af8:	4108      	asrs	r0, r1
 8012afa:	ea00 030a 	and.w	r3, r0, sl
 8012afe:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8012b02:	f1c1 0114 	rsb	r1, r1, #20
 8012b06:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8012b0a:	fa4a fa01 	asr.w	sl, sl, r1
 8012b0e:	f1bb 0f00 	cmp.w	fp, #0
 8012b12:	4640      	mov	r0, r8
 8012b14:	4649      	mov	r1, r9
 8012b16:	f04f 0200 	mov.w	r2, #0
 8012b1a:	bfb8      	it	lt
 8012b1c:	f1ca 0a00 	rsblt	sl, sl, #0
 8012b20:	f7ed fbd2 	bl	80002c8 <__aeabi_dsub>
 8012b24:	4680      	mov	r8, r0
 8012b26:	4689      	mov	r9, r1
 8012b28:	4632      	mov	r2, r6
 8012b2a:	463b      	mov	r3, r7
 8012b2c:	4640      	mov	r0, r8
 8012b2e:	4649      	mov	r1, r9
 8012b30:	f7ed fbcc 	bl	80002cc <__adddf3>
 8012b34:	2400      	movs	r4, #0
 8012b36:	a36a      	add	r3, pc, #424	@ (adr r3, 8012ce0 <__ieee754_pow+0xa30>)
 8012b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b3c:	4620      	mov	r0, r4
 8012b3e:	460d      	mov	r5, r1
 8012b40:	f7ed fd7a 	bl	8000638 <__aeabi_dmul>
 8012b44:	4642      	mov	r2, r8
 8012b46:	e9cd 0100 	strd	r0, r1, [sp]
 8012b4a:	464b      	mov	r3, r9
 8012b4c:	4620      	mov	r0, r4
 8012b4e:	4629      	mov	r1, r5
 8012b50:	f7ed fbba 	bl	80002c8 <__aeabi_dsub>
 8012b54:	4602      	mov	r2, r0
 8012b56:	460b      	mov	r3, r1
 8012b58:	4630      	mov	r0, r6
 8012b5a:	4639      	mov	r1, r7
 8012b5c:	f7ed fbb4 	bl	80002c8 <__aeabi_dsub>
 8012b60:	a361      	add	r3, pc, #388	@ (adr r3, 8012ce8 <__ieee754_pow+0xa38>)
 8012b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b66:	f7ed fd67 	bl	8000638 <__aeabi_dmul>
 8012b6a:	a361      	add	r3, pc, #388	@ (adr r3, 8012cf0 <__ieee754_pow+0xa40>)
 8012b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b70:	4680      	mov	r8, r0
 8012b72:	4689      	mov	r9, r1
 8012b74:	4620      	mov	r0, r4
 8012b76:	4629      	mov	r1, r5
 8012b78:	f7ed fd5e 	bl	8000638 <__aeabi_dmul>
 8012b7c:	4602      	mov	r2, r0
 8012b7e:	460b      	mov	r3, r1
 8012b80:	4640      	mov	r0, r8
 8012b82:	4649      	mov	r1, r9
 8012b84:	f7ed fba2 	bl	80002cc <__adddf3>
 8012b88:	4604      	mov	r4, r0
 8012b8a:	460d      	mov	r5, r1
 8012b8c:	4602      	mov	r2, r0
 8012b8e:	460b      	mov	r3, r1
 8012b90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012b94:	f7ed fb9a 	bl	80002cc <__adddf3>
 8012b98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b9c:	4680      	mov	r8, r0
 8012b9e:	4689      	mov	r9, r1
 8012ba0:	f7ed fb92 	bl	80002c8 <__aeabi_dsub>
 8012ba4:	4602      	mov	r2, r0
 8012ba6:	460b      	mov	r3, r1
 8012ba8:	4620      	mov	r0, r4
 8012baa:	4629      	mov	r1, r5
 8012bac:	f7ed fb8c 	bl	80002c8 <__aeabi_dsub>
 8012bb0:	4642      	mov	r2, r8
 8012bb2:	4606      	mov	r6, r0
 8012bb4:	460f      	mov	r7, r1
 8012bb6:	464b      	mov	r3, r9
 8012bb8:	4640      	mov	r0, r8
 8012bba:	4649      	mov	r1, r9
 8012bbc:	f7ed fd3c 	bl	8000638 <__aeabi_dmul>
 8012bc0:	a34d      	add	r3, pc, #308	@ (adr r3, 8012cf8 <__ieee754_pow+0xa48>)
 8012bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bc6:	4604      	mov	r4, r0
 8012bc8:	460d      	mov	r5, r1
 8012bca:	f7ed fd35 	bl	8000638 <__aeabi_dmul>
 8012bce:	a34c      	add	r3, pc, #304	@ (adr r3, 8012d00 <__ieee754_pow+0xa50>)
 8012bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bd4:	f7ed fb78 	bl	80002c8 <__aeabi_dsub>
 8012bd8:	4622      	mov	r2, r4
 8012bda:	462b      	mov	r3, r5
 8012bdc:	f7ed fd2c 	bl	8000638 <__aeabi_dmul>
 8012be0:	a349      	add	r3, pc, #292	@ (adr r3, 8012d08 <__ieee754_pow+0xa58>)
 8012be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012be6:	f7ed fb71 	bl	80002cc <__adddf3>
 8012bea:	4622      	mov	r2, r4
 8012bec:	462b      	mov	r3, r5
 8012bee:	f7ed fd23 	bl	8000638 <__aeabi_dmul>
 8012bf2:	a347      	add	r3, pc, #284	@ (adr r3, 8012d10 <__ieee754_pow+0xa60>)
 8012bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bf8:	f7ed fb66 	bl	80002c8 <__aeabi_dsub>
 8012bfc:	4622      	mov	r2, r4
 8012bfe:	462b      	mov	r3, r5
 8012c00:	f7ed fd1a 	bl	8000638 <__aeabi_dmul>
 8012c04:	a344      	add	r3, pc, #272	@ (adr r3, 8012d18 <__ieee754_pow+0xa68>)
 8012c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c0a:	f7ed fb5f 	bl	80002cc <__adddf3>
 8012c0e:	4622      	mov	r2, r4
 8012c10:	462b      	mov	r3, r5
 8012c12:	f7ed fd11 	bl	8000638 <__aeabi_dmul>
 8012c16:	4602      	mov	r2, r0
 8012c18:	460b      	mov	r3, r1
 8012c1a:	4640      	mov	r0, r8
 8012c1c:	4649      	mov	r1, r9
 8012c1e:	f7ed fb53 	bl	80002c8 <__aeabi_dsub>
 8012c22:	4604      	mov	r4, r0
 8012c24:	460d      	mov	r5, r1
 8012c26:	4602      	mov	r2, r0
 8012c28:	460b      	mov	r3, r1
 8012c2a:	4640      	mov	r0, r8
 8012c2c:	4649      	mov	r1, r9
 8012c2e:	f7ed fd03 	bl	8000638 <__aeabi_dmul>
 8012c32:	2200      	movs	r2, #0
 8012c34:	e9cd 0100 	strd	r0, r1, [sp]
 8012c38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012c3c:	4620      	mov	r0, r4
 8012c3e:	4629      	mov	r1, r5
 8012c40:	f7ed fb42 	bl	80002c8 <__aeabi_dsub>
 8012c44:	4602      	mov	r2, r0
 8012c46:	460b      	mov	r3, r1
 8012c48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c4c:	f7ed fe1e 	bl	800088c <__aeabi_ddiv>
 8012c50:	4632      	mov	r2, r6
 8012c52:	4604      	mov	r4, r0
 8012c54:	460d      	mov	r5, r1
 8012c56:	463b      	mov	r3, r7
 8012c58:	4640      	mov	r0, r8
 8012c5a:	4649      	mov	r1, r9
 8012c5c:	f7ed fcec 	bl	8000638 <__aeabi_dmul>
 8012c60:	4632      	mov	r2, r6
 8012c62:	463b      	mov	r3, r7
 8012c64:	f7ed fb32 	bl	80002cc <__adddf3>
 8012c68:	4602      	mov	r2, r0
 8012c6a:	460b      	mov	r3, r1
 8012c6c:	4620      	mov	r0, r4
 8012c6e:	4629      	mov	r1, r5
 8012c70:	f7ed fb2a 	bl	80002c8 <__aeabi_dsub>
 8012c74:	4642      	mov	r2, r8
 8012c76:	464b      	mov	r3, r9
 8012c78:	f7ed fb26 	bl	80002c8 <__aeabi_dsub>
 8012c7c:	460b      	mov	r3, r1
 8012c7e:	4602      	mov	r2, r0
 8012c80:	492d      	ldr	r1, [pc, #180]	@ (8012d38 <__ieee754_pow+0xa88>)
 8012c82:	2000      	movs	r0, #0
 8012c84:	f7ed fb20 	bl	80002c8 <__aeabi_dsub>
 8012c88:	ec41 0b10 	vmov	d0, r0, r1
 8012c8c:	ee10 3a90 	vmov	r3, s1
 8012c90:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8012c94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012c98:	da0b      	bge.n	8012cb2 <__ieee754_pow+0xa02>
 8012c9a:	4650      	mov	r0, sl
 8012c9c:	f000 f9ec 	bl	8013078 <scalbn>
 8012ca0:	ec51 0b10 	vmov	r0, r1, d0
 8012ca4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012ca8:	f7ff bb6d 	b.w	8012386 <__ieee754_pow+0xd6>
 8012cac:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012cb0:	e73a      	b.n	8012b28 <__ieee754_pow+0x878>
 8012cb2:	ec51 0b10 	vmov	r0, r1, d0
 8012cb6:	4619      	mov	r1, r3
 8012cb8:	e7f4      	b.n	8012ca4 <__ieee754_pow+0x9f4>
 8012cba:	491f      	ldr	r1, [pc, #124]	@ (8012d38 <__ieee754_pow+0xa88>)
 8012cbc:	2000      	movs	r0, #0
 8012cbe:	f7ff bb14 	b.w	80122ea <__ieee754_pow+0x3a>
 8012cc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012cc6:	f7ff bb10 	b.w	80122ea <__ieee754_pow+0x3a>
 8012cca:	4630      	mov	r0, r6
 8012ccc:	4639      	mov	r1, r7
 8012cce:	f7ff bb0c 	b.w	80122ea <__ieee754_pow+0x3a>
 8012cd2:	460c      	mov	r4, r1
 8012cd4:	f7ff bb69 	b.w	80123aa <__ieee754_pow+0xfa>
 8012cd8:	2400      	movs	r4, #0
 8012cda:	f7ff bb4b 	b.w	8012374 <__ieee754_pow+0xc4>
 8012cde:	bf00      	nop
 8012ce0:	00000000 	.word	0x00000000
 8012ce4:	3fe62e43 	.word	0x3fe62e43
 8012ce8:	fefa39ef 	.word	0xfefa39ef
 8012cec:	3fe62e42 	.word	0x3fe62e42
 8012cf0:	0ca86c39 	.word	0x0ca86c39
 8012cf4:	be205c61 	.word	0xbe205c61
 8012cf8:	72bea4d0 	.word	0x72bea4d0
 8012cfc:	3e663769 	.word	0x3e663769
 8012d00:	c5d26bf1 	.word	0xc5d26bf1
 8012d04:	3ebbbd41 	.word	0x3ebbbd41
 8012d08:	af25de2c 	.word	0xaf25de2c
 8012d0c:	3f11566a 	.word	0x3f11566a
 8012d10:	16bebd93 	.word	0x16bebd93
 8012d14:	3f66c16c 	.word	0x3f66c16c
 8012d18:	5555553e 	.word	0x5555553e
 8012d1c:	3fc55555 	.word	0x3fc55555
 8012d20:	40900000 	.word	0x40900000
 8012d24:	4090cbff 	.word	0x4090cbff
 8012d28:	3f6f3400 	.word	0x3f6f3400
 8012d2c:	4090cc00 	.word	0x4090cc00
 8012d30:	3fe00000 	.word	0x3fe00000
 8012d34:	fff00000 	.word	0xfff00000
 8012d38:	3ff00000 	.word	0x3ff00000
 8012d3c:	652b82fe 	.word	0x652b82fe
 8012d40:	3c971547 	.word	0x3c971547
 8012d44:	00000000 	.word	0x00000000

08012d48 <atan>:
 8012d48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d4c:	ec55 4b10 	vmov	r4, r5, d0
 8012d50:	4bbf      	ldr	r3, [pc, #764]	@ (8013050 <atan+0x308>)
 8012d52:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8012d56:	429e      	cmp	r6, r3
 8012d58:	46ab      	mov	fp, r5
 8012d5a:	d918      	bls.n	8012d8e <atan+0x46>
 8012d5c:	4bbd      	ldr	r3, [pc, #756]	@ (8013054 <atan+0x30c>)
 8012d5e:	429e      	cmp	r6, r3
 8012d60:	d801      	bhi.n	8012d66 <atan+0x1e>
 8012d62:	d109      	bne.n	8012d78 <atan+0x30>
 8012d64:	b144      	cbz	r4, 8012d78 <atan+0x30>
 8012d66:	4622      	mov	r2, r4
 8012d68:	462b      	mov	r3, r5
 8012d6a:	4620      	mov	r0, r4
 8012d6c:	4629      	mov	r1, r5
 8012d6e:	f7ed faad 	bl	80002cc <__adddf3>
 8012d72:	4604      	mov	r4, r0
 8012d74:	460d      	mov	r5, r1
 8012d76:	e006      	b.n	8012d86 <atan+0x3e>
 8012d78:	f1bb 0f00 	cmp.w	fp, #0
 8012d7c:	f340 812b 	ble.w	8012fd6 <atan+0x28e>
 8012d80:	a597      	add	r5, pc, #604	@ (adr r5, 8012fe0 <atan+0x298>)
 8012d82:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012d86:	ec45 4b10 	vmov	d0, r4, r5
 8012d8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d8e:	4bb2      	ldr	r3, [pc, #712]	@ (8013058 <atan+0x310>)
 8012d90:	429e      	cmp	r6, r3
 8012d92:	d813      	bhi.n	8012dbc <atan+0x74>
 8012d94:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8012d98:	429e      	cmp	r6, r3
 8012d9a:	d80c      	bhi.n	8012db6 <atan+0x6e>
 8012d9c:	a392      	add	r3, pc, #584	@ (adr r3, 8012fe8 <atan+0x2a0>)
 8012d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012da2:	4620      	mov	r0, r4
 8012da4:	4629      	mov	r1, r5
 8012da6:	f7ed fa91 	bl	80002cc <__adddf3>
 8012daa:	4bac      	ldr	r3, [pc, #688]	@ (801305c <atan+0x314>)
 8012dac:	2200      	movs	r2, #0
 8012dae:	f7ed fed3 	bl	8000b58 <__aeabi_dcmpgt>
 8012db2:	2800      	cmp	r0, #0
 8012db4:	d1e7      	bne.n	8012d86 <atan+0x3e>
 8012db6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8012dba:	e029      	b.n	8012e10 <atan+0xc8>
 8012dbc:	f7fe fc66 	bl	801168c <fabs>
 8012dc0:	4ba7      	ldr	r3, [pc, #668]	@ (8013060 <atan+0x318>)
 8012dc2:	429e      	cmp	r6, r3
 8012dc4:	ec55 4b10 	vmov	r4, r5, d0
 8012dc8:	f200 80bc 	bhi.w	8012f44 <atan+0x1fc>
 8012dcc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8012dd0:	429e      	cmp	r6, r3
 8012dd2:	f200 809e 	bhi.w	8012f12 <atan+0x1ca>
 8012dd6:	4622      	mov	r2, r4
 8012dd8:	462b      	mov	r3, r5
 8012dda:	4620      	mov	r0, r4
 8012ddc:	4629      	mov	r1, r5
 8012dde:	f7ed fa75 	bl	80002cc <__adddf3>
 8012de2:	4b9e      	ldr	r3, [pc, #632]	@ (801305c <atan+0x314>)
 8012de4:	2200      	movs	r2, #0
 8012de6:	f7ed fa6f 	bl	80002c8 <__aeabi_dsub>
 8012dea:	2200      	movs	r2, #0
 8012dec:	4606      	mov	r6, r0
 8012dee:	460f      	mov	r7, r1
 8012df0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012df4:	4620      	mov	r0, r4
 8012df6:	4629      	mov	r1, r5
 8012df8:	f7ed fa68 	bl	80002cc <__adddf3>
 8012dfc:	4602      	mov	r2, r0
 8012dfe:	460b      	mov	r3, r1
 8012e00:	4630      	mov	r0, r6
 8012e02:	4639      	mov	r1, r7
 8012e04:	f7ed fd42 	bl	800088c <__aeabi_ddiv>
 8012e08:	f04f 0a00 	mov.w	sl, #0
 8012e0c:	4604      	mov	r4, r0
 8012e0e:	460d      	mov	r5, r1
 8012e10:	4622      	mov	r2, r4
 8012e12:	462b      	mov	r3, r5
 8012e14:	4620      	mov	r0, r4
 8012e16:	4629      	mov	r1, r5
 8012e18:	f7ed fc0e 	bl	8000638 <__aeabi_dmul>
 8012e1c:	4602      	mov	r2, r0
 8012e1e:	460b      	mov	r3, r1
 8012e20:	4680      	mov	r8, r0
 8012e22:	4689      	mov	r9, r1
 8012e24:	f7ed fc08 	bl	8000638 <__aeabi_dmul>
 8012e28:	a371      	add	r3, pc, #452	@ (adr r3, 8012ff0 <atan+0x2a8>)
 8012e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e2e:	4606      	mov	r6, r0
 8012e30:	460f      	mov	r7, r1
 8012e32:	f7ed fc01 	bl	8000638 <__aeabi_dmul>
 8012e36:	a370      	add	r3, pc, #448	@ (adr r3, 8012ff8 <atan+0x2b0>)
 8012e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e3c:	f7ed fa46 	bl	80002cc <__adddf3>
 8012e40:	4632      	mov	r2, r6
 8012e42:	463b      	mov	r3, r7
 8012e44:	f7ed fbf8 	bl	8000638 <__aeabi_dmul>
 8012e48:	a36d      	add	r3, pc, #436	@ (adr r3, 8013000 <atan+0x2b8>)
 8012e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e4e:	f7ed fa3d 	bl	80002cc <__adddf3>
 8012e52:	4632      	mov	r2, r6
 8012e54:	463b      	mov	r3, r7
 8012e56:	f7ed fbef 	bl	8000638 <__aeabi_dmul>
 8012e5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8013008 <atan+0x2c0>)
 8012e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e60:	f7ed fa34 	bl	80002cc <__adddf3>
 8012e64:	4632      	mov	r2, r6
 8012e66:	463b      	mov	r3, r7
 8012e68:	f7ed fbe6 	bl	8000638 <__aeabi_dmul>
 8012e6c:	a368      	add	r3, pc, #416	@ (adr r3, 8013010 <atan+0x2c8>)
 8012e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e72:	f7ed fa2b 	bl	80002cc <__adddf3>
 8012e76:	4632      	mov	r2, r6
 8012e78:	463b      	mov	r3, r7
 8012e7a:	f7ed fbdd 	bl	8000638 <__aeabi_dmul>
 8012e7e:	a366      	add	r3, pc, #408	@ (adr r3, 8013018 <atan+0x2d0>)
 8012e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e84:	f7ed fa22 	bl	80002cc <__adddf3>
 8012e88:	4642      	mov	r2, r8
 8012e8a:	464b      	mov	r3, r9
 8012e8c:	f7ed fbd4 	bl	8000638 <__aeabi_dmul>
 8012e90:	a363      	add	r3, pc, #396	@ (adr r3, 8013020 <atan+0x2d8>)
 8012e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e96:	4680      	mov	r8, r0
 8012e98:	4689      	mov	r9, r1
 8012e9a:	4630      	mov	r0, r6
 8012e9c:	4639      	mov	r1, r7
 8012e9e:	f7ed fbcb 	bl	8000638 <__aeabi_dmul>
 8012ea2:	a361      	add	r3, pc, #388	@ (adr r3, 8013028 <atan+0x2e0>)
 8012ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ea8:	f7ed fa0e 	bl	80002c8 <__aeabi_dsub>
 8012eac:	4632      	mov	r2, r6
 8012eae:	463b      	mov	r3, r7
 8012eb0:	f7ed fbc2 	bl	8000638 <__aeabi_dmul>
 8012eb4:	a35e      	add	r3, pc, #376	@ (adr r3, 8013030 <atan+0x2e8>)
 8012eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012eba:	f7ed fa05 	bl	80002c8 <__aeabi_dsub>
 8012ebe:	4632      	mov	r2, r6
 8012ec0:	463b      	mov	r3, r7
 8012ec2:	f7ed fbb9 	bl	8000638 <__aeabi_dmul>
 8012ec6:	a35c      	add	r3, pc, #368	@ (adr r3, 8013038 <atan+0x2f0>)
 8012ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ecc:	f7ed f9fc 	bl	80002c8 <__aeabi_dsub>
 8012ed0:	4632      	mov	r2, r6
 8012ed2:	463b      	mov	r3, r7
 8012ed4:	f7ed fbb0 	bl	8000638 <__aeabi_dmul>
 8012ed8:	a359      	add	r3, pc, #356	@ (adr r3, 8013040 <atan+0x2f8>)
 8012eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ede:	f7ed f9f3 	bl	80002c8 <__aeabi_dsub>
 8012ee2:	4632      	mov	r2, r6
 8012ee4:	463b      	mov	r3, r7
 8012ee6:	f7ed fba7 	bl	8000638 <__aeabi_dmul>
 8012eea:	4602      	mov	r2, r0
 8012eec:	460b      	mov	r3, r1
 8012eee:	4640      	mov	r0, r8
 8012ef0:	4649      	mov	r1, r9
 8012ef2:	f7ed f9eb 	bl	80002cc <__adddf3>
 8012ef6:	4622      	mov	r2, r4
 8012ef8:	462b      	mov	r3, r5
 8012efa:	f7ed fb9d 	bl	8000638 <__aeabi_dmul>
 8012efe:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 8012f02:	4602      	mov	r2, r0
 8012f04:	460b      	mov	r3, r1
 8012f06:	d148      	bne.n	8012f9a <atan+0x252>
 8012f08:	4620      	mov	r0, r4
 8012f0a:	4629      	mov	r1, r5
 8012f0c:	f7ed f9dc 	bl	80002c8 <__aeabi_dsub>
 8012f10:	e72f      	b.n	8012d72 <atan+0x2a>
 8012f12:	4b52      	ldr	r3, [pc, #328]	@ (801305c <atan+0x314>)
 8012f14:	2200      	movs	r2, #0
 8012f16:	4620      	mov	r0, r4
 8012f18:	4629      	mov	r1, r5
 8012f1a:	f7ed f9d5 	bl	80002c8 <__aeabi_dsub>
 8012f1e:	4b4f      	ldr	r3, [pc, #316]	@ (801305c <atan+0x314>)
 8012f20:	4606      	mov	r6, r0
 8012f22:	460f      	mov	r7, r1
 8012f24:	2200      	movs	r2, #0
 8012f26:	4620      	mov	r0, r4
 8012f28:	4629      	mov	r1, r5
 8012f2a:	f7ed f9cf 	bl	80002cc <__adddf3>
 8012f2e:	4602      	mov	r2, r0
 8012f30:	460b      	mov	r3, r1
 8012f32:	4630      	mov	r0, r6
 8012f34:	4639      	mov	r1, r7
 8012f36:	f7ed fca9 	bl	800088c <__aeabi_ddiv>
 8012f3a:	f04f 0a01 	mov.w	sl, #1
 8012f3e:	4604      	mov	r4, r0
 8012f40:	460d      	mov	r5, r1
 8012f42:	e765      	b.n	8012e10 <atan+0xc8>
 8012f44:	4b47      	ldr	r3, [pc, #284]	@ (8013064 <atan+0x31c>)
 8012f46:	429e      	cmp	r6, r3
 8012f48:	d21c      	bcs.n	8012f84 <atan+0x23c>
 8012f4a:	4b47      	ldr	r3, [pc, #284]	@ (8013068 <atan+0x320>)
 8012f4c:	2200      	movs	r2, #0
 8012f4e:	4620      	mov	r0, r4
 8012f50:	4629      	mov	r1, r5
 8012f52:	f7ed f9b9 	bl	80002c8 <__aeabi_dsub>
 8012f56:	4b44      	ldr	r3, [pc, #272]	@ (8013068 <atan+0x320>)
 8012f58:	4606      	mov	r6, r0
 8012f5a:	460f      	mov	r7, r1
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	4620      	mov	r0, r4
 8012f60:	4629      	mov	r1, r5
 8012f62:	f7ed fb69 	bl	8000638 <__aeabi_dmul>
 8012f66:	4b3d      	ldr	r3, [pc, #244]	@ (801305c <atan+0x314>)
 8012f68:	2200      	movs	r2, #0
 8012f6a:	f7ed f9af 	bl	80002cc <__adddf3>
 8012f6e:	4602      	mov	r2, r0
 8012f70:	460b      	mov	r3, r1
 8012f72:	4630      	mov	r0, r6
 8012f74:	4639      	mov	r1, r7
 8012f76:	f7ed fc89 	bl	800088c <__aeabi_ddiv>
 8012f7a:	f04f 0a02 	mov.w	sl, #2
 8012f7e:	4604      	mov	r4, r0
 8012f80:	460d      	mov	r5, r1
 8012f82:	e745      	b.n	8012e10 <atan+0xc8>
 8012f84:	4622      	mov	r2, r4
 8012f86:	462b      	mov	r3, r5
 8012f88:	4938      	ldr	r1, [pc, #224]	@ (801306c <atan+0x324>)
 8012f8a:	2000      	movs	r0, #0
 8012f8c:	f7ed fc7e 	bl	800088c <__aeabi_ddiv>
 8012f90:	f04f 0a03 	mov.w	sl, #3
 8012f94:	4604      	mov	r4, r0
 8012f96:	460d      	mov	r5, r1
 8012f98:	e73a      	b.n	8012e10 <atan+0xc8>
 8012f9a:	4b35      	ldr	r3, [pc, #212]	@ (8013070 <atan+0x328>)
 8012f9c:	4e35      	ldr	r6, [pc, #212]	@ (8013074 <atan+0x32c>)
 8012f9e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa6:	f7ed f98f 	bl	80002c8 <__aeabi_dsub>
 8012faa:	4622      	mov	r2, r4
 8012fac:	462b      	mov	r3, r5
 8012fae:	f7ed f98b 	bl	80002c8 <__aeabi_dsub>
 8012fb2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8012fb6:	4602      	mov	r2, r0
 8012fb8:	460b      	mov	r3, r1
 8012fba:	e9d6 0100 	ldrd	r0, r1, [r6]
 8012fbe:	f7ed f983 	bl	80002c8 <__aeabi_dsub>
 8012fc2:	f1bb 0f00 	cmp.w	fp, #0
 8012fc6:	4604      	mov	r4, r0
 8012fc8:	460d      	mov	r5, r1
 8012fca:	f6bf aedc 	bge.w	8012d86 <atan+0x3e>
 8012fce:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8012fd2:	461d      	mov	r5, r3
 8012fd4:	e6d7      	b.n	8012d86 <atan+0x3e>
 8012fd6:	a51c      	add	r5, pc, #112	@ (adr r5, 8013048 <atan+0x300>)
 8012fd8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012fdc:	e6d3      	b.n	8012d86 <atan+0x3e>
 8012fde:	bf00      	nop
 8012fe0:	54442d18 	.word	0x54442d18
 8012fe4:	3ff921fb 	.word	0x3ff921fb
 8012fe8:	8800759c 	.word	0x8800759c
 8012fec:	7e37e43c 	.word	0x7e37e43c
 8012ff0:	e322da11 	.word	0xe322da11
 8012ff4:	3f90ad3a 	.word	0x3f90ad3a
 8012ff8:	24760deb 	.word	0x24760deb
 8012ffc:	3fa97b4b 	.word	0x3fa97b4b
 8013000:	a0d03d51 	.word	0xa0d03d51
 8013004:	3fb10d66 	.word	0x3fb10d66
 8013008:	c54c206e 	.word	0xc54c206e
 801300c:	3fb745cd 	.word	0x3fb745cd
 8013010:	920083ff 	.word	0x920083ff
 8013014:	3fc24924 	.word	0x3fc24924
 8013018:	5555550d 	.word	0x5555550d
 801301c:	3fd55555 	.word	0x3fd55555
 8013020:	2c6a6c2f 	.word	0x2c6a6c2f
 8013024:	bfa2b444 	.word	0xbfa2b444
 8013028:	52defd9a 	.word	0x52defd9a
 801302c:	3fadde2d 	.word	0x3fadde2d
 8013030:	af749a6d 	.word	0xaf749a6d
 8013034:	3fb3b0f2 	.word	0x3fb3b0f2
 8013038:	fe231671 	.word	0xfe231671
 801303c:	3fbc71c6 	.word	0x3fbc71c6
 8013040:	9998ebc4 	.word	0x9998ebc4
 8013044:	3fc99999 	.word	0x3fc99999
 8013048:	54442d18 	.word	0x54442d18
 801304c:	bff921fb 	.word	0xbff921fb
 8013050:	440fffff 	.word	0x440fffff
 8013054:	7ff00000 	.word	0x7ff00000
 8013058:	3fdbffff 	.word	0x3fdbffff
 801305c:	3ff00000 	.word	0x3ff00000
 8013060:	3ff2ffff 	.word	0x3ff2ffff
 8013064:	40038000 	.word	0x40038000
 8013068:	3ff80000 	.word	0x3ff80000
 801306c:	bff00000 	.word	0xbff00000
 8013070:	080137b0 	.word	0x080137b0
 8013074:	080137d0 	.word	0x080137d0

08013078 <scalbn>:
 8013078:	b570      	push	{r4, r5, r6, lr}
 801307a:	ec55 4b10 	vmov	r4, r5, d0
 801307e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8013082:	4606      	mov	r6, r0
 8013084:	462b      	mov	r3, r5
 8013086:	b991      	cbnz	r1, 80130ae <scalbn+0x36>
 8013088:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801308c:	4323      	orrs	r3, r4
 801308e:	d03b      	beq.n	8013108 <scalbn+0x90>
 8013090:	4b33      	ldr	r3, [pc, #204]	@ (8013160 <scalbn+0xe8>)
 8013092:	4620      	mov	r0, r4
 8013094:	4629      	mov	r1, r5
 8013096:	2200      	movs	r2, #0
 8013098:	f7ed face 	bl	8000638 <__aeabi_dmul>
 801309c:	4b31      	ldr	r3, [pc, #196]	@ (8013164 <scalbn+0xec>)
 801309e:	429e      	cmp	r6, r3
 80130a0:	4604      	mov	r4, r0
 80130a2:	460d      	mov	r5, r1
 80130a4:	da0f      	bge.n	80130c6 <scalbn+0x4e>
 80130a6:	a326      	add	r3, pc, #152	@ (adr r3, 8013140 <scalbn+0xc8>)
 80130a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130ac:	e01e      	b.n	80130ec <scalbn+0x74>
 80130ae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80130b2:	4291      	cmp	r1, r2
 80130b4:	d10b      	bne.n	80130ce <scalbn+0x56>
 80130b6:	4622      	mov	r2, r4
 80130b8:	4620      	mov	r0, r4
 80130ba:	4629      	mov	r1, r5
 80130bc:	f7ed f906 	bl	80002cc <__adddf3>
 80130c0:	4604      	mov	r4, r0
 80130c2:	460d      	mov	r5, r1
 80130c4:	e020      	b.n	8013108 <scalbn+0x90>
 80130c6:	460b      	mov	r3, r1
 80130c8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80130cc:	3936      	subs	r1, #54	@ 0x36
 80130ce:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80130d2:	4296      	cmp	r6, r2
 80130d4:	dd0d      	ble.n	80130f2 <scalbn+0x7a>
 80130d6:	2d00      	cmp	r5, #0
 80130d8:	a11b      	add	r1, pc, #108	@ (adr r1, 8013148 <scalbn+0xd0>)
 80130da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130de:	da02      	bge.n	80130e6 <scalbn+0x6e>
 80130e0:	a11b      	add	r1, pc, #108	@ (adr r1, 8013150 <scalbn+0xd8>)
 80130e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130e6:	a318      	add	r3, pc, #96	@ (adr r3, 8013148 <scalbn+0xd0>)
 80130e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80130ec:	f7ed faa4 	bl	8000638 <__aeabi_dmul>
 80130f0:	e7e6      	b.n	80130c0 <scalbn+0x48>
 80130f2:	1872      	adds	r2, r6, r1
 80130f4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80130f8:	428a      	cmp	r2, r1
 80130fa:	dcec      	bgt.n	80130d6 <scalbn+0x5e>
 80130fc:	2a00      	cmp	r2, #0
 80130fe:	dd06      	ble.n	801310e <scalbn+0x96>
 8013100:	f36f 531e 	bfc	r3, #20, #11
 8013104:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013108:	ec45 4b10 	vmov	d0, r4, r5
 801310c:	bd70      	pop	{r4, r5, r6, pc}
 801310e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8013112:	da08      	bge.n	8013126 <scalbn+0xae>
 8013114:	2d00      	cmp	r5, #0
 8013116:	a10a      	add	r1, pc, #40	@ (adr r1, 8013140 <scalbn+0xc8>)
 8013118:	e9d1 0100 	ldrd	r0, r1, [r1]
 801311c:	dac3      	bge.n	80130a6 <scalbn+0x2e>
 801311e:	a10e      	add	r1, pc, #56	@ (adr r1, 8013158 <scalbn+0xe0>)
 8013120:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013124:	e7bf      	b.n	80130a6 <scalbn+0x2e>
 8013126:	3236      	adds	r2, #54	@ 0x36
 8013128:	f36f 531e 	bfc	r3, #20, #11
 801312c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013130:	4620      	mov	r0, r4
 8013132:	4b0d      	ldr	r3, [pc, #52]	@ (8013168 <scalbn+0xf0>)
 8013134:	4629      	mov	r1, r5
 8013136:	2200      	movs	r2, #0
 8013138:	e7d8      	b.n	80130ec <scalbn+0x74>
 801313a:	bf00      	nop
 801313c:	f3af 8000 	nop.w
 8013140:	c2f8f359 	.word	0xc2f8f359
 8013144:	01a56e1f 	.word	0x01a56e1f
 8013148:	8800759c 	.word	0x8800759c
 801314c:	7e37e43c 	.word	0x7e37e43c
 8013150:	8800759c 	.word	0x8800759c
 8013154:	fe37e43c 	.word	0xfe37e43c
 8013158:	c2f8f359 	.word	0xc2f8f359
 801315c:	81a56e1f 	.word	0x81a56e1f
 8013160:	43500000 	.word	0x43500000
 8013164:	ffff3cb0 	.word	0xffff3cb0
 8013168:	3c900000 	.word	0x3c900000

0801316c <with_errno>:
 801316c:	b510      	push	{r4, lr}
 801316e:	ed2d 8b02 	vpush	{d8}
 8013172:	eeb0 8a40 	vmov.f32	s16, s0
 8013176:	eef0 8a60 	vmov.f32	s17, s1
 801317a:	4604      	mov	r4, r0
 801317c:	f7fa facc 	bl	800d718 <__errno>
 8013180:	eeb0 0a48 	vmov.f32	s0, s16
 8013184:	eef0 0a68 	vmov.f32	s1, s17
 8013188:	ecbd 8b02 	vpop	{d8}
 801318c:	6004      	str	r4, [r0, #0]
 801318e:	bd10      	pop	{r4, pc}

08013190 <xflow>:
 8013190:	4603      	mov	r3, r0
 8013192:	b507      	push	{r0, r1, r2, lr}
 8013194:	ec51 0b10 	vmov	r0, r1, d0
 8013198:	b183      	cbz	r3, 80131bc <xflow+0x2c>
 801319a:	4602      	mov	r2, r0
 801319c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80131a0:	e9cd 2300 	strd	r2, r3, [sp]
 80131a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80131a8:	f7ed fa46 	bl	8000638 <__aeabi_dmul>
 80131ac:	ec41 0b10 	vmov	d0, r0, r1
 80131b0:	2022      	movs	r0, #34	@ 0x22
 80131b2:	b003      	add	sp, #12
 80131b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80131b8:	f7ff bfd8 	b.w	801316c <with_errno>
 80131bc:	4602      	mov	r2, r0
 80131be:	460b      	mov	r3, r1
 80131c0:	e7ee      	b.n	80131a0 <xflow+0x10>
 80131c2:	0000      	movs	r0, r0
 80131c4:	0000      	movs	r0, r0
	...

080131c8 <__math_uflow>:
 80131c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80131d0 <__math_uflow+0x8>
 80131cc:	f7ff bfe0 	b.w	8013190 <xflow>
 80131d0:	00000000 	.word	0x00000000
 80131d4:	10000000 	.word	0x10000000

080131d8 <__math_oflow>:
 80131d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80131e0 <__math_oflow+0x8>
 80131dc:	f7ff bfd8 	b.w	8013190 <xflow>
 80131e0:	00000000 	.word	0x00000000
 80131e4:	70000000 	.word	0x70000000

080131e8 <_init>:
 80131e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131ea:	bf00      	nop
 80131ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131ee:	bc08      	pop	{r3}
 80131f0:	469e      	mov	lr, r3
 80131f2:	4770      	bx	lr

080131f4 <_fini>:
 80131f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80131f6:	bf00      	nop
 80131f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80131fa:	bc08      	pop	{r3}
 80131fc:	469e      	mov	lr, r3
 80131fe:	4770      	bx	lr
