# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../sr.srcs/sources_1/bd/sr/ipshared/a5d3/sources_1/new/nand21.v" \
"../../../../sr.srcs/sources_1/bd/sr/ip/sr_nand21_0_0/sim/sr_nand21_0_0.v" \
"../../../../sr.srcs/sources_1/bd/sr/ip/sr_nand21_1_0/sim/sr_nand21_1_0.v" \
"../../../../sr.srcs/sources_1/bd/sr/ip/sr_nand21_2_0/sim/sr_nand21_2_0.v" \
"../../../../sr.srcs/sources_1/bd/sr/ip/sr_nand21_3_0/sim/sr_nand21_3_0.v" \
"../../../../sr.srcs/sources_1/bd/sr/sim/sr.v" \
"../../../../sr.srcs/sim_1/new/sim_sr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
