
---------- Begin Simulation Statistics ----------
final_tick                               1639880423500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 883148                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671456                       # Number of bytes of host memory used
host_op_rate                                  1061025                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1029.70                       # Real time elapsed on the host
host_tick_rate                             1592580327                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   909377551                       # Number of instructions simulated
sim_ops                                    1092537524                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.639880                       # Number of seconds simulated
sim_ticks                                1639880423500                       # Number of ticks simulated
system.cpu.Branches                          27589695                       # Number of branches fetched
system.cpu.committedInsts                   909377551                       # Number of instructions committed
system.cpu.committedOps                    1092537524                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       3279760847                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               3279760846.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            206007174                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           549539066                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     24367678                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                3282082                       # Number of float alu accesses
system.cpu.num_fp_insts                       3282082                       # number of float instructions
system.cpu.num_fp_register_reads              5512277                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2887274                       # number of times the floating registers were written
system.cpu.num_func_calls                     1708462                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1088467822                       # Number of integer alu accesses
system.cpu.num_int_insts                   1088467822                       # number of integer instructions
system.cpu.num_int_register_reads          2497531816                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1036071446                       # number of times the integer registers were written
system.cpu.num_load_insts                   382539229                       # Number of load instructions
system.cpu.num_mem_refs                     424780710                       # number of memory refs
system.cpu.num_store_insts                   42241481                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1708043      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                 646449507     59.17%     59.32% # Class of executed instruction
system.cpu.op_class::IntMult                 16842769      1.54%     60.86% # Class of executed instruction
system.cpu.op_class::IntDiv                    460046      0.04%     60.91% # Class of executed instruction
system.cpu.op_class::FloatAdd                  131439      0.01%     60.92% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::SimdAdd                      318      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.92% # Class of executed instruction
system.cpu.op_class::SimdAlu                   524945      0.05%     60.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     60.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                   524992      0.05%     61.01% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1180461      0.11%     61.12% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShift                     85      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::MemRead                382145171     34.98%     96.10% # Class of executed instruction
system.cpu.op_class::MemWrite                42109237      3.85%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead              394058      0.04%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             132244      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1092603353                       # Class of executed instruction
system.cpu.workload.numSyscalls                 65577                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1400138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        16822                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2805398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16822                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    423376234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        423376234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    423376234                       # number of overall hits
system.cpu.dcache.overall_hits::total       423376234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1404227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1404227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1404227                       # number of overall misses
system.cpu.dcache.overall_misses::total       1404227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  19694464000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19694464000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19694464000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19694464000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    424780461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    424780461                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    424780461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    424780461                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14025.128416                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14025.128416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14025.128416                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14025.128416                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1340295                       # number of writebacks
system.cpu.dcache.writebacks::total           1340295                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      1404227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1404227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1404227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1404227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18290237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18290237000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18290237000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18290237000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003306                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003306                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003306                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003306                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13025.128416                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13025.128416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13025.128416                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13025.128416                       # average overall mshr miss latency
system.cpu.dcache.replacements                1400131                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    381174375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381174375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1364814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1364814                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18307988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18307988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    382539189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382539189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13414.273300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13414.273300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1364814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1364814                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16943174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16943174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12414.273300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12414.273300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42201859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42201859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39413                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1386476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1386476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42241272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42241272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 35178.139193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35178.139193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1347063000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1347063000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 34178.139193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34178.139193                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4094.429523                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           424780461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1404227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            302.501277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4094.429523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         2567                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         850965149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        850965149                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382539232                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    42241481                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                      13472372                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           621                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1196728691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1196728691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1196728691                       # number of overall hits
system.cpu.icache.overall_hits::total      1196728691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1033                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1033                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1033                       # number of overall misses
system.cpu.icache.overall_misses::total          1033                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81037500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81037500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81037500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81037500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1196729724                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1196729724                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1196729724                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1196729724                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78448.693127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78448.693127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78448.693127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78448.693127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1033                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1033                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1033                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1033                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     80004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80004500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     80004500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80004500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77448.693127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77448.693127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77448.693127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77448.693127                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1196728691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1196728691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1033                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1033                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81037500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81037500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1196729724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1196729724                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78448.693127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78448.693127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1033                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     80004500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80004500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77448.693127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77448.693127                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           952.527618                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1196729724                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1033                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1158499.248790                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   952.527618                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.232551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.232551                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1026                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          953                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250488                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2393460481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2393460481                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1196729766                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           159                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1639880423500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data              1380341                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1380341                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data             1380341                       # number of overall hits
system.l2.overall_hits::total                 1380341                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              23886                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24919                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1033                       # number of overall misses
system.l2.overall_misses::.cpu.data             23886                       # number of overall misses
system.l2.overall_misses::total                 24919                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     78449500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1690315500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1768765000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     78449500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1690315500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1768765000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1033                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1404227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1405260                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1033                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1404227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1405260                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.017010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017733                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.017010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017733                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75943.368829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70765.950766                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70980.577070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75943.368829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70765.950766                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70980.577070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 533                       # number of writebacks
system.l2.writebacks::total                       533                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         23886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24919                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        23886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24919                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     68119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1451455500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1519575000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1451455500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1519575000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.017010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.017010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017733                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65943.368829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60765.950766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60980.577070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65943.368829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60765.950766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60980.577070                       # average overall mshr miss latency
system.l2.replacements                          17833                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1340295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1340295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1340295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1340295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8665                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8665                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             26237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26237                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           13176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13176                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1012454500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1012454500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.334306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.334306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76840.809047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76840.809047                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        13176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    880694500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    880694500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.334306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.334306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66840.809047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66840.809047                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst         1033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     78449500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     78449500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75943.368829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75943.368829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68119500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68119500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65943.368829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65943.368829                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1354104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1354104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        10710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10710                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677861000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677861000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1364814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1364814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 63292.343604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 63292.343604                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    570761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    570761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 53292.343604                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 53292.343604                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14462.038191                       # Cycle average of tags in use
system.l2.tags.total_refs                     2796733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32337                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     86.487089                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.849063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       290.687679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14116.501449                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.861603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.882693                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.885254                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2837735                       # Number of tag accesses
system.l2.tags.data_accesses                  2837735                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      3.266916469250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           28                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           28                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              461341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       24919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        533                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24919                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      533                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5123                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.46                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  533                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     705.107143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.707410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2338.543189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            24     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      3.57%     89.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.714286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.699663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     14.29%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     85.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  327872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1594816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                34112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1639880349500                       # Total gap between requests
system.mem_ctrls.avgGap                   64430313.90                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        66112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1200832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        31744                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 40315.134599202684                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 732268.025638760882                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 19357.508965348046                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1033                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        23886                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          533                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25957000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    529301500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 15691852572250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25127.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     22159.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 29440623962.95                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        66112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1528704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1594816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        66112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        66112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        34112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        34112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1033                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        23886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          24919                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          533                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           533                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        40315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       932205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           972520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        40315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        40315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        20802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           20802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        20802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        40315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       932205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          993321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19796                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 496                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2643                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               184083500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              98980000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          555258500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9299.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28049.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               14285                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                429                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         5573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   232.722053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   122.984283                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   313.419482                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3553     63.75%     63.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          687     12.33%     76.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          171      3.07%     79.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          199      3.57%     82.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          133      2.39%     85.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          123      2.21%     87.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           92      1.65%     88.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          134      2.40%     91.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          481      8.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         5573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1266944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              31744                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.772583                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.019358                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        16793280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         8922045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       69893460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        798660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 129450559680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27394383540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 606645128160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  763586478825                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.635462                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1576882557500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  54759120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8238746000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        23033640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        12227490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       71449980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       1790460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 129450559680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28845420000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 605423202720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  763827683970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.782549                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1573688472750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  54759120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11432830750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11743                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          533                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9143                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13176                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13176                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11743                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        59514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        59514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  59514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1628928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1628928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1628928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24919                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24919    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24919                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            36733500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130915500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1365847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1340828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           77136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39413                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39413                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1033                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1364814                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2073                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4208585                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4210658                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    175649408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              175715968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           17833                       # Total snoops (count)
system.tol2bus.snoopTraffic                     34112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1423093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011821                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1406271     98.82%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16822      1.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1423093                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1639880423500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2743001000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1549500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2106340500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
