
5. Printing statistics.

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0 ===

   Number of wires:                 99
   Number of wire bits:            341
   Number of public wires:          54
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          146
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0 ===

   Number of wires:                110
   Number of wire bits:            435
   Number of public wires:          58
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          200
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1 ===

   Number of wires:                 72
   Number of wire bits:           1248
   Number of public wires:          72
   Number of public wire bits:    1248
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           48

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           48

=== $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1 ===

   Number of wires:                 24
   Number of wire bits:           1440
   Number of public wires:          24
   Number of public wire bits:    1440
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                          192

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0 ===

   Number of wires:                 55
   Number of wire bits:            142
   Number of public wires:          28
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0 ===

   Number of wires:                101
   Number of wire bits:            389
   Number of public wires:          51
   Number of public wire bits:     305
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          176
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            451
   Number of public wires:          58
   Number of public wire bits:     365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          208
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0 ===

   Number of wires:                101
   Number of wire bits:            373
   Number of public wires:          51
   Number of public wire bits:     289
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          168
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1 ===

   Number of wires:                  9
   Number of wire bits:             45
   Number of public wires:           9
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc512 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_Block_entry_proc_proc513 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_Block_entry_proc_proc514 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_Block_entry_proc_proc515 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232 ===

   Number of wires:               1917
   Number of wire bits:           9485
   Number of public wires:        1493
   Number of public wire bits:    9061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                764
     $and                          358
     $not                          146
     $or                            66
     $reduce_or                     22
     $sdff                          66

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             80
   Number of public wires:          12
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            259
   Number of public wires:          11
   Number of public wire bits:      79
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           88

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             76
   Number of public wires:          12
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            247
   Number of public wires:          11
   Number of public wire bits:      75
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             84
   Number of public wires:          12
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            271
   Number of public wires:          11
   Number of public wire bits:      83
   Number of memories:               1
   Number of memory bits:         1152
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           96

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             58
   Number of public wires:          11
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            209
   Number of public wires:          10
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           76

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             61
   Number of public wires:          10
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            164
   Number of public wires:           9
   Number of public wire bits:      60
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           42

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             65
   Number of public wires:          10
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            172
   Number of public wires:           9
   Number of public wire bits:      64
   Number of memories:               1
   Number of memory bits:          576
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           46

=== td_fused_top_fifo_w12_d11_S ===

   Number of wires:                 46
   Number of wire bits:            175
   Number of public wires:          17
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            5
     $and                           68
     $eq                            69
     $logic_and                      2
     $logic_not                     69
     $mux                           17
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          7
     $sub                            5

=== td_fused_top_fifo_w12_d11_S_shiftReg ===

   Number of wires:                 26
   Number of wire bits:            172
   Number of public wires:          16
   Number of public wire bits:     162
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $dffe                         132
     $eq                            36
     $logic_not                      4
     $pmux                          12

=== td_fused_top_fifo_w16_d2_S_x1 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x1_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w1_d12_S ===

   Number of wires:                 46
   Number of wire bits:            131
   Number of public wires:          17
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            5
     $and                           68
     $eq                            69
     $logic_and                      2
     $logic_not                     69
     $mux                           17
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          7
     $sub                            5

=== td_fused_top_fifo_w1_d12_S_shiftReg ===

   Number of wires:                 28
   Number of wire bits:             31
   Number of public wires:          17
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $dffe                          12
     $eq                            40
     $logic_not                      4
     $pmux                           1

=== td_fused_top_fifo_w5_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            128
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w5_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             24
   Number of public wires:           7
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          10
     $not                            1
     $pmux                           5

=== td_fused_top_fifo_w5_d9_S ===

   Number of wires:                 46
   Number of wire bits:            147
   Number of public wires:          17
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            5
     $and                           68
     $eq                            69
     $logic_and                      2
     $logic_not                     69
     $mux                           17
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          7
     $sub                            5

=== td_fused_top_fifo_w5_d9_S_shiftReg ===

   Number of wires:                 22
   Number of wire bits:             69
   Number of public wires:          14
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $dffe                          45
     $eq                            28
     $logic_not                      4
     $pmux                           5

=== td_fused_top_fifo_w6_d11_S ===

   Number of wires:                 46
   Number of wire bits:            151
   Number of public wires:          17
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            5
     $and                           68
     $eq                            69
     $logic_and                      2
     $logic_not                     69
     $mux                           17
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          7
     $sub                            5

=== td_fused_top_fifo_w6_d11_S_shiftReg ===

   Number of wires:                 26
   Number of wire bits:             94
   Number of public wires:          16
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $dffe                          66
     $eq                            36
     $logic_not                      4
     $pmux                           6

=== td_fused_top_start_for_tdf4_readFilters36_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf4_accum_1 ===

   Number of wires:                597
   Number of wire bits:           5517
   Number of public wires:         348
   Number of public wire bits:    4064
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                453
     $add                           14
     $and                           62
     $dffe                         830
     $eq                           263
     $logic_not                      5
     $lt                           136
     $mux                         1817
     $not                           22
     $or                           156
     $pmux                          11
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                          13
     $sdffce                       256
     $sdffe                         10

=== td_fused_top_tdf4_accum_2 ===

   Number of wires:                243
   Number of wire bits:           1878
   Number of public wires:         139
   Number of public wire bits:    1392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           10
     $and                           33
     $dffe                         275
     $eq                           136
     $logic_not                      3
     $mux                          572
     $not                           11
     $or                            43
     $pmux                          11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          6

=== td_fused_top_tdf4_accum_3 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add                            3
     $and                           11
     $dff                           24
     $dffe                         121
     $eq                            16
     $logic_not                      2
     $mux                           23
     $not                            9
     $or                             4
     $pmux                           3
     $reduce_and                    13
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          14
     $sdffe                          1

=== td_fused_top_tdf4_accum_3_1 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add                            3
     $and                           11
     $dff                           24
     $dffe                         121
     $eq                            16
     $logic_not                      2
     $mux                           23
     $not                            9
     $or                             4
     $pmux                           3
     $reduce_and                    13
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          14
     $sdffe                          1

=== td_fused_top_tdf4_accum_3_2 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add                            3
     $and                           11
     $dff                           24
     $dffe                         121
     $eq                            16
     $logic_not                      2
     $mux                           23
     $not                            9
     $or                             4
     $pmux                           3
     $reduce_and                    13
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          14
     $sdffe                          1

=== td_fused_top_tdf4_accum_3_3 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add                            3
     $and                           11
     $dff                           24
     $dffe                         121
     $eq                            16
     $logic_not                      2
     $mux                           23
     $not                            9
     $or                             4
     $pmux                           3
     $reduce_and                    13
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          14
     $sdffe                          1

=== td_fused_top_tdf4_accum_4 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add                            3
     $and                            4
     $dffe                          19
     $eq                           103
     $mux                           40
     $not                            3
     $or                             1
     $pmux                          10
     $reduce_or                      2
     $sdff                          27
     $sdffe                         19

=== td_fused_top_tdf4_accum_4_1 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add                            3
     $and                            4
     $dffe                          19
     $eq                           103
     $mux                           40
     $not                            3
     $or                             1
     $pmux                          10
     $reduce_or                      2
     $sdff                          27
     $sdffe                         19

=== td_fused_top_tdf4_accum_4_2 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add                            3
     $and                            4
     $dffe                          19
     $eq                           103
     $mux                           40
     $not                            3
     $or                             1
     $pmux                          10
     $reduce_or                      2
     $sdff                          27
     $sdffe                         19

=== td_fused_top_tdf4_accum_4_3 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add                            3
     $and                            4
     $dffe                          19
     $eq                           103
     $mux                           40
     $not                            3
     $or                             1
     $pmux                          10
     $reduce_or                      2
     $sdff                          27
     $sdffe                         19

=== td_fused_top_tdf4_adjust ===

   Number of wires:                218
   Number of wire bits:           1111
   Number of public wires:         177
   Number of public wire bits:    1062
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $add                            3
     $and                            9
     $dff                          364
     $dffe                         190
     $eq                            16
     $logic_not                      2
     $mux                           40
     $not                           11
     $or                             3
     $pmux                           3
     $reduce_and                    13
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          26
     $sdffe                          1

=== td_fused_top_tdf4_dot_product ===

   Number of wires:                359
   Number of wire bits:           2420
   Number of public wires:         307
   Number of public wire bits:    2337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     $add                           34
     $and                           18
     $dff                           66
     $dffe                         615
     $eq                            20
     $mux                           90
     $not                           12
     $or                            15
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          12
     $sdffe                          1
     $sub                           13

=== td_fused_top_tdf4_get_next_ijk ===

   Number of wires:                 80
   Number of wire bits:            272
   Number of public wires:          45
   Number of public wire bits:     207
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            64
     $mux                           77
     $not                           10
     $or                             7
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf4_l2_accum ===

   Number of wires:                147
   Number of wire bits:           1236
   Number of public wires:         118
   Number of public wire bits:    1170
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 73
     $add                            5
     $and                            5
     $dffe                         266
     $eq                           149
     $mux                           49
     $not                            3
     $or                             3
     $pmux                          12
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          13
     $sdffe                          2

=== td_fused_top_tdf4_l2_multiply34 ===

   Number of wires:                145
   Number of wire bits:            847
   Number of public wires:         110
   Number of public wire bits:     806
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            7
     $and                           13
     $dff                           25
     $dffe                         161
     $eq                             9
     $mux                           18
     $not                           11
     $or                             6
     $pmux                           3
     $reduce_or                      4
     $sdff                          11
     $sdffe                          8

=== td_fused_top_tdf4_l2_writeOutputs_1 ===

   Number of wires:                352
   Number of wire bits:           2448
   Number of public wires:         307
   Number of public wire bits:    2386
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                261
     $add                           19
     $and                           13
     $dff                          618
     $dffe                         162
     $eq                            27
     $logic_not                      2
     $mux                          214
     $not                           11
     $or                             5
     $pmux                           4
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          35
     $sdffe                          1
     $sub                           13

=== td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram ===

   Number of wires:                 15
   Number of wire bits:            132
   Number of public wires:           8
   Number of public wire bits:      44
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                  9
     $dffe                          16
     $mux                           42

=== td_fused_top_tdf4_readFilters36 ===

   Number of wires:                225
   Number of wire bits:           1969
   Number of public wires:         178
   Number of public wire bits:    1891
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                           97
     $and                           14
     $dffe                          53
     $eq                            20
     $mux                           78
     $not                           11
     $or                             4
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           6
     $sdffe                          1
     $sub                           75

=== td_fused_top_tdf4_readInputs37 ===

   Number of wires:                266
   Number of wire bits:           1534
   Number of public wires:         201
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                185
     $add                          206
     $and                           19
     $dff                           10
     $dffe                         203
     $eq                            27
     $gt                            89
     $mux                          250
     $not                           15
     $or                            13
     $pmux                           4
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           8
     $sdffe                          1
     $sub                           18

=== design hierarchy ===

   td_fused_top_dataflow_in_loop_TOP_LOOP48232      1
     $paramod$3b3093dce04cc215b30fddfb79efe68f534335c0\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram      0
     $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram      0
     $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram      0
     $paramod$c421c05eea7f7e4cab96544d215fdd73ade25623\td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram      0
     $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum1_out_0_memcore_ram      0
     $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0      0
       td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram      0
     td_fused_top_Block_entry_proc_proc512      0
     td_fused_top_Block_entry_proc_proc513      0
     td_fused_top_Block_entry_proc_proc514      0
     td_fused_top_Block_entry_proc_proc515      0
     td_fused_top_fifo_w12_d11_S      0
       td_fused_top_fifo_w12_d11_S_shiftReg      0
     td_fused_top_fifo_w16_d2_S_x1      0
       td_fused_top_fifo_w16_d2_S_x1_shiftReg      0
     td_fused_top_fifo_w1_d12_S      0
       td_fused_top_fifo_w1_d12_S_shiftReg      0
     td_fused_top_fifo_w5_d2_S_x      0
       td_fused_top_fifo_w5_d2_S_x_shiftReg      0
     td_fused_top_fifo_w5_d9_S       0
       td_fused_top_fifo_w5_d9_S_shiftReg      0
     td_fused_top_fifo_w6_d11_S      0
       td_fused_top_fifo_w6_d11_S_shiftReg      0
     td_fused_top_start_for_tdf4_readFilters36_U0      0
       td_fused_top_start_for_tdf4_readFilters36_U0_shiftReg      0
     td_fused_top_tdf4_accum_1       0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_2       0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_3       0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_3_1      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_3_2      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_3_3      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_4       0
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_4_1      0
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_4_2      0
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_accum_4_3      0
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_adjust        0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
       $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_dot_product      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
     td_fused_top_tdf4_get_next_ijk      0
     td_fused_top_tdf4_l2_accum      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
     td_fused_top_tdf4_l2_multiply34      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
       $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
     td_fused_top_tdf4_l2_writeOutputs_1      0
       $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
         td_fused_top_ap_hmul_3_max_dsp_16      0
           FPMult_16                 0
             FPMult_ExecuteModule      0
             FPMult_NormalizeModule      0
             FPMult_PrepModule       0
             FPMult_RoundModule      0
       $paramod$60c6820698acd06bb9a0b739a1738ac741e28ac5\td_fused_top_mux_464_16_1_1      0
       $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
         td_fused_top_ap_hadd_6_full_dsp_16      0
           FPAddSub                  0
             FPAddSub_AlignModule      0
             FPAddSub_AlignShift1      0
             FPAddSub_AlignShift2      0
             FPAddSub_ExceptionModule      0
             FPAddSub_ExecutionModule      0
             FPAddSub_NormalizeModule      0
             FPAddSub_NormalizeShift1      0
             FPAddSub_NormalizeShift2      0
             FPAddSub_PrealignModule      0
             FPAddSub_RoundModule      0
       $paramod$e36eaf216809172bdd5f22425c51e5fbd0273c5d\td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1      0
         td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram      0
     td_fused_top_tdf4_readFilters36      0
       $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1      0
     td_fused_top_tdf4_readInputs37      0

   Number of wires:               1917
   Number of wire bits:           9485
   Number of public wires:        1493
   Number of public wire bits:    9061
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                764
     $and                          358
     $not                          146
     $or                            66
     $reduce_or                     22
     $sdff                          66

