{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1575303390902 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de1Top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"de1Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575303390926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575303390970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575303390970 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_pll:system_pll_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"system_pll:system_pll_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_pll:system_pll_inst\|altpll:altpll_component\|_clk0 11 5 0 0 " "Implementing clock multiplication of 11, clock division of 5, and phase shift of 0 degrees (0 ps) for system_pll:system_pll_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 1848 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1575303391169 ""}  } { { "altpll.tdf" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 1848 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1575303391169 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575303391456 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575303391891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575303391891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575303391891 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575303391891 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6589 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575303391908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6590 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575303391908 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6591 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575303391908 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575303391908 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575303391924 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[0\] " "Pin ledg\[0\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[0] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[1\] " "Pin ledg\[1\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[1] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[2\] " "Pin ledg\[2\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[2] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[3\] " "Pin ledg\[3\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[3] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[4\] " "Pin ledg\[4\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[4] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[5\] " "Pin ledg\[5\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[5] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[6\] " "Pin ledg\[6\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[6] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg\[7\] " "Pin ledg\[7\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledg[7] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 3 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[0\] " "Pin ledr\[0\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[0] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[1\] " "Pin ledr\[1\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[1] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[2\] " "Pin ledr\[2\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[2] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[3\] " "Pin ledr\[3\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[3] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[4\] " "Pin ledr\[4\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[4] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[5\] " "Pin ledr\[5\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[5] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[6\] " "Pin ledr\[6\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[6] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[7\] " "Pin ledr\[7\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[7] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[8\] " "Pin ledr\[8\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[8] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr\[9\] " "Pin ledr\[9\] not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { ledr[9] } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 5 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ledr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { rst } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 2 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { clk } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 2 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575303392032 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575303392032 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1575303392499 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1575303392499 ""}
{ "Info" "ISTA_SDC_FOUND" "../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575303392545 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/clock.sdc " "Reading SDC File: 'sdc/clock.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575303392556 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{system_pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 11 -duty_cycle 50.00 -name \{system_pll_inst\|altpll_component\|pll\|clk\[0\]\} \{system_pll_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{system_pll_inst\|altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 11 -duty_cycle 50.00 -name \{system_pll_inst\|altpll_component\|pll\|clk\[0\]\} \{system_pll_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392556 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1575303392556 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575303392618 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   core_clock " "  20.000   core_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392619 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.090 system_pll_inst\|altpll_component\|pll\|clk\[0\] " "   9.090 system_pll_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1575303392619 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575303392619 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_pll:system_pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node system_pll:system_pll_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575303392904 ""}  } { { "altpll.tdf" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { system_pll:system_pll_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 1848 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575303392904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575303392905 ""}  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 2278 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575303392905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node rst (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575303392905 ""}  } { { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/saad/Softs/laltera/13.0sub/quartus/linux64/pin_planner.ppl" { rst } } } { "verilog/de1Top.v" "" { Text "/home/saad/trashcan/risac/de1/verilog/de1Top.v" 2 0 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575303392905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_simple_de1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node soc_simple_de1:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575303392905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_simple_de1:u0\|risac_avalon:rv32i_core\|risac:u_risac\|rdDec\[4\]~0 " "Destination node soc_simple_de1:u0\|risac_avalon:rv32i_core\|risac:u_risac\|rdDec\[4\]~0" {  } { { "../qsys_systems/soc_simple_de1/synthesis/submodules/risac.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/risac.v" 103 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { soc_simple_de1:u0|risac_avalon:rv32i_core|risac:u_risac|rdDec[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 3474 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575303392905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575303392905 ""}  } { { "../qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/saad/trashcan/risac/qsys_systems/soc_simple_de1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { soc_simple_de1:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575303392905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575303392905 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575303392905 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575303392905 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/saad/Softs/laltera/13.0sub/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6386 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575303392905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575303392906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6485 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575303392906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6486 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575303392906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575303392906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575303392906 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/media/saad/Softs/laltera/13.0sub/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/media/saad/Softs/laltera/13.0sub/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 0 { 0 ""} 0 6303 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575303392906 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575303393411 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575303393417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575303393418 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575303393427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575303393434 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575303393440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575303393440 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575303393445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575303393655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1575303393661 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575303393661 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 0 18 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 0 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1575303393669 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1575303393669 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575303393669 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 8 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575303393671 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1575303393671 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575303393671 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575303393748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575303394812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575303396166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575303396204 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575303403693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575303403694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575303404333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "/home/saad/trashcan/risac/de1/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575303407003 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575303407003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575303409761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575303409764 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1575303409764 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575303409764 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.72 " "Total time spent on timing analysis during the Fitter is 3.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575303409903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575303409913 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575303410004 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1575303410004 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575303410782 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575303411025 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575303411887 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575303412326 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575303412383 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1575303412449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/saad/trashcan/risac/de1/output_files/de1Top.fit.smsg " "Generated suppressed messages file /home/saad/trashcan/risac/de1/output_files/de1Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575303412822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575303413610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 21:16:53 2019 " "Processing ended: Mon Dec  2 21:16:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575303413610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575303413610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575303413610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575303413610 ""}
