Steps:

1. Create a verilog vile and testbench file.
2. Use python code to create a RAW file.
3. Copy that file in folder path: C:\Users\lkkpk\median_filter\median_filter.sim\sim_1\behav\xsim .
4. Run the Simulation
   
