INFO: [VRFC 10-163] Analyzing VHDL file "E:/INFOTECH/First Semester/Digital system design/Xilinx/ex_3/ex_3.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_tb'
