Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 26 00:53:20 2023
| Host         : DESKTOP-GHKQD81 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk/SLOW_CLOCK_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: display_setting_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: display_setting_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds/clk200hz/clk_out_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: mw/clk1/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 528 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.654        0.000                      0                  780        0.053        0.000                      0                  780        4.500        0.000                       0                   411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.654        0.000                      0                  780        0.053        0.000                      0                  780        4.500        0.000                       0                   411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.580ns (12.401%)  route 4.097ns (87.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.639     9.754    img/display_setting_reg[0]
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.440    14.781    img/clock_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[3]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.408    img/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.580ns (12.401%)  route 4.097ns (87.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.639     9.754    img/display_setting_reg[0]
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.440    14.781    img/clock_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[4]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.408    img/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.580ns (12.401%)  route 4.097ns (87.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.639     9.754    img/display_setting_reg[0]
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.440    14.781    img/clock_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[5]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.408    img/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.580ns (12.401%)  route 4.097ns (87.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.639     9.754    img/display_setting_reg[0]
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.440    14.781    img/clock_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  img/counter_reg[8]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y93          FDRE (Setup_fdre_C_R)       -0.524    14.408    img/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.580ns (12.401%)  route 4.097ns (87.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.639     9.754    img/display_setting_reg[0]
    SLICE_X9Y93          FDRE                                         r  img/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.440    14.781    img/clock_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  img/counter_reg[0]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X9Y93          FDRE (Setup_fdre_C_R)       -0.429    14.503    img/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.580ns (12.401%)  route 4.097ns (87.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.639     9.754    img/display_setting_reg[0]
    SLICE_X9Y93          FDRE                                         r  img/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.440    14.781    img/clock_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  img/counter_reg[10]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X9Y93          FDRE (Setup_fdre_C_R)       -0.429    14.503    img/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.580ns (12.401%)  route 4.097ns (87.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.639     9.754    img/display_setting_reg[0]
    SLICE_X9Y93          FDRE                                         r  img/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.440    14.781    img/clock_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  img/counter_reg[2]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X9Y93          FDRE (Setup_fdre_C_R)       -0.429    14.503    img/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.580ns (12.756%)  route 3.967ns (87.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.509     9.624    img/display_setting_reg[0]
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.439    14.780    img/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[1]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.524    14.407    img/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.580ns (12.756%)  route 3.967ns (87.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.509     9.624    img/display_setting_reg[0]
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.439    14.780    img/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[6]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.524    14.407    img/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 display_setting_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.580ns (12.756%)  route 3.967ns (87.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X48Y60         FDRE                                         r  display_setting_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  display_setting_reg[1]/Q
                         net (fo=22, routed)          3.458     8.991    oled/display_setting[1]
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  oled/counter[12]_i_1/O
                         net (fo=13, routed)          0.509     9.624    img/display_setting_reg[0]
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.439    14.780    img/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[7]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X8Y91          FDRE (Setup_fdre_C_R)       -0.524    14.407    img/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 clk2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.565     1.448    clk2/clock_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  clk2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk2/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    clk2/count_reg[12]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  clk2/count_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    clk2/count_reg[12]_i_1__3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  clk2/count_reg[16]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.958    clk2/count_reg[16]_i_1__3_n_7
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.922     2.050    clk2/clock_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[16]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    clk2/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 img/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/rgb_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.564     1.447    img/clock_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  img/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  img/counter_reg[10]/Q
                         net (fo=4, routed)           0.158     1.746    img/counter[10]
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.876     2.004    img/clock_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.689    img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 clk2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.565     1.448    clk2/clock_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  clk2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk2/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    clk2/count_reg[12]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  clk2/count_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    clk2/count_reg[12]_i_1__3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  clk2/count_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.969    clk2/count_reg[16]_i_1__3_n_5
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.922     2.050    clk2/clock_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[18]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    clk2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 img/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/rgb_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.623%)  route 0.168ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.563     1.446    img/clock_IBUF_BUFG
    SLICE_X9Y91          FDRE                                         r  img/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  img/counter_reg[11]/Q
                         net (fo=4, routed)           0.168     1.755    img/counter[11]
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.876     2.004    img/clock_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.689    img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 img/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/rgb_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.136%)  route 0.157ns (48.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.563     1.446    img/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  img/counter_reg[9]/Q
                         net (fo=4, routed)           0.157     1.767    img/counter[9]
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.876     2.004    img/clock_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.689    img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 img/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img/rgb_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.563     1.446    img/clock_IBUF_BUFG
    SLICE_X8Y91          FDRE                                         r  img/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  img/counter_reg[6]/Q
                         net (fo=4, routed)           0.158     1.768    img/counter[6]
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.876     2.004    img/clock_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  img/rgb_reg_0/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.689    img/rgb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.565     1.448    clk2/clock_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  clk2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk2/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    clk2/count_reg[12]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  clk2/count_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    clk2/count_reg[12]_i_1__3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  clk2/count_reg[16]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     1.994    clk2/count_reg[16]_i_1__3_n_6
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.922     2.050    clk2/clock_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[17]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    clk2/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.379%)  route 0.118ns (21.621%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.565     1.448    clk2/clock_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  clk2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk2/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    clk2/count_reg[12]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  clk2/count_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    clk2/count_reg[12]_i_1__3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.994 r  clk2/count_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.994    clk2/count_reg[16]_i_1__3_n_4
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.922     2.050    clk2/clock_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  clk2/count_reg[19]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    clk2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 clk2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.497%)  route 0.118ns (21.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.565     1.448    clk2/clock_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  clk2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk2/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    clk2/count_reg[12]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  clk2/count_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    clk2/count_reg[12]_i_1__3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  clk2/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.943    clk2/count_reg[16]_i_1__3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  clk2/count_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.997    clk2/count_reg[20]_i_1__3_n_7
    SLICE_X9Y101         FDRE                                         r  clk2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.922     2.050    clk2/clock_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  clk2/count_reg[20]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.105     1.906    clk2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.920%)  route 0.118ns (21.080%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.565     1.448    clk2/clock_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  clk2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk2/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    clk2/count_reg[12]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  clk2/count_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.904    clk2/count_reg[12]_i_1__3_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.943 r  clk2/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.943    clk2/count_reg[16]_i_1__3_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  clk2/count_reg[20]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.008    clk2/count_reg[20]_i_1__3_n_5
    SLICE_X9Y101         FDRE                                         r  clk2/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.922     2.050    clk2/clock_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  clk2/count_reg[22]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.105     1.906    clk2/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16   img/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17   img/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15   img/rgb_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   img/rgb_reg_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y121   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y123   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y123   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y121   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y121   ai/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y109   lvl/clk1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   lvl/clk1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   lvl/clk1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   lvl/clk1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y109   lvl/clk1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110   lvl/clk1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110   lvl/clk1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110   lvl/clk1/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110   lvl/clk1/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46   mw/clk1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y109   lvl/clk1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108   mouse/Inst_Ps2Interface/delay_100us_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y108   mouse/Inst_Ps2Interface/delay_100us_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y105   mouse/Inst_Ps2Interface/delay_100us_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y105   mouse/Inst_Ps2Interface/delay_100us_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y105   mouse/Inst_Ps2Interface/delay_100us_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106   mouse/Inst_Ps2Interface/delay_100us_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106   mouse/Inst_Ps2Interface/delay_100us_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106   mouse/Inst_Ps2Interface/delay_100us_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y106   mouse/Inst_Ps2Interface/delay_100us_count_reg[7]/C



