[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitArg/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 49
LIB: work
FILE: ${SURELOG_DIR}/tests/ImplicitArg/dut.sv
n<> u<48> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<48> s<47> l<1:1>
  n<> u<47> t<Source_text> p<48> c<46> l<1:1> el<9:10>
    n<> u<46> t<Description> p<47> c<45> l<1:1> el<9:10>
      n<> u<45> t<Module_declaration> p<46> c<5> l<1:1> el<9:10>
        n<> u<5> t<Module_nonansi_header> p<45> c<2> s<43> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<43> t<Module_item> p<45> c<42> s<44> l<3:1> el<7:12>
          n<> u<42> t<Non_port_module_item> p<43> c<41> l<3:1> el<7:12>
            n<> u<41> t<Module_or_generate_item> p<42> c<40> l<3:1> el<7:12>
              n<> u<40> t<Module_common_item> p<41> c<39> l<3:1> el<7:12>
                n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<3:1> el<7:12>
                  n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<3:1> el<7:12>
                    n<> u<37> t<Function_declaration> p<38> c<6> l<3:1> el<7:12>
                      n<> u<6> t<Lifetime_Automatic> p<37> s<36> l<3:10> el<3:19>
                      n<> u<36> t<Function_body_declaration> p<37> c<10> l<3:20> el<7:12>
                        n<> u<10> t<Function_data_type_or_implicit> p<36> c<9> s<11> l<3:20> el<3:25>
                          n<> u<9> t<Function_data_type> p<10> c<8> l<3:20> el<3:25>
                            n<> u<8> t<Data_type> p<9> c<7> l<3:20> el<3:25>
                              n<> u<7> t<IntVec_TypeLogic> p<8> l<3:20> el<3:25>
                        n<bsg_mul_booth> u<11> t<StringConst> p<36> s<25> l<4:1> el<4:14>
                        n<> u<25> t<Tf_port_list> p<36> c<24> s<34> l<5:3> el<5:12>
                          n<> u<24> t<Tf_port_item> p<25> c<22> l<5:3> el<5:12>
                            n<> u<22> t<Data_type_or_implicit> p<24> c<21> s<23> l<5:3> el<5:8>
                              n<> u<21> t<Packed_dimension> p<22> c<20> l<5:3> el<5:8>
                                n<> u<20> t<Constant_range> p<21> c<15> l<5:4> el<5:7>
                                  n<> u<15> t<Constant_expression> p<20> c<14> s<19> l<5:4> el<5:5>
                                    n<> u<14> t<Constant_primary> p<15> c<13> l<5:4> el<5:5>
                                      n<> u<13> t<Primary_literal> p<14> c<12> l<5:4> el<5:5>
                                        n<2> u<12> t<IntConst> p<13> l<5:4> el<5:5>
                                  n<> u<19> t<Constant_expression> p<20> c<18> l<5:6> el<5:7>
                                    n<> u<18> t<Constant_primary> p<19> c<17> l<5:6> el<5:7>
                                      n<> u<17> t<Primary_literal> p<18> c<16> l<5:6> el<5:7>
                                        n<0> u<16> t<IntConst> p<17> l<5:6> el<5:7>
                            n<sdn> u<23> t<StringConst> p<24> l<5:9> el<5:12>
                        n<> u<34> t<Function_statement_or_null> p<36> c<33> s<35> l<6:3> el<6:12>
                          n<> u<33> t<Statement> p<34> c<32> l<6:3> el<6:12>
                            n<> u<32> t<Statement_item> p<33> c<31> l<6:3> el<6:12>
                              n<> u<31> t<Jump_statement> p<32> c<30> l<6:3> el<6:12>
                                n<> u<30> t<RETURN> p<31> s<29> l<6:3> el<6:9>
                                n<> u<29> t<Expression> p<31> c<28> l<6:10> el<6:11>
                                  n<> u<28> t<Primary> p<29> c<27> l<6:10> el<6:11>
                                    n<> u<27> t<Primary_literal> p<28> c<26> l<6:10> el<6:11>
                                      n<1> u<26> t<IntConst> p<27> l<6:10> el<6:11>
                        n<> u<35> t<ENDFUNCTION> p<36> l<7:1> el<7:12>
        n<> u<44> t<ENDMODULE> p<45> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitArg/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitArg/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
Design                                                 1
Function                                               1
IODecl                                                 1
LogicTypespec                                          1
LogicVar                                               1
Module                                                 1
RefTypespec                                            1
ReturnStmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitArg/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitArg/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiInternalScope:
  \_Function: (work@top.bsg_mul_booth), line:3:1, endln:7:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImplicitArg/dut.sv, line:1:1, endln:9:10
    |vpiName:bsg_mul_booth
    |vpiFullName:work@top.bsg_mul_booth
    |vpiVariables:
    \_LogicVar: (work@top.bsg_mul_booth)
      |vpiParent:
      \_Function: (work@top.bsg_mul_booth), line:3:1, endln:7:12
      |vpiTypespec:
      \_RefTypespec: (work@top.bsg_mul_booth), line:3:20, endln:3:25
        |vpiParent:
        \_LogicVar: (work@top.bsg_mul_booth)
        |vpiFullName:work@top.bsg_mul_booth
        |vpiActual:
        \_LogicTypespec: , line:3:20, endln:3:25
      |vpiFullName:work@top.bsg_mul_booth
    |vpiReg:
    \_LogicVar: (work@top.bsg_mul_booth)
    |vpiTypedef:
    \_LogicTypespec: , line:3:20, endln:3:25
      |vpiParent:
      \_Function: (work@top.bsg_mul_booth), line:3:1, endln:7:12
    |vpiImportTypespec:
    \_LogicTypespec: , line:3:20, endln:3:25
    |vpiImportTypespec:
    \_LogicVar: (work@top.bsg_mul_booth)
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_LogicVar: (work@top.bsg_mul_booth)
    |vpiIODecl:
    \_IODecl: (sdn), line:5:9, endln:5:12
      |vpiParent:
      \_Function: (work@top.bsg_mul_booth), line:3:1, endln:7:12
      |vpiDirection:1
      |vpiName:sdn
    |vpiStmt:
    \_ReturnStmt: , line:6:3, endln:6:11
      |vpiParent:
      \_Function: (work@top.bsg_mul_booth), line:3:1, endln:7:12
      |vpiCondition:
      \_Constant: , line:6:10, endln:6:11
        |vpiParent:
        \_ReturnStmt: , line:6:3, endln:6:11
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiImportTypespec:
  \_Function: (work@top.bsg_mul_booth), line:3:1, endln:7:12
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.bsg_mul_booth), line:3:1, endln:7:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
