/*
; scb.
; ====

; SPDX-License-Identifier: MIT
; SPDX-FileCopyrightText: 2025-2026 Edo. Franzi

;------------------------------------------------------------------------
; Author:	Edo. Franzi		The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		SCB equates.
;
;   (c) 2025-2026, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-Noréaz           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#pragma	once

// SCB address definitions
// -----------------------

typedef struct {
	volatile	const	uint32_t	CPUID;
	volatile			uint32_t	ICSR;
	volatile			uint32_t	VTOR;
	volatile			uint32_t	AIRCR;
	volatile			uint32_t	SCR;
	volatile			uint32_t	CCR;
	volatile			uint8_t		SHP[12];
	volatile			uint32_t	SHCSR;
	volatile			uint32_t	CFSR;
	volatile			uint32_t	HFSR;
	volatile			uint32_t	DFSR;
	volatile			uint32_t	MMFAR;
	volatile			uint32_t	BFAR;
	volatile			uint32_t	AFSR;
	volatile	const	uint32_t	ID_PFR[2];
	volatile	const	uint32_t	ID_DFR;
	volatile	const	uint32_t	ID_ADR;
	volatile	const	uint32_t	ID_MMFR[4];
	volatile	const	uint32_t	ID_ISAR[6];
	volatile	const	uint32_t	CLIDR;
	volatile	const	uint32_t	CTR;
	volatile	const	uint32_t	CCSIDR;
	volatile			uint32_t	CSSELR;
	volatile			uint32_t	CPACR;
	volatile			uint32_t	NSACR;
	volatile			uint32_t	RESERVED0[21];
	volatile			uint32_t	SFSR;
	volatile			uint32_t	SFAR;
	volatile			uint32_t	RESERVED1[69];
	volatile			uint32_t	STIR;
	volatile			uint32_t	RFSR;
	volatile			uint32_t	RESERVED2[14];
	volatile	const	uint32_t	MVFR0;
	volatile	const	uint32_t	MVFR1;
	volatile	const	uint32_t	MVFR2;
	volatile			uint32_t	RESERVED3;
	volatile			uint32_t	ICIALLU;
	volatile			uint32_t	RESERVED4;
	volatile			uint32_t	ICIMVAU;
	volatile			uint32_t	DCIMVAC;
	volatile			uint32_t	DCISW;
	volatile			uint32_t	DCCMVAU;
	volatile			uint32_t	DCCMVAC;
	volatile			uint32_t	DCCSW;
	volatile			uint32_t	DCCIMVAC;
	volatile			uint32_t	DCCISW;
	volatile			uint32_t	BPIALL;
} SCB_TypeDef;

#if (defined(__cplusplus))
#define	SCB_S	reinterpret_cast<SCB_TypeDef *>(0xE000ED00u)
#define	SCB_NS	reinterpret_cast<SCB_TypeDef *>(0xE002ED00u)

#else
#define	SCB_S	((SCB_TypeDef *)0xE000ED00u)
#define	SCB_NS	((SCB_TypeDef *)0xE002ED00u)
#endif

// AIRCR register

#define SCB_AIRCR_VECTKEY_MASK			0x05FA0000u
#define	SCB_AIRCR_SYSRESETREQ			0x00000004u

// CPACR register

#define	SCB_CPACR_CP10					(0x3u<<20)
#define	SCB_CPACR_CP11					(0x3u<<22)

// CCR register

#define	SCB_CCR_STKOFHFNMIGN			10u

// SHCSR register

#define	SCB_SHCSR_MEMFAULTENA			0x00010000u
#define	SCB_SHCSR_BUSFAULTENA			0x00020000u
#define	SCB_SHCSR_USGFAULTENA			0x00040000u
#define	SCB_SHCSR_SECUREFAULTENA		0x00080000u
