#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Mar 26 04:24:05 2025
# Process ID: 22060
# Current directory: C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7260
# Log file: C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado\vivado.jou
# Running On        :ZephyrusG14
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 4900HS with Radeon Graphics         
# CPU Frequency     :2994 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16556 MB
# Swap memory       :5841 MB
# Total Virtual     :22398 MB
# Available Virtual :4661 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/Dev/projects/xilinx/rapidx_basys3/basys3_testbench_behav.wcfg
source basys3_testbench.tcl
restart
run 100 ns
restart
run 100 ns
save_wave_config {D:/Dev/projects/xilinx/rapidx_basys3/basys3_testbench_behav.wcfg}
close_sim
reset_target all [get_files  D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
export_ip_user_files -of_objects  [get_files  D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset blk_mem_rom] D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
export_ip_user_files -of_objects [get_files D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -directory D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset blk_mem_rom
set_property top blk_mem_rom [get_fileset blk_mem_rom]
move_files -fileset [get_fileset blk_mem_rom] [get_files -of_objects [get_fileset sources_1] D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
launch_run blk_mem_rom_synth_1
wait_on_run blk_mem_rom_synth_1

launch_simulation
open_wave_config D:/Dev/projects/xilinx/rapidx_basys3/basys3_testbench_behav.wcfg
source basys3_testbench.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property CONFIG.Coe_File {d:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom_init.coe} [get_ips blk_mem_rom]
close_sim
reset_target all [get_files  D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
export_ip_user_files -of_objects  [get_files  D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset blk_mem_rom] D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
set_property CONFIG.Coe_File {d:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom_init.coe} [get_ips blk_mem_rom]
generate_target all [get_files  D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_rom] }
export_ip_user_files -of_objects [get_files D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
launch_runs blk_mem_rom_synth_1 -jobs 12
wait_on_run blk_mem_rom_synth_1
export_simulation -of_objects [get_files D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci] -directory D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
archive_project D:/Dev/projects/xilinx/rapidx_basys3.xpr.zip -temp_dir C:/Users/pablo_rodriguez/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-22060-ZephyrusG14 -force -include_local_ip_cache
