INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/homework1/homework1.srcs/sources_1/new/homework1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/homework1/homework1.srcs/sim_1/new/homework1TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module homework1TB
