<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p128" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_128{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_128{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_128{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_128{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t5_128{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t6_128{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t7_128{left:69px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t8_128{left:175px;bottom:993px;letter-spacing:0.11px;word-spacing:0.03px;}
#t9_128{left:264px;bottom:993px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ta_128{left:100px;bottom:970px;letter-spacing:-0.12px;}
#tb_128{left:101px;bottom:953px;letter-spacing:-0.14px;}
#tc_128{left:226px;bottom:953px;letter-spacing:-0.12px;word-spacing:0.03px;}
#td_128{left:459px;bottom:953px;letter-spacing:-0.14px;}
#te_128{left:641px;bottom:953px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tf_128{left:87px;bottom:929px;letter-spacing:-0.18px;}
#tg_128{left:143px;bottom:929px;letter-spacing:-0.14px;}
#th_128{left:85px;bottom:904px;letter-spacing:-0.17px;}
#ti_128{left:146px;bottom:904px;letter-spacing:-0.12px;}
#tj_128{left:189px;bottom:904px;letter-spacing:-0.15px;}
#tk_128{left:437px;bottom:904px;letter-spacing:-0.13px;}
#tl_128{left:530px;bottom:904px;letter-spacing:-0.11px;}
#tm_128{left:189px;bottom:863px;letter-spacing:-0.14px;}
#tn_128{left:530px;bottom:863px;letter-spacing:-0.14px;}
#to_128{left:189px;bottom:839px;letter-spacing:-0.14px;}
#tp_128{left:530px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_128{left:189px;bottom:814px;letter-spacing:-0.12px;}
#tr_128{left:530px;bottom:814px;letter-spacing:-0.14px;}
#ts_128{left:85px;bottom:790px;letter-spacing:-0.15px;}
#tt_128{left:146px;bottom:790px;letter-spacing:-0.12px;}
#tu_128{left:189px;bottom:790px;letter-spacing:-0.15px;}
#tv_128{left:437px;bottom:790px;letter-spacing:-0.14px;}
#tw_128{left:530px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_128{left:530px;bottom:768px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ty_128{left:189px;bottom:744px;}
#tz_128{left:530px;bottom:744px;letter-spacing:-0.11px;}
#t10_128{left:189px;bottom:719px;}
#t11_128{left:530px;bottom:719px;letter-spacing:-0.12px;}
#t12_128{left:189px;bottom:695px;}
#t13_128{left:530px;bottom:695px;letter-spacing:-0.12px;}
#t14_128{left:189px;bottom:671px;letter-spacing:-0.13px;}
#t15_128{left:530px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_128{left:189px;bottom:646px;letter-spacing:-0.13px;}
#t17_128{left:530px;bottom:646px;letter-spacing:-0.12px;}
#t18_128{left:189px;bottom:622px;letter-spacing:-0.13px;}
#t19_128{left:530px;bottom:622px;letter-spacing:-0.11px;}
#t1a_128{left:189px;bottom:597px;letter-spacing:-0.12px;}
#t1b_128{left:530px;bottom:597px;letter-spacing:-0.14px;}
#t1c_128{left:85px;bottom:573px;letter-spacing:-0.17px;}
#t1d_128{left:146px;bottom:573px;letter-spacing:-0.12px;}
#t1e_128{left:189px;bottom:573px;letter-spacing:-0.14px;}
#t1f_128{left:437px;bottom:573px;letter-spacing:-0.13px;}
#t1g_128{left:530px;bottom:573px;letter-spacing:-0.13px;}
#t1h_128{left:530px;bottom:551px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_128{left:85px;bottom:527px;letter-spacing:-0.16px;}
#t1j_128{left:142px;bottom:527px;letter-spacing:-0.16px;}
#t1k_128{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t1l_128{left:437px;bottom:527px;letter-spacing:-0.15px;}
#t1m_128{left:530px;bottom:527px;letter-spacing:-0.12px;}
#t1n_128{left:530px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1o_128{left:85px;bottom:481px;letter-spacing:-0.16px;}
#t1p_128{left:142px;bottom:481px;letter-spacing:-0.16px;}
#t1q_128{left:189px;bottom:481px;letter-spacing:-0.14px;}
#t1r_128{left:437px;bottom:481px;letter-spacing:-0.15px;}
#t1s_128{left:530px;bottom:481px;letter-spacing:-0.12px;}
#t1t_128{left:530px;bottom:460px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_128{left:86px;bottom:435px;letter-spacing:-0.17px;}
#t1v_128{left:142px;bottom:435px;letter-spacing:-0.15px;}
#t1w_128{left:189px;bottom:435px;letter-spacing:-0.16px;}
#t1x_128{left:437px;bottom:435px;letter-spacing:-0.12px;}
#t1y_128{left:530px;bottom:435px;letter-spacing:-0.12px;}
#t1z_128{left:530px;bottom:414px;letter-spacing:-0.12px;word-spacing:-0.7px;}
#t20_128{left:530px;bottom:397px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t21_128{left:189px;bottom:373px;letter-spacing:-0.09px;}
#t22_128{left:530px;bottom:373px;letter-spacing:-0.14px;}
#t23_128{left:189px;bottom:348px;letter-spacing:-0.15px;}
#t24_128{left:437px;bottom:348px;letter-spacing:-0.14px;}
#t25_128{left:530px;bottom:348px;letter-spacing:-0.12px;}
#t26_128{left:530px;bottom:327px;letter-spacing:-0.11px;}
#t27_128{left:530px;bottom:310px;letter-spacing:-0.11px;}
#t28_128{left:189px;bottom:286px;letter-spacing:-0.12px;}
#t29_128{left:530px;bottom:286px;letter-spacing:-0.14px;}
#t2a_128{left:189px;bottom:261px;letter-spacing:-0.14px;}
#t2b_128{left:437px;bottom:261px;letter-spacing:-0.13px;}
#t2c_128{left:530px;bottom:261px;letter-spacing:-0.12px;}
#t2d_128{left:530px;bottom:240px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2e_128{left:530px;bottom:223px;letter-spacing:-0.11px;}
#t2f_128{left:530px;bottom:206px;letter-spacing:-0.12px;word-spacing:-0.14px;}
#t2g_128{left:530px;bottom:189px;letter-spacing:-0.11px;}

.s1_128{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_128{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_128{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_128{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_128{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_128{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts128" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg128Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg128" style="-webkit-user-select: none;"><object width="935" height="1210" data="128/128.svg" type="image/svg+xml" id="pdf128" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_128" class="t s1_128">2-112 </span><span id="t2_128" class="t s1_128">Vol. 4 </span>
<span id="t3_128" class="t s2_128">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_128" class="t s3_128">is model specific and may differ between different processors. For all processors based on Goldmont microarchitec- </span>
<span id="t5_128" class="t s3_128">ture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to </span>
<span id="t6_128" class="t s3_128">figure out which processors are in the same module. “Package” means all processor cores in the physical package </span>
<span id="t7_128" class="t s3_128">share the same MSR or bit interface. </span>
<span id="t8_128" class="t s4_128">Table 2-12. </span><span id="t9_128" class="t s4_128">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture </span>
<span id="ta_128" class="t s5_128">Register </span>
<span id="tb_128" class="t s5_128">Address </span><span id="tc_128" class="t s5_128">Register Name / Bit Fields </span><span id="td_128" class="t s5_128">Scope </span><span id="te_128" class="t s5_128">Bit Description </span>
<span id="tf_128" class="t s5_128">Hex </span><span id="tg_128" class="t s5_128">Dec </span>
<span id="th_128" class="t s6_128">17H </span><span id="ti_128" class="t s6_128">23 </span><span id="tj_128" class="t s6_128">MSR_PLATFORM_ID </span><span id="tk_128" class="t s6_128">Module </span><span id="tl_128" class="t s6_128">Model Specific Platform ID (R) </span>
<span id="tm_128" class="t s6_128">49:0 </span><span id="tn_128" class="t s6_128">Reserved </span>
<span id="to_128" class="t s6_128">52:50 </span><span id="tp_128" class="t s6_128">See Table 2-2. </span>
<span id="tq_128" class="t s6_128">63:33 </span><span id="tr_128" class="t s6_128">Reserved </span>
<span id="ts_128" class="t s6_128">3AH </span><span id="tt_128" class="t s6_128">58 </span><span id="tu_128" class="t s6_128">IA32_FEATURE_CONTROL </span><span id="tv_128" class="t s6_128">Core </span><span id="tw_128" class="t s6_128">Control Features in Intel 64 Processor (R/W) </span>
<span id="tx_128" class="t s6_128">See Table 2-2. </span>
<span id="ty_128" class="t s6_128">0 </span><span id="tz_128" class="t s6_128">Lock (R/WL) </span>
<span id="t10_128" class="t s6_128">1 </span><span id="t11_128" class="t s6_128">Enable VMX inside SMX operation (R/WL) </span>
<span id="t12_128" class="t s6_128">2 </span><span id="t13_128" class="t s6_128">Enable VMX outside SMX operation (R/WL) </span>
<span id="t14_128" class="t s6_128">14:8 </span><span id="t15_128" class="t s6_128">SENTER local functions enables (R/WL) </span>
<span id="t16_128" class="t s6_128">15 </span><span id="t17_128" class="t s6_128">SENTER global functions enable (R/WL) </span>
<span id="t18_128" class="t s6_128">18 </span><span id="t19_128" class="t s6_128">SGX global functions enable (R/WL) </span>
<span id="t1a_128" class="t s6_128">63:19 </span><span id="t1b_128" class="t s6_128">Reserved </span>
<span id="t1c_128" class="t s6_128">3BH </span><span id="t1d_128" class="t s6_128">59 </span><span id="t1e_128" class="t s6_128">IA32_TSC_ADJUST </span><span id="t1f_128" class="t s6_128">Core </span><span id="t1g_128" class="t s6_128">Per-Core TSC ADJUST (R/W) </span>
<span id="t1h_128" class="t s6_128">See Table 2-2. </span>
<span id="t1i_128" class="t s6_128">C3H </span><span id="t1j_128" class="t s6_128">195 </span><span id="t1k_128" class="t s6_128">IA32_PMC2 </span><span id="t1l_128" class="t s6_128">Core </span><span id="t1m_128" class="t s6_128">Performance Counter Register </span>
<span id="t1n_128" class="t s6_128">See Table 2-2. </span>
<span id="t1o_128" class="t s6_128">C4H </span><span id="t1p_128" class="t s6_128">196 </span><span id="t1q_128" class="t s6_128">IA32_PMC3 </span><span id="t1r_128" class="t s6_128">Core </span><span id="t1s_128" class="t s6_128">Performance Counter Register </span>
<span id="t1t_128" class="t s6_128">See Table 2-2. </span>
<span id="t1u_128" class="t s6_128">CEH </span><span id="t1v_128" class="t s6_128">206 </span><span id="t1w_128" class="t s6_128">MSR_PLATFORM_INFO </span><span id="t1x_128" class="t s6_128">Package </span><span id="t1y_128" class="t s6_128">Platform Information </span>
<span id="t1z_128" class="t s6_128">Contains power management and other model specific </span>
<span id="t20_128" class="t s6_128">features enumeration. See http://biosbits.org. </span>
<span id="t21_128" class="t s6_128">7:0 </span><span id="t22_128" class="t s6_128">Reserved </span>
<span id="t23_128" class="t s6_128">15:8 </span><span id="t24_128" class="t s6_128">Package </span><span id="t25_128" class="t s6_128">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t26_128" class="t s6_128">This is the ratio of the maximum frequency that does </span>
<span id="t27_128" class="t s6_128">not require turbo. Frequency = ratio * 100 MHz. </span>
<span id="t28_128" class="t s6_128">27:16 </span><span id="t29_128" class="t s6_128">Reserved </span>
<span id="t2a_128" class="t s6_128">28 </span><span id="t2b_128" class="t s6_128">Package </span><span id="t2c_128" class="t s6_128">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t2d_128" class="t s6_128">When set to 1, indicates that Programmable Ratio </span>
<span id="t2e_128" class="t s6_128">Limit for Turbo mode is enabled. When set to 0, </span>
<span id="t2f_128" class="t s6_128">indicates Programmable Ratio Limit for Turbo mode is </span>
<span id="t2g_128" class="t s6_128">disabled. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
