m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vsnake_fpga
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1746224915
!i10b 1
!s100 1:dDcMBR>61;WAIgdWh=W0
I>a1ajbzeO1ikVomNIdIcN0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 snake_fpga_sv_unit
S1
Z3 dC:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/simulation
w1746224821
8C:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/snake_fpga.sv
FC:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/snake_fpga.sv
L0 20
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1746224915.000000
!s107 C:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/snake_fpga.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/snake_fpga.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_snake
R0
R1
!i10b 1
!s100 >;Mdo2I>_8M4Wo=EZlK1]1
IL3E_9OgQRS]Uh2>eaiah82
R2
!s105 tb_snake_fpga_sv_unit
S1
R3
w1746224911
8C:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/tb_snake_fpga.sv
FC:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/tb_snake_fpga.sv
L0 6
R4
r1
!s85 0
31
R5
!s107 C:\Users\micha\code\DE1-SoC\de1_system\snake_game\verilog\snake_fpga.svh|C:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/tb_snake_fpga.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/micha/code/DE1-SoC/de1_system/snake_game/verilog/tb_snake_fpga.sv|
!i113 1
R6
R7
