$date
	Sun Oct 23 03:21:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#813708
b110 !
1"
#813710
b110 &
b110 %
1$
#813711
0"
#813714
b11 &
b11 %
#813718
b1010 &
b1010 %
#813722
b101 &
b101 %
#813726
b10000 &
b10000 %
#813730
b1000 &
b1000 %
#813734
b100 &
b100 %
#813738
b10 &
b10 %
#813742
b1 &
1#
b1 %
#813746
b0 &
b0 %
0#
0$
#1858207
b11110 !
1"
#1858210
b11110 &
b11110 %
1$
#1858211
0"
#1858214
b1111 &
b1111 %
#1858218
b101110 &
b101110 %
#1858222
b10111 &
b10111 %
#1858226
b1000110 &
b1000110 %
#1858230
b100011 &
b100011 %
#1858234
b1101010 &
b1101010 %
#1858238
b110101 &
b110101 %
#1858242
b10100000 &
b10100000 %
#1858246
b1010000 &
b1010000 %
#1858250
b101000 &
b101000 %
#1858254
b10100 &
b10100 %
#1858258
b1010 &
b1010 %
#1858262
b101 &
b101 %
#1858266
b10000 &
b10000 %
#1858270
b1000 &
b1000 %
#1858274
b100 &
b100 %
#1858278
b10 &
b10 %
#1858282
b1 &
b1 %
1#
#1858286
b0 &
0#
b0 %
0$
#2800715
b100 !
1"
#2800718
b100 &
b100 %
1$
#2800719
0"
#2800722
b10 &
b10 %
#2800726
b1 &
1#
b1 %
#2800730
b0 &
b0 %
0#
0$
#4500012
