#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct 03 03:41:13 2015
# Process ID: 6264
# Log file: C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.runs/synth_1/Basys3.vds
# Journal file: C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 244.211 ; gain = 68.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port word2 is neither a static name nor a globally static expression [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/SUS16b.vhd:55]
INFO: [Synth 8-638] synthesizing module 'Basys3' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:30]
INFO: [Synth 8-3491] module 'Clock_Divider' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:5' bound to instance 'inst_Clock_Divider' of component 'Clock_Divider' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:180]
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Clock_Divider.vhd:12]
INFO: [Synth 8-3491] module 'Led_Driver' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Led_Driver.vhd:5' bound to instance 'inst_Led_Driver' of component 'Led_Driver' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Led_Driver' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Led_Driver.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Led_Driver' (2#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Led_Driver.vhd:17]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:4' bound to instance 'inst_ALU' of component 'ALU' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:86]
INFO: [Synth 8-3491] module 'ADD16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:34' bound to instance 'inst_ADD' of component 'ADD16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:110]
INFO: [Synth 8-638] synthesizing module 'ADD16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:45]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit0' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:76]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:44]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/HA.vhd:34' bound to instance 'inst_HA' of component 'HA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:62]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (3#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/HA.vhd:34' bound to instance 'inst_HA2' of component 'HA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit1' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:84]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit2' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:92]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit3' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:100]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit4' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:109]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit5' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:118]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit6' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:126]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit7' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:134]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit8' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:142]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit9' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:150]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit10' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:158]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit11' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:166]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit12' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:174]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit13' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:182]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit14' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:190]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/FA.vhd:34' bound to instance 'FAbit15' of component 'FA' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'ADD16b' (5#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:45]
INFO: [Synth 8-3491] module 'SUS16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/SUS16b.vhd:34' bound to instance 'inst_SUS' of component 'SUS16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:118]
INFO: [Synth 8-638] synthesizing module 'SUS16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/SUS16b.vhd:40]
INFO: [Synth 8-3491] module 'ADD16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ADD16b.vhd:34' bound to instance 'ADD' of component 'ADD16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/SUS16b.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'SUS16b' (6#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/SUS16b.vhd:40]
INFO: [Synth 8-3491] module 'AND16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/AND16b.vhd:34' bound to instance 'inst_AND' of component 'AND16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:125]
INFO: [Synth 8-638] synthesizing module 'AND16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/AND16b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AND16b' (7#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/AND16b.vhd:40]
INFO: [Synth 8-3491] module 'OR16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/OR16b.vhd:34' bound to instance 'inst_OR' of component 'OR16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:131]
INFO: [Synth 8-638] synthesizing module 'OR16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/OR16b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'OR16b' (8#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/OR16b.vhd:40]
INFO: [Synth 8-3491] module 'XOR16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/XOR16b.vhd:34' bound to instance 'inst_XOR' of component 'XOR16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:137]
INFO: [Synth 8-638] synthesizing module 'XOR16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/XOR16b.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'XOR16b' (9#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/XOR16b.vhd:40]
INFO: [Synth 8-3491] module 'NOT16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/NOT16b.vhd:34' bound to instance 'inst_NOT' of component 'NOT16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'NOT16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/NOT16b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NOT16b' (10#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/NOT16b.vhd:39]
INFO: [Synth 8-3491] module 'ShiftL16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd:34' bound to instance 'inst_sh16bL' of component 'ShiftL16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:148]
INFO: [Synth 8-638] synthesizing module 'ShiftL16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ShiftL16b' (11#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ShiftL16b.vhd:39]
INFO: [Synth 8-3491] module 'ShiftR16b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd:34' bound to instance 'inst_sh16bR' of component 'ShiftR16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:153]
INFO: [Synth 8-638] synthesizing module 'ShiftR16b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ShiftR16b' (12#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ShiftR16b.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ROM.vhd:6' bound to instance 'inst_ROM' of component 'ROM' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:208]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ROM' (14#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/ROM.vhd:13]
INFO: [Synth 8-3491] module 'CU' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/CU.vhd:34' bound to instance 'inst_CU' of component 'CU' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:213]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/CU.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'CU' (15#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/CU.vhd:46]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/PC.vhd:5' bound to instance 'inst_PC' of component 'PC' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:225]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/PC.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'PC' (16#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/PC.vhd:12]
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/RAM.vhd:6' bound to instance 'inst_RAM' of component 'RAM' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:232]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/RAM.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'RAM' (17#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/RAM.vhd:16]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Reg.vhd:5' bound to instance 'inst_regA' of component 'Reg' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:240]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Reg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Reg' (18#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Reg.vhd:14]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Reg.vhd:5' bound to instance 'inst_regB' of component 'Reg' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:248]
INFO: [Synth 8-3491] module 'MUX_2b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/MUX.vhd:34' bound to instance 'inst_MUXa' of component 'MUX_2b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:258]
INFO: [Synth 8-638] synthesizing module 'MUX_2b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/MUX.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX_2b' (19#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/MUX.vhd:43]
INFO: [Synth 8-3491] module 'MUX_2b' declared at 'C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/MUX.vhd:34' bound to instance 'inst_MUXb' of component 'MUX_2b' [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'Basys3' (20#1) [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:30]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[0]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 277.480 ; gain = 101.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 277.480 ; gain = 101.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/constrs_1/new/Basys3.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 574.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "iZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrlSigs" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 65    
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	  16 Input     10 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Divider 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
Module Led_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module XOR16b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     10 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module MUX_2b 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst_ALU/iZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_CU/ctrlSigs" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[12]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[11]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[10]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[9]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[8]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[7]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[6]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[5]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port led[0]
WARNING: [Synth 8-3917] design Basys3 has port seg[7] driven by constant 1
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[4]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[3]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[2]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[1]
WARNING: [Synth 8-3331] design Basys3 has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 574.957 ; gain = 399.070

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | rom        | 4096x33       | LUT            | 
|ROM         | rom        | 4096x33       | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: 
+------------+---------------------+-----------+----------------------+-------------------+-------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives        | Hierarchical Name | 
+------------+---------------------+-----------+----------------------+-------------------+-------------------+
|Basys3      | inst_RAM/memory_reg | Implied   | 4 K x 16             | RAM256X1S x 256   | Basys3/ram__2     | 
+------------+---------------------+-----------+----------------------+-------------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 574.957 ; gain = 399.070

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    29|
|3     |LUT1      |    68|
|4     |LUT2      |    34|
|5     |LUT3      |    74|
|6     |LUT4      |    10|
|7     |LUT5      |    84|
|8     |LUT6      |    60|
|9     |MUXF7     |     2|
|10    |MUXF8     |     1|
|11    |RAM256X1S |    16|
|12    |FDRE      |   101|
|13    |IBUF      |     5|
|14    |OBUF      |    15|
|15    |OBUFT     |    13|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+--------------+------+
|      |Instance             |Module        |Cells |
+------+---------------------+--------------+------+
|1     |top                  |              |   514|
|2     |  inst_Clock_Divider |Clock_Divider |    94|
|3     |  inst_Led_Driver    |Led_Driver    |    80|
|4     |  inst_PC            |PC            |   235|
|5     |  inst_RAM           |RAM           |    17|
|6     |  inst_regA          |Reg           |    16|
|7     |  inst_regB          |Reg_0         |    35|
+------+---------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 574.957 ; gain = 399.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 574.957 ; gain = 86.262
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:28 . Memory (MB): peak = 574.957 ; gain = 399.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 574.957 ; gain = 385.094
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.511 . Memory (MB): peak = 574.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 03 03:42:47 2015...
