// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1667\sampleModel1667_2_sub\Mysubsystem_37.v
// Created: 2024-07-01 14:33:12
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_37
// Source Path: sampleModel1667_2_sub/Subsystem/Mysubsystem_37
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_37
          (In1,
           Out1);


  input   [15:0] In1;  // ufix16_En7
  output  signed [15:0] Out1;  // int16


  wire signed [15:0] cfblk19_out1;  // int16


  assign cfblk19_out1 = (In1 > 16'b0000000000000000 ? 16'sb0000000000000001 :
              16'sb0000000000000000);



  assign Out1 = cfblk19_out1;

endmodule  // Mysubsystem_37

