INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/G/CODE/proj_Vivado/FPGA-Audio-Visualizer/Audio_Visualizer/Audio_Visualizer.srcs/sim_1/new/Visualizer_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Visualizer_TB'
