current tweaks to make debug easier
-TLBCLR
-only one test process
-16 tlb entries
-timeslice increased 10x

Memory:

RAMTOP will range from 0x2000.8000 to 0x2020.0000

each cell is a frame (PAGESIZE)
+ RAMTOP
|	SSI stack
+ RAMTOP - PAGESIZE
|	test stack
+ RAMTOP - 2*PAGESIZE
|	support stack for general exceptions
+ RAMTOP - 3*PAGESIZE
|	support stack for page fault exeptions
+ RAMTOP - 4*PAGESIZE
|	mutex process stack
+ RAMTOP - 5*PAGESIZE
|	first sst stack
+


	unused
|
+---
| swap pool
+---0x2002.0000
| OS code
+---0x2000.1000
| kernel stack
+---0x2000.0000
| BIOS region
+---0x0000.0000
