{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749112737346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749112737347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  5 16:38:57 2025 " "Processing started: Thu Jun  5 16:38:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749112737347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112737347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112737347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749112737707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749112737708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads131a0x.v 1 1 " "Found 1 design units, including 1 entities, in source file ads131a0x.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS131A0X " "Found entity 1: ADS131A0X" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112745748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112745748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat " "Found entity 1: heartbeat" {  } { { "heartbeat.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/heartbeat.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112745752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112745752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synthesizer " "Found entity 1: clock_synthesizer" {  } { { "clock_synthesizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/clock_synthesizer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112745754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112745754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112745755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112745755 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(20) " "Verilog HDL Expression warning at spi_sclk_generator.v(20): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749112745757 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 spi_sclk_generator.v(21) " "Verilog HDL Expression warning at spi_sclk_generator.v(21): truncated literal to match 3 bits" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749112745757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_sclk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_sclk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_sclk_generator " "Found entity 1: spi_sclk_generator" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112745757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112745757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADS131A0X " "Elaborating entity \"ADS131A0X\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749112745844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat heartbeat:heartbeat_uut " "Elaborating entity \"heartbeat\" for hierarchy \"heartbeat:heartbeat_uut\"" {  } { { "ADS131A0X.v" "heartbeat_uut" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749112745858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master:SPI_Master_uut " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master:SPI_Master_uut\"" {  } { { "ADS131A0X.v" "SPI_Master_uut" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749112745872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "message_part_0555 SPI_master.v(30) " "Verilog HDL or VHDL warning at SPI_master.v(30): object \"message_part_0555\" assigned a value but never read" {  } { { "SPI_master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749112745872 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_master.v(175) " "Verilog HDL assignment warning at SPI_master.v(175): truncated value with size 32 to match size of target (8)" {  } { { "SPI_master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749112745873 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_master.v(239) " "Verilog HDL assignment warning at SPI_master.v(239): truncated value with size 32 to match size of target (5)" {  } { { "SPI_master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749112745875 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_master.v(253) " "Verilog HDL assignment warning at SPI_master.v(253): truncated value with size 32 to match size of target (5)" {  } { { "SPI_master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749112745875 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_miso_data_output SPI_master.v(24) " "Output port \"spi_miso_data_output\" at SPI_master.v(24) has no driver" {  } { { "SPI_master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749112745876 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adc_transaction_completed SPI_master.v(21) " "Output port \"adc_transaction_completed\" at SPI_master.v(21) has no driver" {  } { { "SPI_master.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749112745876 "|ADS131A0X|SPI_Master:SPI_Master_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_sclk_generator SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut " "Elaborating entity \"spi_sclk_generator\" for hierarchy \"SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\"" {  } { { "SPI_master.v" "spi_sclk_generator_uut" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/SPI_master.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749112745893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_sclk_counter spi_sclk_generator.v(22) " "Verilog HDL or VHDL warning at spi_sclk_generator.v(22): object \"spi_sclk_counter\" assigned a value but never read" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749112745894 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_transaction_done_Temp spi_sclk_generator.v(25) " "Verilog HDL or VHDL warning at spi_sclk_generator.v(25): object \"spi_transaction_done_Temp\" assigned a value but never read" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749112745894 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_sclk_generator.v(47) " "Verilog HDL assignment warning at spi_sclk_generator.v(47): truncated value with size 32 to match size of target (8)" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749112745894 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synthesizer SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut " "Elaborating entity \"clock_synthesizer\" for hierarchy \"SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\"" {  } { { "spi_sclk_generator.v" "clock_synthesizer_uut" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749112745905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b24 " "Found entity 1: altsyncram_2b24" {  } { { "db/altsyncram_2b24.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/altsyncram_2b24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112748128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112748128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ksc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ksc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ksc " "Found entity 1: mux_ksc" {  } { { "db/mux_ksc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/mux_ksc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112748362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112748362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112748488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112748488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/cntr_ggi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112748659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112748659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lgc " "Found entity 1: cmpr_lgc" {  } { { "db/cmpr_lgc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/cmpr_lgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112748727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112748727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99j " "Found entity 1: cntr_99j" {  } { { "db/cntr_99j.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/cntr_99j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112748825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112748825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7gi " "Found entity 1: cntr_7gi" {  } { { "db/cntr_7gi.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/cntr_7gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112748944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112748944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112749006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112749006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112749103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112749103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112749170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112749170 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749112749772 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749112749938 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.05.16:39:13 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl " "2025.06.05.16:39:13 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112753339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112755875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112755988 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112759282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112759390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112759498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112759619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112759626 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112759627 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749112760307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda5d34450/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/ip/slda5d34450/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112760525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112760525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112760591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112760591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112760592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112760592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112760644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112760644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112760717 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112760717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112760717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749112760774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112760774 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749112762147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_MOSI GND " "Pin \"SPI_MOSI\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|SPI_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[4\] GND " "Pin \"state\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_init_completed GND " "Pin \"adc_init_completed\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|adc_init_completed"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[0\] GND " "Pin \"state_tracker_output\[0\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|state_tracker_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[1\] GND " "Pin \"state_tracker_output\[1\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|state_tracker_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[2\] GND " "Pin \"state_tracker_output\[2\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|state_tracker_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[3\] GND " "Pin \"state_tracker_output\[3\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|state_tracker_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_tracker_output\[4\] GND " "Pin \"state_tracker_output\[4\]\" is stuck at GND" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749112762255 "|ADS131A0X|state_tracker_output[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749112762255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749112762331 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 127 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1749112763963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749112763999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749112763999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_init " "No output dependent on input pin \"adc_init\"" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749112764222 "|ADS131A0X|adc_init"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_ready " "No output dependent on input pin \"adc_ready\"" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749112764222 "|ADS131A0X|adc_ready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749112764222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1588 " "Implemented 1588 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749112764222 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749112764222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1485 " "Implemented 1485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749112764222 ""} { "Info" "ICUT_CUT_TM_RAMS" "47 " "Implemented 47 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749112764222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749112764222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749112764254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  5 16:39:24 2025 " "Processing ended: Thu Jun  5 16:39:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749112764254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749112764254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749112764254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749112764254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1749112765439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749112765440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  5 16:39:25 2025 " "Processing started: Thu Jun  5 16:39:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749112765440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749112765440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADS131A0X -c ADS131A0X " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749112765440 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749112765560 ""}
{ "Info" "0" "" "Project  = ADS131A0X" {  } {  } 0 0 "Project  = ADS131A0X" 0 0 "Fitter" 0 0 1749112765564 ""}
{ "Info" "0" "" "Revision = ADS131A0X" {  } {  } 0 0 "Revision = ADS131A0X" 0 0 "Fitter" 0 0 1749112765564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1749112765639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1749112765640 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADS131A0X 10CL040YF484C8G " "Selected device 10CL040YF484C8G for design \"ADS131A0X\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749112765658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749112765706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749112765706 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749112765874 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749112765880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YF484C8G " "Device 10CL016YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749112765990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484C8G " "Device 10CL055YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749112765990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484C8G " "Device 10CL080YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749112765990 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL120YF484C8G " "Device 10CL120YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1749112765990 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1749112765990 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749112765993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749112765993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749112765993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749112765993 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1749112765993 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1749112765993 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1749112765997 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1749112766068 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 51 " "No exact pin location assignment(s) for 43 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1749112766386 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749112766605 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749112766605 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1749112766605 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1749112766605 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADS131A0X.sdc " "Synopsys Design Constraints File file not found: 'ADS131A0X.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1749112766613 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112766617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749112766617 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|current_state\[0\] SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|current_state\[0\] is being clocked by SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112766617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749112766617 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_clock " "Node: system_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state system_clock " "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state is being clocked by system_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112766617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749112766617 "|ADS131A0X|system_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112766617 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1749112766617 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|spi_sclk_clock_state"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112766626 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112766626 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1749112766626 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1749112766633 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749112766633 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749112766633 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1749112766633 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1749112766633 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node system_clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1749112766741 ""}  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749112766741 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1749112766742 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749112766742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state  " "Automatically promoted node SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state~0 " "Destination node SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state~0" {  } { { "clock_synthesizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/clock_synthesizer.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_4_167Mhz_debug~output " "Destination node clock_4_167Mhz_debug~output" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[5\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[5\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 2033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[5\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[5\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 2076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1749112766742 ""}  } { { "clock_synthesizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/clock_synthesizer.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749112766742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state  " "Automatically promoted node SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state~1 " "Destination node SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state~1" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state~_wirecell " "Destination node SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state~_wirecell" {  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_SCLK~output " "Destination node SPI_SCLK~output" {  } { { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 4345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1749112766742 ""}  } { { "spi_sclk_generator.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/spi_sclk_generator.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749112766742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state  " "Automatically promoted node SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state~0 " "Destination node SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state~0" {  } { { "clock_synthesizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/clock_synthesizer.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1749112766742 ""}  } { { "clock_synthesizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/clock_synthesizer.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749112766742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 2864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1749112766742 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1749112766742 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749112766742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749112767090 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749112767096 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749112767097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749112767103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749112767114 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749112767121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749112767121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749112767124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749112767188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1749112767191 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749112767191 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 3.3V 2 41 0 " "Number of I/O pins in group: 43 (unused VREF, 3.3V VCCIO, 2 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1749112767197 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1749112767197 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1749112767197 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 38 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 1 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1749112767198 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1749112767198 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1749112767198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749112767341 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1749112767351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749112768165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749112768430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749112768455 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749112769139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749112769139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749112769496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1749112770757 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749112770757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1749112770897 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1749112770897 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1749112770897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749112770900 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1749112771032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749112771048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749112771255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749112771256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749112771516 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749112772038 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone 10 LP " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_init 3.3-V LVTTL AB8 " "Pin adc_init uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { adc_init } } } { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1749112772338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_ready 3.3-V LVTTL A20 " "Pin adc_ready uses I/O standard 3.3-V LVTTL at A20" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { adc_ready } } } { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1749112772338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "system_clock 3.3-V LVTTL G2 " "Pin system_clock uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { system_clock } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system_clock" } } } } { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1749112772338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL R2 " "Pin reset_n uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1749112772338 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MISO 3.3-V LVTTL M4 " "Pin SPI_MISO uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { SPI_MISO } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } } { "ADS131A0X.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/ADS131A0X.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1749112772338 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1749112772338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/output_files/ADS131A0X.fit.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library/output_files/ADS131A0X.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749112772448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5475 " "Peak virtual memory: 5475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749112773263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  5 16:39:33 2025 " "Processing ended: Thu Jun  5 16:39:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749112773263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749112773263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749112773263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749112773263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1749112774383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749112774383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  5 16:39:34 2025 " "Processing started: Thu Jun  5 16:39:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749112774383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1749112774383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADS131A0X -c ADS131A0X " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1749112774383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1749112774674 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1749112776070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1749112776106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749112776279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  5 16:39:36 2025 " "Processing ended: Thu Jun  5 16:39:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749112776279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749112776279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749112776279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1749112776279 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1749112776924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1749112777449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749112777450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  5 16:39:37 2025 " "Processing started: Thu Jun  5 16:39:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749112777450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1749112777450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADS131A0X -c ADS131A0X " "Command: quartus_sta ADS131A0X -c ADS131A0X" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1749112777450 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1749112777572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1749112777714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1749112777714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112777756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112777756 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749112778029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1749112778029 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1749112778029 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1749112778029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADS131A0X.sdc " "Synopsys Design Constraints File file not found: 'ADS131A0X.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1749112778038 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778042 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778042 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|current_state\[1\] SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|current_state\[1\] is being clocked by SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778043 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_clock " "Node: system_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state system_clock " "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state is being clocked by system_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778043 "|ADS131A0X|system_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778043 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778043 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|spi_sclk_clock_state"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112778053 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112778053 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749112778053 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1749112778061 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1749112778073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.523 " "Worst-case setup slack is 43.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.523               0.000 altera_reserved_tck  " "   43.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.796 " "Worst-case recovery slack is 93.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.796               0.000 altera_reserved_tck  " "   93.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.134 " "Worst-case removal slack is 1.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 altera_reserved_tck  " "    1.134               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.388 " "Worst-case minimum pulse width slack is 49.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.388               0.000 altera_reserved_tck  " "   49.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778119 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.600 ns " "Worst Case Available Settling Time: 341.600 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778162 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749112778162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749112778168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1749112778187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1749112778486 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778623 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|current_state\[1\] SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|current_state\[1\] is being clocked by SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778623 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_clock " "Node: system_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state system_clock " "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state is being clocked by system_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778623 "|ADS131A0X|system_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778623 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778623 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|spi_sclk_clock_state"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112778633 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112778633 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749112778633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.961 " "Worst-case setup slack is 43.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.961               0.000 altera_reserved_tck  " "   43.961               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.186 " "Worst-case recovery slack is 94.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.186               0.000 altera_reserved_tck  " "   94.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.034 " "Worst-case removal slack is 1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034               0.000 altera_reserved_tck  " "    1.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.241 " "Worst-case minimum pulse width slack is 49.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.241               0.000 altera_reserved_tck  " "   49.241               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778704 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.265 ns " "Worst Case Available Settling Time: 342.265 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778751 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749112778751 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749112778756 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|CLOCK_CYCLES_Temp\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778890 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778890 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Node: SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|current_state\[1\] SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state " "Register SPI_Master:SPI_Master_uut\|current_state\[1\] is being clocked by SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778891 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778891 "|ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer:clock_synthesizer_uut|clock_state"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_clock " "Node: system_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state system_clock " "Register SPI_Master:SPI_Master_uut\|clock_synthesizer:clock_synthesizer_uut\|clock_state is being clocked by system_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778891 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778891 "|ADS131A0X|system_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Node: SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state " "Register SPI_Master:SPI_Master_uut\|spi_mosi_bit_count\[0\] is being clocked by SPI_Master:SPI_Master_uut\|spi_sclk_generator:spi_sclk_generator_uut\|spi_sclk_clock_state" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749112778892 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749112778892 "|ADS131A0X|SPI_Master:SPI_Master_uut|spi_sclk_generator:spi_sclk_generator_uut|spi_sclk_clock_state"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112778899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749112778899 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749112778899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.423 " "Worst-case setup slack is 47.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.423               0.000 altera_reserved_tck  " "   47.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.112 " "Worst-case recovery slack is 97.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.112               0.000 altera_reserved_tck  " "   97.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.266 " "Worst-case minimum pulse width slack is 49.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.266               0.000 altera_reserved_tck  " "   49.266               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749112778937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749112778937 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.770 ns " "Worst Case Available Settling Time: 346.770 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1749112778984 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749112778984 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749112779323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749112779323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749112779418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  5 16:39:39 2025 " "Processing ended: Thu Jun  5 16:39:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749112779418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749112779418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749112779418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1749112779418 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1749112780092 ""}
