0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sim_1/new/processor_top_tb.sv,1759266445,systemVerilog,,,,processor_top_tb,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/control.sv,1759264087,systemVerilog,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sim_1/new/processor_top_tb.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/load_reg.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/memory.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/processor_top.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/slc3.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/sync.sv;C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/test_memory.sv,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv,,$unit_control_sv_3061989921;control,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu.sv,1759263068,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv,,cpu,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/cpu_to_io.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv,,cpu_to_io,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/hex_driver.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv,,hex_driver,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/instantiate_ram.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/load_reg.sv,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/types.sv,instantiate_ram,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/load_reg.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/memory.sv,,load_reg,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/memory.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/processor_top.sv,,memory,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/processor_top.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/slc3.sv,,processor_top,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/slc3.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/sync.sv,,slc3,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/sync.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/test_memory.sv,,sync_debounce;sync_flop,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/test_memory.sv,1759257518,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sim_1/new/processor_top_tb.sv,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/types.sv,test_memory,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/types.sv,1759257518,verilog,C:/Users/karti/Documents/ECE_385/Lab5/Lab5.srcs/sources_1/imports/srcs/control.sv,,,SLC3_TYPES,,,,,,,,
