claim_fiq	,	F_8
omap_writel	,	F_13
"ams_delta_init_fiq(): couldn't claim FIQ, ret=%d\n"	,	L_2
"Failed to get deferred_fiq IRQ, ret=%d\n"	,	L_4
fiqhandler_length	,	V_20
gpio_to_irq	,	F_3
irq_to_desc	,	F_2
"Installing fiq handler from %p, length 0x%x\n"	,	L_1
fiq_buffer	,	V_13
irq_desc	,	V_3
set_fiq_handler	,	F_14
AMS_DELTA_GPIO_PIN_HOOK_SWITCH	,	V_12
deferred_fiq	,	F_1
fiq_count	,	V_7
val	,	V_23
IRQ_ILR0_REG_OFFSET	,	V_32
FIQ_KEYS_CNT	,	V_38
FIQ_KEYS_HICNT	,	V_39
offset	,	V_24
"deferred_fiq"	,	L_3
pt_regs	,	V_21
FIQ_HEAD_OFFSET	,	V_41
FIQ_BUF_LEN	,	V_42
request_irq	,	F_10
retval	,	V_26
IRQ_HANDLED	,	V_18
set_fiq_regs	,	F_15
FIQ_BUFFER_START	,	V_44
pr_err	,	F_9
generic_handle_irq	,	F_5
fiqhandler_start	,	V_19
irq_data	,	V_9
IH_GPIO_BASE	,	V_8
fh	,	V_29
FIQ_CNT_INT_15	,	V_46
INT_DEFERRED_FIQ	,	V_30
OMAP_IH1_BASE	,	V_49
INT_GPIO_BANK1	,	V_48
FIQ_MISSED_KEYS	,	V_43
FIQ_KEY	,	V_37
ams_delta_init_fiq	,	F_6
FIQ_GPIO_INT_MASK	,	V_34
FIQ_MASK	,	V_35
FIQ_CIRC_BUFF	,	V_45
qwerty_fiqin_end	,	V_28
irq_chip	,	V_4
chip	,	V_10
d	,	V_16
pr_info	,	F_7
DEFERRED_FIQ_IH_BASE	,	V_33
irqreturn_t	,	T_1
FIQ_CNT_INT_00	,	V_14
irq	,	V_1
irq_unmask	,	V_17
i	,	V_25
release_fiq	,	F_11
IRQ_TYPE_EDGE_RISING	,	V_31
dev_id	,	V_2
irq_get_irq_data	,	F_4
"request_fiq(): fiq_buffer = %p\n"	,	L_5
FIQ_regs	,	V_22
irq_num	,	V_6
qwerty_fiqin_start	,	V_27
FIQ_TAIL_OFFSET	,	V_40
irq_counter	,	V_15
__init	,	T_2
ARM_r9	,	V_47
AMS_DELTA_GPIO_PIN_KEYBRD_CLK	,	V_11
FIQ_STATE	,	V_36
omap_readl	,	F_12
gpio	,	V_5
