From 85ff13c2d7a5e2df156b2e90603cdc1fab9beef9 Mon Sep 17 00:00:00 2001
From: Larry Finger <Larry.Finger@lwfinger.net>
Date: Tue, 16 Apr 2013 18:34:27 -0500
Subject: [PATCH 004/210] Delete unused files

Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
---
 include/Hal8192CEHWImg.h        |   85 --
 include/Hal8192CPhyCfg.h        |  427 ---------
 include/Hal8192CPhyReg.h        | 1122 ----------------------
 include/Hal8192CUHWImg.h        |  105 --
 include/Hal8192CUHWImg_wowlan.h |   33 -
 include/Hal8192DEHWImg.h        |   66 --
 include/drv_types_ce.h          |   92 --
 include/drv_types_sdio.h        |   69 --
 include/drv_types_xp.h          |   94 --
 include/osdep_ce_service.h      |  170 ----
 include/pci_hal.h               |  167 ----
 include/pci_ops.h               |   60 --
 include/pci_osintf.h            |   32 -
 include/rtl8192c_cmd.h          |  152 ---
 include/rtl8192c_dm.h           |  500 ----------
 include/rtl8192c_event.h        |   26 -
 include/rtl8192c_hal.h          |  934 ------------------
 include/rtl8192c_led.h          |   41 -
 include/rtl8192c_recv.h         |  183 ----
 include/rtl8192c_rf.h           |   91 --
 include/rtl8192c_spec.h         | 1864 ------------------------------------
 include/rtl8192c_sreset.h       |   33 -
 include/rtl8192c_xmit.h         |  123 ---
 os_dep/pci_intf.c               | 2015 ---------------------------------------
 os_dep/pci_ops_linux.c          |   21 -
 25 files changed, 8505 deletions(-)
 delete mode 100644 include/Hal8192CEHWImg.h
 delete mode 100644 include/Hal8192CPhyCfg.h
 delete mode 100644 include/Hal8192CPhyReg.h
 delete mode 100644 include/Hal8192CUHWImg.h
 delete mode 100644 include/Hal8192CUHWImg_wowlan.h
 delete mode 100644 include/Hal8192DEHWImg.h
 delete mode 100644 include/drv_types_ce.h
 delete mode 100644 include/drv_types_sdio.h
 delete mode 100644 include/drv_types_xp.h
 delete mode 100644 include/osdep_ce_service.h
 delete mode 100644 include/pci_hal.h
 delete mode 100644 include/pci_ops.h
 delete mode 100644 include/pci_osintf.h
 delete mode 100644 include/rtl8192c_cmd.h
 delete mode 100644 include/rtl8192c_dm.h
 delete mode 100644 include/rtl8192c_event.h
 delete mode 100644 include/rtl8192c_hal.h
 delete mode 100644 include/rtl8192c_led.h
 delete mode 100644 include/rtl8192c_recv.h
 delete mode 100644 include/rtl8192c_rf.h
 delete mode 100644 include/rtl8192c_spec.h
 delete mode 100644 include/rtl8192c_sreset.h
 delete mode 100644 include/rtl8192c_xmit.h
 delete mode 100644 os_dep/pci_intf.c
 delete mode 100644 os_dep/pci_ops_linux.c

--- a/drivers/staging/rtl8192du/include/Hal8192CEHWImg.h
+++ /dev/null
@@ -1,85 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __INC_HAL8192CE_FW_IMG_H
-#define __INC_HAL8192CE_FW_IMG_H
-
-#include <basic_types.h>
-
-/*Created on  2011/ 6/15,  5:45*/
-
-#ifdef CONFIG_BT_COEXISTENCE
-#define TSMCImgArrayLength 15706 //v84 TSMC COMMON 2012-04-13
-#else //#ifdef CONFIG_P2P
-#define TSMCImgArrayLength 16126 //v88 TSMC P2PPS with CCX report C2H 2012-12-05
-#endif
-extern u8 Rtl8192CEFwTSMCImgArray[TSMCImgArrayLength];
-
-#ifdef CONFIG_BT_COEXISTENCE
-#define UMCACutImgArrayLength 16248 //v79 UMC A Cut COMMON 2011-10-06
-#else //#ifdef CONFIG_P2P
-#define UMCACutImgArrayLength 16126 //v88 UMC A Cut P2PPS with CCX report C2H 2012-12-05
-#endif
-extern u8 Rtl8192CEFwUMCACutImgArray[UMCACutImgArrayLength];
-
-#ifdef CONFIG_BT_COEXISTENCE
-#define UMCBCutImgArrayLength 15686 //v84 UMC B Cut COMMON 2012-04-13
-#else //#ifdef CONFIG_P2P
-#define UMCBCutImgArrayLength 16096 //v88 UMC B Cut P2PPS with CCX report C2H 2012-12-05
-#endif
-extern u8 Rtl8192CEFwUMCBCutImgArray[UMCBCutImgArrayLength];
-
-//8192C_Formal_92CE_PHYforMP_110804 2011-11-23
-//8188C_Formal_88CE_PHYforMP_111117 2011-11-23
-
-#define PHY_REG_2TArrayLength 374
-extern u32 Rtl8192CEPHY_REG_2TArray[PHY_REG_2TArrayLength];
-#define PHY_REG_1TArrayLength 374
-extern u32 Rtl8192CEPHY_REG_1TArray[PHY_REG_1TArrayLength];
-#define PHY_ChangeTo_1T1RArrayLength 1
-extern u32 Rtl8192CEPHY_ChangeTo_1T1RArray[PHY_ChangeTo_1T1RArrayLength];
-#define PHY_ChangeTo_1T2RArrayLength 1
-extern u32 Rtl8192CEPHY_ChangeTo_1T2RArray[PHY_ChangeTo_1T2RArrayLength];
-#define PHY_ChangeTo_2T2RArrayLength 1
-extern u32 Rtl8192CEPHY_ChangeTo_2T2RArray[PHY_ChangeTo_2T2RArrayLength];
-#define PHY_REG_Array_PGLength 336
-extern u32 Rtl8192CEPHY_REG_Array_PG[PHY_REG_Array_PGLength];
-#define PHY_REG_Array_MPLength 4
-extern u32 Rtl8192CEPHY_REG_Array_MP[PHY_REG_Array_MPLength];
-#define RadioA_2TArrayLength 282
-extern u32 Rtl8192CERadioA_2TArray[RadioA_2TArrayLength];
-#define RadioB_2TArrayLength 78
-extern u32 Rtl8192CERadioB_2TArray[RadioB_2TArrayLength];
-#define RadioA_1TArrayLength 282
-extern u32 Rtl8192CERadioA_1TArray[RadioA_1TArrayLength];
-#define RadioB_1TArrayLength 1
-extern u32 Rtl8192CERadioB_1TArray[RadioB_1TArrayLength];
-#define RadioB_GM_ArrayLength 1
-extern u32 Rtl8192CERadioB_GM_Array[RadioB_GM_ArrayLength];
-// MAC reg V14 - 2011-11-23
-#define MAC_2T_ArrayLength 174
-extern u32 Rtl8192CEMAC_2T_Array[MAC_2T_ArrayLength];
-#define MACPHY_Array_PGLength 1
-extern u32 Rtl8192CEMACPHY_Array_PG[MACPHY_Array_PGLength];
-#define AGCTAB_2TArrayLength 320
-extern u32 Rtl8192CEAGCTAB_2TArray[AGCTAB_2TArrayLength];
-#define AGCTAB_1TArrayLength 320
-extern u32 Rtl8192CEAGCTAB_1TArray[AGCTAB_1TArrayLength];
-
-#endif //__INC_HAL8192CE_FW_IMG_H
--- a/drivers/staging/rtl8192du/include/Hal8192CPhyCfg.h
+++ /dev/null
@@ -1,427 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-/*****************************************************************************
- * Module:	__INC_HAL8192CPHYCFG_H
- *
- *
- * Note:
- *
- *
- * Export:	Constants, macro, functions(API), global variables(None).
- *
- * Abbrev:
- *
- * History:
- *		Data		Who		Remark
- *      08/07/2007  MHC		1. Porting from 9x series PHYCFG.h.
- *							2. Reorganize code architecture.
- *
- *****************************************************************************/
- /* Check to see if the file has been included already.  */
-#ifndef __INC_HAL8192CPHYCFG_H
-#define __INC_HAL8192CPHYCFG_H
-
-
-/*--------------------------Define Parameters-------------------------------*/
-#define LOOP_LIMIT				5
-#define MAX_STALL_TIME			50		//us
-#define AntennaDiversityValue	0x80	//(Adapter->bSoftwareAntennaDiversity ? 0x00:0x80)
-#define MAX_TXPWR_IDX_NMODE_92S	63
-#define Reset_Cnt_Limit			3
-
-#define IQK_MAC_REG_NUM		4
-#define IQK_ADDA_REG_NUM		16
-#define IQK_BB_REG_NUM			9
-#define HP_THERMAL_NUM		8
-
-#ifdef CONFIG_PCI_HCI
-#define MAX_AGGR_NUM	0x0A0A
-#else
-#define MAX_AGGR_NUM	0x0909
-#endif
-
-#ifdef CONFIG_PCI_HCI
-#define	SET_RTL8192SE_RF_SLEEP(_pAdapter)							\
-{																	\
-	u1Byte		u1bTmp;												\
-	u1bTmp = PlatformEFIORead1Byte(_pAdapter, REG_LDOV12D_CTRL);		\
-	u1bTmp |= BIT0;													\
-	PlatformEFIOWrite1Byte(_pAdapter, REG_LDOV12D_CTRL, u1bTmp);		\
-	PlatformEFIOWrite1Byte(_pAdapter, REG_SPS_OCP_CFG, 0x0);				\
-	PlatformEFIOWrite1Byte(_pAdapter, TXPAUSE, 0xFF);				\
-	PlatformEFIOWrite2Byte(_pAdapter, CMDR, 0x57FC);				\
-	delay_us(100);													\
-	PlatformEFIOWrite2Byte(_pAdapter, CMDR, 0x77FC);				\
-	PlatformEFIOWrite1Byte(_pAdapter, PHY_CCA, 0x0);				\
-	delay_us(10);													\
-	PlatformEFIOWrite2Byte(_pAdapter, CMDR, 0x37FC);				\
-	delay_us(10);													\
-	PlatformEFIOWrite2Byte(_pAdapter, CMDR, 0x77FC);				\
-	delay_us(10);													\
-	PlatformEFIOWrite2Byte(_pAdapter, CMDR, 0x57FC);				\
-}
-#endif
-
-
-/*--------------------------Define Parameters-------------------------------*/
-
-
-/*------------------------------Define structure----------------------------*/
-typedef enum _SwChnlCmdID{
-	CmdID_End,
-	CmdID_SetTxPowerLevel,
-	CmdID_BBRegWrite10,
-	CmdID_WritePortUlong,
-	CmdID_WritePortUshort,
-	CmdID_WritePortUchar,
-	CmdID_RF_WriteReg,
-}SwChnlCmdID;
-
-
-/* 1. Switch channel related */
-typedef struct _SwChnlCmd{
-	SwChnlCmdID	CmdID;
-	u32			Para1;
-	u32			Para2;
-	u32			msDelay;
-}SwChnlCmd;
-
-typedef enum _HW90_BLOCK{
-	HW90_BLOCK_MAC = 0,
-	HW90_BLOCK_PHY0 = 1,
-	HW90_BLOCK_PHY1 = 2,
-	HW90_BLOCK_RF = 3,
-	HW90_BLOCK_MAXIMUM = 4, // Never use this
-}HW90_BLOCK_E, *PHW90_BLOCK_E;
-
-#define	RF_PATH_MAX			2
-
-#define CHANNEL_MAX_NUMBER		14	// 14 is the max channel number
-#define CHANNEL_GROUP_MAX		3	// ch1~3, ch4~9, ch10~14 total three groups
-
-typedef enum _WIRELESS_MODE {
-	WIRELESS_MODE_UNKNOWN = 0x00,
-	WIRELESS_MODE_A = 0x01,
-	WIRELESS_MODE_B = 0x02,
-	WIRELESS_MODE_G = 0x04,
-	WIRELESS_MODE_AUTO = 0x08,
-	WIRELESS_MODE_N_24G = 0x10,
-	WIRELESS_MODE_N_5G = 0x20
-} WIRELESS_MODE;
-
-typedef enum _BaseBand_Config_Type{
-	BaseBand_Config_PHY_REG = 0,			//Radio Path A
-	BaseBand_Config_AGC_TAB = 1,			//Radio Path B
-}BaseBand_Config_Type, *PBaseBand_Config_Type;
-
-
-typedef enum _PHY_Rate_Tx_Power_Offset_Area{
-	RA_OFFSET_LEGACY_OFDM1,
-	RA_OFFSET_LEGACY_OFDM2,
-	RA_OFFSET_HT_OFDM1,
-	RA_OFFSET_HT_OFDM2,
-	RA_OFFSET_HT_OFDM3,
-	RA_OFFSET_HT_OFDM4,
-	RA_OFFSET_HT_CCK,
-}RA_OFFSET_AREA,*PRA_OFFSET_AREA;
-
-
-/* BB/RF related */
-typedef	enum _RF_TYPE_8190P{
-	RF_TYPE_MIN,	// 0
-	RF_8225=1,			// 1 11b/g RF for verification only
-	RF_8256=2,			// 2 11b/g/n
-	RF_8258=3,			// 3 11a/b/g/n RF
-	RF_6052=4,		// 4 11b/g/n RF
-	//RF_6052=5,		// 4 11b/g/n RF
-	// TODO: We sholud remove this psudo PHY RF after we get new RF.
-	RF_PSEUDO_11N=5,	// 5, It is a temporality RF.
-}RF_TYPE_8190P_E,*PRF_TYPE_8190P_E;
-
-typedef struct _BB_REGISTER_DEFINITION{
-	u32 rfintfs;			// set software control:
-							//		0x870~0x877[8 bytes]
-
-	u32 rfintfi;			// readback data:
-							//		0x8e0~0x8e7[8 bytes]
-
-	u32 rfintfo;		// output data:
-							//		0x860~0x86f [16 bytes]
-
-	u32 rfintfe;		// output enable:
-							//		0x860~0x86f [16 bytes]
-
-	u32 rf3wireOffset;	// LSSI data:
-							//		0x840~0x84f [16 bytes]
-
-	u32 rfLSSI_Select;	// BB Band Select:
-							//		0x878~0x87f [8 bytes]
-
-	u32 rfTxGainStage;	// Tx gain stage:
-							//		0x80c~0x80f [4 bytes]
-
-	u32 rfHSSIPara1;	// wire parameter control1 :
-							//		0x820~0x823,0x828~0x82b, 0x830~0x833, 0x838~0x83b [16 bytes]
-
-	u32 rfHSSIPara2;	// wire parameter control2 :
-							//		0x824~0x827,0x82c~0x82f, 0x834~0x837, 0x83c~0x83f [16 bytes]
-
-	u32 rfSwitchControl; //Tx Rx antenna control :
-							//		0x858~0x85f [16 bytes]
-
-	u32 rfAGCControl1;	//AGC parameter control1 :
-							//		0xc50~0xc53,0xc58~0xc5b, 0xc60~0xc63, 0xc68~0xc6b [16 bytes]
-
-	u32 rfAGCControl2;	//AGC parameter control2 :
-							//		0xc54~0xc57,0xc5c~0xc5f, 0xc64~0xc67, 0xc6c~0xc6f [16 bytes]
-
-	u32 rfRxIQImbalance; //OFDM Rx IQ imbalance matrix :
-							//		0xc14~0xc17,0xc1c~0xc1f, 0xc24~0xc27, 0xc2c~0xc2f [16 bytes]
-
-	u32 rfRxAFE;		//Rx IQ DC ofset and Rx digital filter, Rx DC notch filter :
-							//		0xc10~0xc13,0xc18~0xc1b, 0xc20~0xc23, 0xc28~0xc2b [16 bytes]
-
-	u32 rfTxIQImbalance; //OFDM Tx IQ imbalance matrix
-							//		0xc80~0xc83,0xc88~0xc8b, 0xc90~0xc93, 0xc98~0xc9b [16 bytes]
-
-	u32 rfTxAFE;		//Tx IQ DC Offset and Tx DFIR type
-							//		0xc84~0xc87,0xc8c~0xc8f, 0xc94~0xc97, 0xc9c~0xc9f [16 bytes]
-
-	u32 rfLSSIReadBack;	//LSSI RF readback data SI mode
-								//		0x8a0~0x8af [16 bytes]
-
-	u32 rfLSSIReadBackPi;	//LSSI RF readback data PI mode 0x8b8-8bc for Path A and B
-
-}BB_REGISTER_DEFINITION_T, *PBB_REGISTER_DEFINITION_T;
-
-#ifdef CONFIG_MP_INCLUDED
-typedef enum _ANTENNA_PATH{
-        ANTENNA_NONE	= 0x00,
-		ANTENNA_D		,
-		ANTENNA_C		,
-		ANTENNA_CD		,
-		ANTENNA_B		,
-		ANTENNA_BD		,
-		ANTENNA_BC		,
-		ANTENNA_BCD		,
-		ANTENNA_A		,
-		ANTENNA_AD		,
-		ANTENNA_AC		,
-		ANTENNA_ACD		,
-		ANTENNA_AB		,
-		ANTENNA_ABD		,
-		ANTENNA_ABC		,
-		ANTENNA_ABCD
-} ANTENNA_PATH;
-#endif
-
-typedef struct _R_ANTENNA_SELECT_OFDM{
-	u32			r_tx_antenna:4;
-	u32			r_ant_l:4;
-	u32			r_ant_non_ht:4;
-	u32			r_ant_ht1:4;
-	u32			r_ant_ht2:4;
-	u32			r_ant_ht_s1:4;
-	u32			r_ant_non_ht_s1:4;
-	u32			OFDM_TXSC:2;
-	u32			Reserved:2;
-}R_ANTENNA_SELECT_OFDM;
-
-typedef struct _R_ANTENNA_SELECT_CCK{
-	u8			r_cckrx_enable_2:2;
-	u8			r_cckrx_enable:2;
-	u8			r_ccktx_enable:4;
-}R_ANTENNA_SELECT_CCK;
-
-/*------------------------------Define structure----------------------------*/
-
-
-/*------------------------Export global variable----------------------------*/
-/*------------------------Export global variable----------------------------*/
-
-
-/*------------------------Export Marco Definition---------------------------*/
-/*------------------------Export Marco Definition---------------------------*/
-
-
-/*--------------------------Exported Function prototype---------------------*/
-//
-// BB and RF register read/write
-//
-u32	rtl8192c_PHY_QueryBBReg(	IN	PADAPTER	Adapter,
-								IN	u32		RegAddr,
-								IN	u32		BitMask	);
-void	rtl8192c_PHY_SetBBReg(	IN	PADAPTER	Adapter,
-								IN	u32		RegAddr,
-								IN	u32		BitMask,
-								IN	u32		Data	);
-u32	rtl8192c_PHY_QueryRFReg(	IN	PADAPTER			Adapter,
-								IN	RF_RADIO_PATH_E	eRFPath,
-								IN	u32				RegAddr,
-								IN	u32				BitMask	);
-void	rtl8192c_PHY_SetRFReg(	IN	PADAPTER			Adapter,
-								IN	RF_RADIO_PATH_E	eRFPath,
-								IN	u32				RegAddr,
-								IN	u32				BitMask,
-								IN	u32				Data	);
-
-//
-// Initialization related function
-//
-/* MAC/BB/RF HAL config */
-int	PHY_MACConfig8192C(	IN	PADAPTER	Adapter	);
-int	PHY_BBConfig8192C(	IN	PADAPTER	Adapter	);
-int	PHY_RFConfig8192C(	IN	PADAPTER	Adapter	);
-/* RF config */
-int	rtl8192c_PHY_ConfigRFWithParaFile(	IN	PADAPTER	Adapter,
-												IN	u8*	pFileName,
-												IN	RF_RADIO_PATH_E	eRFPath);
-int	rtl8192c_PHY_ConfigRFWithHeaderFile(	IN	PADAPTER			Adapter,
-												IN	RF_RADIO_PATH_E	eRFPath);
-
-/* BB/RF readback check for making sure init OK */
-int	rtl8192c_PHY_CheckBBAndRFOK(	IN	PADAPTER			Adapter,
-										IN	HW90_BLOCK_E		CheckBlock,
-										IN	RF_RADIO_PATH_E	eRFPath	  );
-/* Read initi reg value for tx power setting. */
-void	rtl8192c_PHY_GetHWRegOriginalValue(	IN	PADAPTER		Adapter	);
-
-//
-// RF Power setting
-//
-//extern	BOOLEAN	PHY_SetRFPowerState(IN	PADAPTER			Adapter,
-//									IN	RT_RF_POWER_STATE	eRFPowerState);
-
-//
-// BB TX Power R/W
-//
-void	PHY_GetTxPowerLevel8192C(	IN	PADAPTER		Adapter,
-											OUT u32*		powerlevel	);
-void	PHY_SetTxPowerLevel8192C(	IN	PADAPTER		Adapter,
-											IN	u8			channel	);
-BOOLEAN	PHY_UpdateTxPowerDbm8192C(	IN	PADAPTER	Adapter,
-											IN	int		powerInDbm	);
-
-//
-VOID
-PHY_ScanOperationBackup8192C(IN	PADAPTER	Adapter,
-										IN	u8		Operation	);
-
-//
-// Switch bandwidth for 8192S
-//
-//extern	void	PHY_SetBWModeCallback8192C(	IN	PRT_TIMER		pTimer	);
-void	PHY_SetBWMode8192C(	IN	PADAPTER			pAdapter,
-									IN	HT_CHANNEL_WIDTH	ChnlWidth,
-									IN	unsigned char	Offset	);
-
-//
-// Set FW CMD IO for 8192S.
-//
-//extern	BOOLEAN HalSetIO8192C(	IN	PADAPTER			Adapter,
-//									IN	IO_TYPE				IOType);
-
-//
-// Set A2 entry to fw for 8192S
-//
-extern	void FillA2Entry8192C(		IN	PADAPTER			Adapter,
-										IN	u8				index,
-										IN	u8*				val);
-
-
-//
-// channel switch related funciton
-//
-//extern	void	PHY_SwChnlCallback8192C(	IN	PRT_TIMER		pTimer	);
-void	PHY_SwChnl8192C(	IN	PADAPTER		pAdapter,
-									IN	u8			channel	);
-				// Call after initialization
-void	PHY_SwChnlPhy8192C(	IN	PADAPTER		pAdapter,
-									IN	u8			channel	);
-
-void ChkFwCmdIoDone(	IN	PADAPTER	Adapter);
-
-#ifdef USE_WORKITEM
-//extern	void SetIOWorkItemCallback( IN PVOID            pContext );
-#else
-//extern	void SetIOTimerCallback( IN PRT_TIMER		pTimer);
-#endif
-
-//
-// BB/MAC/RF other monitor API
-//
-void	PHY_SetMonitorMode8192C(IN	PADAPTER	pAdapter,
-										IN	BOOLEAN		bEnableMonitorMode	);
-
-BOOLEAN	PHY_CheckIsLegalRfPath8192C(IN	PADAPTER	pAdapter,
-											IN	u32		eRFPath	);
-
-//
-// IQ calibrate
-//
-VOID rtl8192c_PHY_IQCalibrate( IN PADAPTER pAdapter , IN BOOLEAN bReCovery);
-
-//
-// LC calibrate
-//
-VOID rtl8192c_PHY_LCCalibrate(IN	PADAPTER	pAdapter);
-
-//
-// AP calibrate
-//
-VOID rtl8192c_PHY_APCalibrate(IN	PADAPTER	pAdapter, IN	char		delta);
-
-VOID rtl8192c_PHY_SetRFPathSwitch(IN	PADAPTER	pAdapter, IN	BOOLEAN		bMain);
-
-//
-// Modify the value of the hw register when beacon interval be changed.
-//
-void
-rtl8192c_PHY_SetBeaconHwReg(	IN	PADAPTER		Adapter,
-					IN	u16			BeaconInterval	);
-
-
-extern	VOID
-PHY_SwitchEphyParameter(
-	IN	PADAPTER			Adapter
-	);
-
-extern	VOID
-PHY_EnableHostClkReq(
-	IN	PADAPTER			Adapter
-	);
-
-BOOLEAN
-SetAntennaConfig92C(
-	IN	PADAPTER	Adapter,
-	IN	u8		DefaultAnt
-	);
-
-
-/*--------------------------Exported Function prototype---------------------*/
-
-#define PHY_QueryBBReg(Adapter, RegAddr, BitMask) rtl8192c_PHY_QueryBBReg((Adapter), (RegAddr), (BitMask))
-#define PHY_SetBBReg(Adapter, RegAddr, BitMask, Data) rtl8192c_PHY_SetBBReg((Adapter), (RegAddr), (BitMask), (Data))
-#define PHY_QueryRFReg(Adapter, eRFPath, RegAddr, BitMask) rtl8192c_PHY_QueryRFReg((Adapter), (eRFPath), (RegAddr), (BitMask))
-#define PHY_SetRFReg(Adapter, eRFPath, RegAddr, BitMask, Data) rtl8192c_PHY_SetRFReg((Adapter), (eRFPath), (RegAddr), (BitMask), (Data))
-
-#define PHY_SetMacReg	PHY_SetBBReg
-
-#endif	// __INC_HAL8192CPHYCFG_H
--- a/drivers/staging/rtl8192du/include/Hal8192CPhyReg.h
+++ /dev/null
@@ -1,1122 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-/*****************************************************************************
- *
- * Module:	__INC_HAL8192CPHYREG_H
- *
- *
- * Note:	1. Define PMAC/BB register map
- *			2. Define RF register map
- *			3. PMAC/BB register bit mask.
- *			4. RF reg bit mask.
- *			5. Other BB/RF relative definition.
- *
- *
- * Export:	Constants, macro, functions(API), global variables(None).
- *
- * Abbrev:
- *
- * History:
- *		Data		Who		Remark
- *      08/07/2007  MHC		1. Porting from 9x series PHYCFG.h.
- *							2. Reorganize code architecture.
- *	09/25/2008	MH		1. Add RL6052 register definition
- *
- *****************************************************************************/
-#ifndef __INC_HAL8192CPHYREG_H
-#define __INC_HAL8192CPHYREG_H
-
-
-/*--------------------------Define Parameters-------------------------------*/
-
-//============================================================
-//       8192S Regsiter offset definition
-//============================================================
-
-//
-// BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF
-// 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF
-// 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00
-// 3. RF register 0x00-2E
-// 4. Bit Mask for BB/RF register
-// 5. Other defintion for BB/RF R/W
-//
-
-
-//
-// 1. PMAC duplicate register due to connection: RF_Mode, TRxRN, NumOf L-STF
-// 1. Page1(0x100)
-//
-#define		rPMAC_Reset					0x100
-#define		rPMAC_TxStart					0x104
-#define		rPMAC_TxLegacySIG				0x108
-#define		rPMAC_TxHTSIG1				0x10c
-#define		rPMAC_TxHTSIG2				0x110
-#define		rPMAC_PHYDebug				0x114
-#define		rPMAC_TxPacketNum				0x118
-#define		rPMAC_TxIdle					0x11c
-#define		rPMAC_TxMACHeader0			0x120
-#define		rPMAC_TxMACHeader1			0x124
-#define		rPMAC_TxMACHeader2			0x128
-#define		rPMAC_TxMACHeader3			0x12c
-#define		rPMAC_TxMACHeader4			0x130
-#define		rPMAC_TxMACHeader5			0x134
-#define		rPMAC_TxDataType				0x138
-#define		rPMAC_TxRandomSeed			0x13c
-#define		rPMAC_CCKPLCPPreamble			0x140
-#define		rPMAC_CCKPLCPHeader			0x144
-#define		rPMAC_CCKCRC16				0x148
-#define		rPMAC_OFDMRxCRC32OK			0x170
-#define		rPMAC_OFDMRxCRC32Er			0x174
-#define		rPMAC_OFDMRxParityEr			0x178
-#define		rPMAC_OFDMRxCRC8Er			0x17c
-#define		rPMAC_CCKCRxRC16Er			0x180
-#define		rPMAC_CCKCRxRC32Er			0x184
-#define		rPMAC_CCKCRxRC32OK			0x188
-#define		rPMAC_TxStatus					0x18c
-
-//
-// 2. Page2(0x200)
-//
-// The following two definition are only used for USB interface.
-#define		RF_BB_CMD_ADDR				0x02c0	// RF/BB read/write command address.
-#define		RF_BB_CMD_DATA				0x02c4	// RF/BB read/write command data.
-
-//
-// 3. Page8(0x800)
-//
-#define		rFPGA0_RFMOD				0x800	//RF mode & CCK TxSC // RF BW Setting??
-
-#define		rFPGA0_TxInfo				0x804	// Status report??
-#define		rFPGA0_PSDFunction			0x808
-
-#define		rFPGA0_TxGainStage			0x80c	// Set TX PWR init gain?
-
-#define		rFPGA0_RFTiming1			0x810	// Useless now
-#define		rFPGA0_RFTiming2			0x814
-
-#define		rFPGA0_XA_HSSIParameter1		0x820	// RF 3 wire register
-#define		rFPGA0_XA_HSSIParameter2		0x824
-#define		rFPGA0_XB_HSSIParameter1		0x828
-#define		rFPGA0_XB_HSSIParameter2		0x82c
-#define		rTxAGC_B_Rate18_06				0x830
-#define		rTxAGC_B_Rate54_24				0x834
-#define		rTxAGC_B_CCK1_55_Mcs32		0x838
-#define		rTxAGC_B_Mcs03_Mcs00			0x83c
-
-#define		rTxAGC_B_Mcs07_Mcs04			0x848
-#define		rTxAGC_B_Mcs11_Mcs08			0x84c
-
-#define		rFPGA0_XA_LSSIParameter		0x840
-#define		rFPGA0_XB_LSSIParameter		0x844
-
-#define		rFPGA0_RFWakeUpParameter		0x850	// Useless now
-#define		rFPGA0_RFSleepUpParameter		0x854
-
-#define		rFPGA0_XAB_SwitchControl		0x858	// RF Channel switch
-#define		rFPGA0_XCD_SwitchControl		0x85c
-
-#define		rFPGA0_XA_RFInterfaceOE		0x860	// RF Channel switch
-#define		rFPGA0_XB_RFInterfaceOE		0x864
-
-#define		rTxAGC_B_Mcs15_Mcs12			0x868
-#define		rTxAGC_B_CCK11_A_CCK2_11		0x86c
-
-#define		rFPGA0_XAB_RFInterfaceSW		0x870	// RF Interface Software Control
-#define		rFPGA0_XCD_RFInterfaceSW		0x874
-
-#define		rFPGA0_XAB_RFParameter		0x878	// RF Parameter
-#define		rFPGA0_XCD_RFParameter		0x87c
-
-#define		rFPGA0_AnalogParameter1		0x880	// Crystal cap setting RF-R/W protection for parameter4??
-#define		rFPGA0_AnalogParameter2		0x884
-#define		rFPGA0_AnalogParameter3		0x888	// Useless now
-#define		rFPGA0_AnalogParameter4		0x88c
-
-#define		rFPGA0_XA_LSSIReadBack		0x8a0	// Tranceiver LSSI Readback
-#define		rFPGA0_XB_LSSIReadBack		0x8a4
-#define		rFPGA0_XC_LSSIReadBack		0x8a8
-#define		rFPGA0_XD_LSSIReadBack		0x8ac
-
-#define		rFPGA0_PSDReport				0x8b4	// Useless now
-#define		TransceiverA_HSPI_Readback	0x8b8	// Transceiver A HSPI Readback
-#define		TransceiverB_HSPI_Readback	0x8bc	// Transceiver B HSPI Readback
-#define		rFPGA0_XAB_RFInterfaceRB		0x8e0	// Useless now // RF Interface Readback Value
-#define		rFPGA0_XCD_RFInterfaceRB		0x8e4	// Useless now
-
-//
-// 4. Page9(0x900)
-//
-#define		rFPGA1_RFMOD				0x900	//RF mode & OFDM TxSC // RF BW Setting??
-
-#define		rFPGA1_TxBlock				0x904	// Useless now
-#define		rFPGA1_DebugSelect			0x908	// Useless now
-#define		rFPGA1_TxInfo				0x90c	// Useless now // Status report??
-
-//
-// 5. PageA(0xA00)
-//
-// Set Control channel to upper or lower. These settings are required only for 40MHz
-#define		rCCK0_System				0xa00
-
-#define		rCCK0_AFESetting			0xa04	// Disable init gain now // Select RX path by RSSI
-#define		rCCK0_CCA					0xa08	// Disable init gain now // Init gain
-
-#define		rCCK0_RxAGC1				0xa0c	//AGC default value, saturation level // Antenna Diversity, RX AGC, LNA Threshold, RX LNA Threshold useless now. Not the same as 90 series
-#define		rCCK0_RxAGC2				0xa10	//AGC & DAGC
-
-#define		rCCK0_RxHP					0xa14
-
-#define		rCCK0_DSPParameter1		0xa18	//Timing recovery & Channel estimation threshold
-#define		rCCK0_DSPParameter2		0xa1c	//SQ threshold
-
-#define		rCCK0_TxFilter1				0xa20
-#define		rCCK0_TxFilter2				0xa24
-#define		rCCK0_DebugPort			0xa28	//debug port and Tx filter3
-#define		rCCK0_FalseAlarmReport		0xa2c	//0xa2d	useless now 0xa30-a4f channel report
-#define		rCCK0_TRSSIReport			0xa50
-#define		rCCK0_RxReport				0xa54  //0xa57
-#define		rCCK0_FACounterLower		0xa5c  //0xa5b
-#define		rCCK0_FACounterUpper		0xa58  //0xa5c
-
-//
-// PageB(0xB00)
-//
-#define		rPdp_AntA				0xb00
-#define		rPdp_AntA_4				0xb04
-#define		rConfig_Pmpd_AntA			0xb28
-#define		rConfig_AntA				0xb68
-#define		rConfig_AntB				0xb6c
-#define		rPdp_AntB					0xb70
-#define		rPdp_AntB_4				0xb74
-#define		rConfig_Pmpd_AntB			0xb98
-#define		rAPK						0xbd8
-
-//
-// 6. PageC(0xC00)
-//
-#define		rOFDM0_LSTF				0xc00
-
-#define		rOFDM0_TRxPathEnable		0xc04
-#define		rOFDM0_TRMuxPar			0xc08
-#define		rOFDM0_TRSWIsolation		0xc0c
-
-#define		rOFDM0_XARxAFE			0xc10  //RxIQ DC offset, Rx digital filter, DC notch filter
-#define		rOFDM0_XARxIQImbalance		0xc14  //RxIQ imblance matrix
-#define		rOFDM0_XBRxAFE				0xc18
-#define		rOFDM0_XBRxIQImbalance		0xc1c
-#define		rOFDM0_XCRxAFE				0xc20
-#define		rOFDM0_XCRxIQImbalance		0xc24
-#define		rOFDM0_XDRxAFE				0xc28
-#define		rOFDM0_XDRxIQImbalance		0xc2c
-
-#define		rOFDM0_RxDetector1			0xc30  //PD,BW & SBD	// DM tune init gain
-#define		rOFDM0_RxDetector2			0xc34  //SBD & Fame Sync.
-#define		rOFDM0_RxDetector3			0xc38  //Frame Sync.
-#define		rOFDM0_RxDetector4			0xc3c  //PD, SBD, Frame Sync & Short-GI
-
-#define		rOFDM0_RxDSP				0xc40  //Rx Sync Path
-#define		rOFDM0_CFOandDAGC		0xc44  //CFO & DAGC
-#define		rOFDM0_CCADropThreshold	0xc48 //CCA Drop threshold
-#define		rOFDM0_ECCAThreshold		0xc4c // energy CCA
-
-#define		rOFDM0_XAAGCCore1			0xc50	// DIG
-#define		rOFDM0_XAAGCCore2			0xc54
-#define		rOFDM0_XBAGCCore1			0xc58
-#define		rOFDM0_XBAGCCore2			0xc5c
-#define		rOFDM0_XCAGCCore1			0xc60
-#define		rOFDM0_XCAGCCore2			0xc64
-#define		rOFDM0_XDAGCCore1			0xc68
-#define		rOFDM0_XDAGCCore2			0xc6c
-
-#define		rOFDM0_AGCParameter1			0xc70
-#define		rOFDM0_AGCParameter2			0xc74
-#define		rOFDM0_AGCRSSITable			0xc78
-#define		rOFDM0_HTSTFAGC				0xc7c
-
-#define		rOFDM0_XATxIQImbalance		0xc80	// TX PWR TRACK and DIG
-#define		rOFDM0_XATxAFE				0xc84
-#define		rOFDM0_XBTxIQImbalance		0xc88
-#define		rOFDM0_XBTxAFE				0xc8c
-#define		rOFDM0_XCTxIQImbalance		0xc90
-#define		rOFDM0_XCTxAFE					0xc94
-#define		rOFDM0_XDTxIQImbalance		0xc98
-#define		rOFDM0_XDTxAFE				0xc9c
-
-#define		rOFDM0_RxIQExtAnta			0xca0
-#define		rOFDM0_TxCoeff1				0xca4
-#define		rOFDM0_TxCoeff2				0xca8
-#define		rOFDM0_TxCoeff3				0xcac
-#define		rOFDM0_TxCoeff4				0xcb0
-#define		rOFDM0_TxCoeff5				0xcb4
-#define		rOFDM0_TxCoeff6				0xcb8
-#define		rOFDM0_RxHPParameter			0xce0
-#define		rOFDM0_TxPseudoNoiseWgt		0xce4
-#define		rOFDM0_FrameSync				0xcf0
-#define		rOFDM0_DFSReport				0xcf4
-
-//
-// 7. PageD(0xD00)
-//
-#define		rOFDM1_LSTF					0xd00
-#define		rOFDM1_TRxPathEnable			0xd04
-
-#define		rOFDM1_CFO						0xd08	// No setting now
-#define		rOFDM1_CSI1					0xd10
-#define		rOFDM1_SBD						0xd14
-#define		rOFDM1_CSI2					0xd18
-#define		rOFDM1_CFOTracking			0xd2c
-#define		rOFDM1_TRxMesaure1			0xd34
-#define		rOFDM1_IntfDet					0xd3c
-#define		rOFDM1_PseudoNoiseStateAB		0xd50
-#define		rOFDM1_PseudoNoiseStateCD		0xd54
-#define		rOFDM1_RxPseudoNoiseWgt		0xd58
-
-#define		rOFDM_PHYCounter1				0xda0  //cca, parity fail
-#define		rOFDM_PHYCounter2				0xda4  //rate illegal, crc8 fail
-#define		rOFDM_PHYCounter3				0xda8  //MCS not support
-
-#define		rOFDM_ShortCFOAB				0xdac	// No setting now
-#define		rOFDM_ShortCFOCD				0xdb0
-#define		rOFDM_LongCFOAB				0xdb4
-#define		rOFDM_LongCFOCD				0xdb8
-#define		rOFDM_TailCFOAB				0xdbc
-#define		rOFDM_TailCFOCD				0xdc0
-#define		rOFDM_PWMeasure1			0xdc4
-#define		rOFDM_PWMeasure2			0xdc8
-#define		rOFDM_BWReport				0xdcc
-#define		rOFDM_AGCReport				0xdd0
-#define		rOFDM_RxSNR					0xdd4
-#define		rOFDM_RxEVMCSI				0xdd8
-#define		rOFDM_SIGReport				0xddc
-
-
-//
-// 8. PageE(0xE00)
-//
-#define		rTxAGC_A_Rate18_06			0xe00
-#define		rTxAGC_A_Rate54_24			0xe04
-#define		rTxAGC_A_CCK1_Mcs32			0xe08
-#define		rTxAGC_A_Mcs03_Mcs00			0xe10
-#define		rTxAGC_A_Mcs07_Mcs04			0xe14
-#define		rTxAGC_A_Mcs11_Mcs08			0xe18
-#define		rTxAGC_A_Mcs15_Mcs12			0xe1c
-
-#define		rFPGA0_IQK					0xe28
-#define		rTx_IQK_Tone_A				0xe30
-#define		rRx_IQK_Tone_A				0xe34
-#define		rTx_IQK_PI_A					0xe38
-#define		rRx_IQK_PI_A					0xe3c
-
-#define		rTx_IQK							0xe40
-#define		rRx_IQK						0xe44
-#define		rIQK_AGC_Pts					0xe48
-#define		rIQK_AGC_Rsp					0xe4c
-#define		rTx_IQK_Tone_B				0xe50
-#define		rRx_IQK_Tone_B				0xe54
-#define		rTx_IQK_PI_B					0xe58
-#define		rRx_IQK_PI_B					0xe5c
-#define		rIQK_AGC_Cont				0xe60
-
-#define		rBlue_Tooth					0xe6c
-#define		rRx_Wait_CCA					0xe70
-#define		rTx_CCK_RFON					0xe74
-#define		rTx_CCK_BBON				0xe78
-#define		rTx_OFDM_RFON				0xe7c
-#define		rTx_OFDM_BBON				0xe80
-#define		rTx_To_Rx					0xe84
-#define		rTx_To_Tx					0xe88
-#define		rRx_CCK						0xe8c
-
-#define		rTx_Power_Before_IQK_A		0xe94
-#define		rTx_Power_After_IQK_A			0xe9c
-
-#define		rRx_Power_Before_IQK_A		0xea0
-#define		rRx_Power_Before_IQK_A_2		0xea4
-#define		rRx_Power_After_IQK_A			0xea8
-#define		rRx_Power_After_IQK_A_2		0xeac
-
-#define		rTx_Power_Before_IQK_B		0xeb4
-#define		rTx_Power_After_IQK_B			0xebc
-
-#define		rRx_Power_Before_IQK_B		0xec0
-#define		rRx_Power_Before_IQK_B_2		0xec4
-#define		rRx_Power_After_IQK_B			0xec8
-#define		rRx_Power_After_IQK_B_2		0xecc
-
-#define		rRx_OFDM					0xed0
-#define		rRx_Wait_RIFS				0xed4
-#define		rRx_TO_Rx					0xed8
-#define		rStandby						0xedc
-#define		rSleep						0xee0
-#define		rPMPD_ANAEN				0xeec
-
-//
-// 7. RF Register 0x00-0x2E (RF 8256)
-//    RF-0222D 0x00-3F
-//
-//Zebra1
-#define		rZebra1_HSSIEnable				0x0	// Useless now
-#define		rZebra1_TRxEnable1				0x1
-#define		rZebra1_TRxEnable2				0x2
-#define		rZebra1_AGC					0x4
-#define		rZebra1_ChargePump			0x5
-#define		rZebra1_Channel				0x7	// RF channel switch
-
-//#endif
-#define		rZebra1_TxGain					0x8	// Useless now
-#define		rZebra1_TxLPF					0x9
-#define		rZebra1_RxLPF					0xb
-#define		rZebra1_RxHPFCorner			0xc
-
-//Zebra4
-#define		rGlobalCtrl						0	// Useless now
-#define		rRTL8256_TxLPF					19
-#define		rRTL8256_RxLPF					11
-
-//RTL8258
-#define		rRTL8258_TxLPF					0x11	// Useless now
-#define		rRTL8258_RxLPF					0x13
-#define		rRTL8258_RSSILPF				0xa
-
-//
-// RL6052 Register definition
-//
-#define		RF_AC						0x00	//
-
-#define		RF_IQADJ_G1				0x01	//
-#define		RF_IQADJ_G2				0x02	//
-#define		RF_BS_PA_APSET_G1_G4		0x03
-#define		RF_BS_PA_APSET_G5_G8		0x04
-#define		RF_POW_TRSW				0x05	//
-
-#define		RF_GAIN_RX					0x06	//
-#define		RF_GAIN_TX					0x07	//
-
-#define		RF_TXM_IDAC				0x08	//
-#define		RF_IPA_G					0x09	//
-#define		RF_TXBIAS_G				0x0A
-#define		RF_TXPA_AG					0x0B
-#define		RF_IPA_A					0x0C	//
-#define		RF_TXBIAS_A				0x0D
-#define		RF_BS_PA_APSET_G9_G11	0x0E
-#define		RF_BS_IQGEN				0x0F	//
-
-#define		RF_MODE1					0x10	//
-#define		RF_MODE2					0x11	//
-
-#define		RF_RX_AGC_HP				0x12	//
-#define		RF_TX_AGC					0x13	//
-#define		RF_BIAS						0x14	//
-#define		RF_IPA						0x15	//
-#define		RF_POW_ABILITY			0x17	//
-#define		RF_MODE_AG				0x18	//
-#define		rRfChannel					0x18	// RF channel and BW switch
-#define		RF_CHNLBW					0x18	// RF channel and BW switch
-#define		RF_TOP						0x19	//
-
-#define		RF_RX_G1					0x1A	//
-#define		RF_RX_G2					0x1B	//
-
-#define		RF_RX_BB2					0x1C	//
-#define		RF_RX_BB1					0x1D	//
-
-#define		RF_RCK1					0x1E	//
-#define		RF_RCK2					0x1F	//
-
-#define		RF_TX_G1					0x20	//
-#define		RF_TX_G2					0x21	//
-#define		RF_TX_G3					0x22	//
-
-#define		RF_TX_BB1					0x23	//
-
-#define		RF_T_METER					0x24	//
-
-#define		RF_SYN_G1					0x25	// RF TX Power control
-#define		RF_SYN_G2					0x26	// RF TX Power control
-#define		RF_SYN_G3					0x27	// RF TX Power control
-#define		RF_SYN_G4					0x28	// RF TX Power control
-#define		RF_SYN_G5					0x29	// RF TX Power control
-#define		RF_SYN_G6					0x2A	// RF TX Power control
-#define		RF_SYN_G7					0x2B	// RF TX Power control
-#define		RF_SYN_G8					0x2C	// RF TX Power control
-
-#define		RF_RCK_OS					0x30	// RF TX PA control
-
-#define		RF_TXPA_G1					0x31	// RF TX PA control
-#define		RF_TXPA_G2					0x32	// RF TX PA control
-#define		RF_TXPA_G3					0x33	// RF TX PA control
-
-//
-//Bit Mask
-//
-// 1. Page1(0x100)
-#define		bBBResetB						0x100	// Useless now?
-#define		bGlobalResetB					0x200
-#define		bOFDMTxStart					0x4
-#define		bCCKTxStart						0x8
-#define		bCRC32Debug					0x100
-#define		bPMACLoopback					0x10
-#define		bTxLSIG							0xffffff
-#define		bOFDMTxRate					0xf
-#define		bOFDMTxReserved				0x10
-#define		bOFDMTxLength					0x1ffe0
-#define		bOFDMTxParity					0x20000
-#define		bTxHTSIG1						0xffffff
-#define		bTxHTMCSRate					0x7f
-#define		bTxHTBW						0x80
-#define		bTxHTLength					0xffff00
-#define		bTxHTSIG2						0xffffff
-#define		bTxHTSmoothing					0x1
-#define		bTxHTSounding					0x2
-#define		bTxHTReserved					0x4
-#define		bTxHTAggreation				0x8
-#define		bTxHTSTBC						0x30
-#define		bTxHTAdvanceCoding			0x40
-#define		bTxHTShortGI					0x80
-#define		bTxHTNumberHT_LTF			0x300
-#define		bTxHTCRC8						0x3fc00
-#define		bCounterReset					0x10000
-#define		bNumOfOFDMTx					0xffff
-#define		bNumOfCCKTx					0xffff0000
-#define		bTxIdleInterval					0xffff
-#define		bOFDMService					0xffff0000
-#define		bTxMACHeader					0xffffffff
-#define		bTxDataInit						0xff
-#define		bTxHTMode						0x100
-#define		bTxDataType					0x30000
-#define		bTxRandomSeed					0xffffffff
-#define		bCCKTxPreamble					0x1
-#define		bCCKTxSFD						0xffff0000
-#define		bCCKTxSIG						0xff
-#define		bCCKTxService					0xff00
-#define		bCCKLengthExt					0x8000
-#define		bCCKTxLength					0xffff0000
-#define		bCCKTxCRC16					0xffff
-#define		bCCKTxStatus					0x1
-#define		bOFDMTxStatus					0x2
-
-#define			IS_BB_REG_OFFSET_92S(_Offset)		((_Offset >= 0x800) && (_Offset <= 0xfff))
-
-// 2. Page8(0x800)
-#define		bRFMOD							0x1	// Reg 0x800 rFPGA0_RFMOD
-#define		bJapanMode						0x2
-#define		bCCKTxSC						0x30
-#define		bCCKEn							0x1000000
-#define		bOFDMEn						0x2000000
-
-#define		bOFDMRxADCPhase				0x10000	// Useless now
-#define		bOFDMTxDACPhase				0x40000
-#define		bXATxAGC					0x3f
-
-#define		bAntennaSelect				0x0300
-
-#define		bXBTxAGC					0xf00	// Reg 80c rFPGA0_TxGainStage
-#define		bXCTxAGC					0xf000
-#define		bXDTxAGC					0xf0000
-
-#define		bPAStart					0xf0000000	// Useless now
-#define		bTRStart					0x00f00000
-#define		bRFStart					0x0000f000
-#define		bBBStart					0x000000f0
-#define		bBBCCKStart				0x0000000f
-#define		bPAEnd						0xf          //Reg0x814
-#define		bTREnd						0x0f000000
-#define		bRFEnd						0x000f0000
-#define		bCCAMask					0x000000f0   //T2R
-#define		bR2RCCAMask				0x00000f00
-#define		bHSSI_R2TDelay				0xf8000000
-#define		bHSSI_T2RDelay				0xf80000
-#define		bContTxHSSI				0x400     //chane gain at continue Tx
-#define		bIGFromCCK				0x200
-#define		bAGCAddress				0x3f
-#define		bRxHPTx						0x7000
-#define		bRxHPT2R					0x38000
-#define		bRxHPCCKIni				0xc0000
-#define		bAGCTxCode				0xc00000
-#define		bAGCRxCode				0x300000
-
-#define		b3WireDataLength			0x800	// Reg 0x820~84f rFPGA0_XA_HSSIParameter1
-#define		b3WireAddressLength			0x400
-
-#define		b3WireRFPowerDown			0x1	// Useless now
-//#define bHWSISelect				0x8
-#define		b5GPAPEPolarity				0x40000000
-#define		b2GPAPEPolarity				0x80000000
-#define		bRFSW_TxDefaultAnt			0x3
-#define		bRFSW_TxOptionAnt			0x30
-#define		bRFSW_RxDefaultAnt			0x300
-#define		bRFSW_RxOptionAnt			0x3000
-#define		bRFSI_3WireData				0x1
-#define		bRFSI_3WireClock			0x2
-#define		bRFSI_3WireLoad				0x4
-#define		bRFSI_3WireRW				0x8
-#define		bRFSI_3Wire					0xf
-
-#define		bRFSI_RFENV				0x10	// Reg 0x870 rFPGA0_XAB_RFInterfaceSW
-
-#define		bRFSI_TRSW				0x20	// Useless now
-#define		bRFSI_TRSWB				0x40
-#define		bRFSI_ANTSW				0x100
-#define		bRFSI_ANTSWB				0x200
-#define		bRFSI_PAPE					0x400
-#define		bRFSI_PAPE5G				0x800
-#define		bBandSelect					0x1
-#define		bHTSIG2_GI					0x80
-#define		bHTSIG2_Smoothing			0x01
-#define		bHTSIG2_Sounding			0x02
-#define		bHTSIG2_Aggreaton			0x08
-#define		bHTSIG2_STBC				0x30
-#define		bHTSIG2_AdvCoding			0x40
-#define		bHTSIG2_NumOfHTLTF		0x300
-#define		bHTSIG2_CRC8				0x3fc
-#define		bHTSIG1_MCS				0x7f
-#define		bHTSIG1_BandWidth			0x80
-#define		bHTSIG1_HTLength			0xffff
-#define		bLSIG_Rate					0xf
-#define		bLSIG_Reserved				0x10
-#define		bLSIG_Length				0x1fffe
-#define		bLSIG_Parity					0x20
-#define		bCCKRxPhase				0x4
-
-#define		bLSSIReadAddress			0x7f800000   // T65 RF
-
-#define		bLSSIReadEdge				0x80000000   //LSSI "Read" edge signal
-
-#define		bLSSIReadBackData			0xfffff		// T65 RF
-
-#define		bLSSIReadOKFlag				0x1000	// Useless now
-#define		bCCKSampleRate				0x8       //0: 44MHz, 1:88MHz
-#define		bRegulator0Standby			0x1
-#define		bRegulatorPLLStandby			0x2
-#define		bRegulator1Standby			0x4
-#define		bPLLPowerUp				0x8
-#define		bDPLLPowerUp				0x10
-#define		bDA10PowerUp				0x20
-#define		bAD7PowerUp				0x200
-#define		bDA6PowerUp				0x2000
-#define		bXtalPowerUp				0x4000
-#define		b40MDClkPowerUP				0x8000
-#define		bDA6DebugMode				0x20000
-#define		bDA6Swing					0x380000
-
-#define		bADClkPhase				0x4000000	// Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ
-
-#define		b80MClkDelay				0x18000000	// Useless
-#define		bAFEWatchDogEnable			0x20000000
-
-#define		bXtalCap01					0xc0000000	// Reg 0x884 rFPGA0_AnalogParameter2 Crystal cap
-#define		bXtalCap23					0x3
-#define		bXtalCap92x					0x0f000000
-#define			bXtalCap					0x0f000000
-
-#define		bIntDifClkEnable			0x400	// Useless
-#define		bExtSigClkEnable			0x800
-#define		bBandgapMbiasPowerUp		0x10000
-#define		bAD11SHGain				0xc0000
-#define		bAD11InputRange				0x700000
-#define		bAD11OPCurrent				0x3800000
-#define		bIPathLoopback				0x4000000
-#define		bQPathLoopback				0x8000000
-#define		bAFELoopback				0x10000000
-#define		bDA10Swing				0x7e0
-#define		bDA10Reverse				0x800
-#define		bDAClkSource				0x1000
-#define		bAD7InputRange				0x6000
-#define		bAD7Gain					0x38000
-#define		bAD7OutputCMMode			0x40000
-#define		bAD7InputCMMode				0x380000
-#define		bAD7Current					0xc00000
-#define		bRegulatorAdjust			0x7000000
-#define		bAD11PowerUpAtTx			0x1
-#define		bDA10PSAtTx				0x10
-#define		bAD11PowerUpAtRx			0x100
-#define		bDA10PSAtRx				0x1000
-#define		bCCKRxAGCFormat				0x200
-#define		bPSDFFTSamplepPoint			0xc000
-#define		bPSDAverageNum				0x3000
-#define		bIQPathControl				0xc00
-#define		bPSDFreq					0x3ff
-#define		bPSDAntennaPath				0x30
-#define		bPSDIQSwitch				0x40
-#define		bPSDRxTrigger				0x400000
-#define		bPSDTxTrigger				0x80000000
-#define		bPSDSineToneScale			0x7f000000
-#define		bPSDReport					0xffff
-
-// 3. Page9(0x900)
-#define		bOFDMTxSC				0x30000000	// Useless
-#define		bCCKTxOn					0x1
-#define		bOFDMTxOn				0x2
-#define		bDebugPage				0xfff  //reset debug page and also HWord, LWord
-#define		bDebugItem				0xff   //reset debug page and LWord
-#define		bAntL					0x10
-#define		bAntNonHT					0x100
-#define		bAntHT1					0x1000
-#define		bAntHT2						0x10000
-#define		bAntHT1S1					0x100000
-#define		bAntNonHTS1				0x1000000
-
-// 4. PageA(0xA00)
-#define		bCCKBBMode				0x3	// Useless
-#define		bCCKTxPowerSaving		0x80
-#define		bCCKRxPowerSaving		0x40
-
-#define		bCCKSideBand			0x10	// Reg 0xa00 rCCK0_System 20/40 switch
-
-#define		bCCKScramble			0x8	// Useless
-#define		bCCKAntDiversity		0x8000
-#define		bCCKCarrierRecovery		0x4000
-#define		bCCKTxRate				0x3000
-#define		bCCKDCCancel			0x0800
-#define		bCCKISICancel			0x0400
-#define		bCCKMatchFilter			0x0200
-#define		bCCKEqualizer			0x0100
-#define		bCCKPreambleDetect		0x800000
-#define		bCCKFastFalseCCA		0x400000
-#define		bCCKChEstStart			0x300000
-#define		bCCKCCACount			0x080000
-#define		bCCKcs_lim				0x070000
-#define		bCCKBistMode			0x80000000
-#define		bCCKCCAMask			0x40000000
-#define		bCCKTxDACPhase		0x4
-#define		bCCKRxADCPhase		0x20000000   //r_rx_clk
-#define		bCCKr_cp_mode0		0x0100
-#define		bCCKTxDCOffset			0xf0
-#define		bCCKRxDCOffset			0xf
-#define		bCCKCCAMode			0xc000
-#define		bCCKFalseCS_lim			0x3f00
-#define		bCCKCS_ratio			0xc00000
-#define		bCCKCorgBit_sel			0x300000
-#define		bCCKPD_lim				0x0f0000
-#define		bCCKNewCCA			0x80000000
-#define		bCCKRxHPofIG			0x8000
-#define		bCCKRxIG				0x7f00
-#define		bCCKLNAPolarity			0x800000
-#define		bCCKRx1stGain			0x7f0000
-#define		bCCKRFExtend			0x20000000 //CCK Rx Iinital gain polarity
-#define		bCCKRxAGCSatLevel		0x1f000000
-#define		bCCKRxAGCSatCount		0xe0
-#define		bCCKRxRFSettle			0x1f       //AGCsamp_dly
-#define		bCCKFixedRxAGC			0x8000
-//#define bCCKRxAGCFormat			0x4000   //remove to HSSI register 0x824
-#define		bCCKAntennaPolarity		0x2000
-#define		bCCKTxFilterType		0x0c00
-#define		bCCKRxAGCReportType	0x0300
-#define		bCCKRxDAGCEn			0x80000000
-#define		bCCKRxDAGCPeriod		0x20000000
-#define		bCCKRxDAGCSatLevel		0x1f000000
-#define		bCCKTimingRecovery		0x800000
-#define		bCCKTxC0				0x3f0000
-#define		bCCKTxC1				0x3f000000
-#define		bCCKTxC2				0x3f
-#define		bCCKTxC3				0x3f00
-#define		bCCKTxC4				0x3f0000
-#define		bCCKTxC5				0x3f000000
-#define		bCCKTxC6				0x3f
-#define		bCCKTxC7				0x3f00
-#define		bCCKDebugPort			0xff0000
-#define		bCCKDACDebug			0x0f000000
-#define		bCCKFalseAlarmEnable	0x8000
-#define		bCCKFalseAlarmRead		0x4000
-#define		bCCKTRSSI				0x7f
-#define		bCCKRxAGCReport		0xfe
-#define		bCCKRxReport_AntSel	0x80000000
-#define		bCCKRxReport_MFOff		0x40000000
-#define		bCCKRxRxReport_SQLoss	0x20000000
-#define		bCCKRxReport_Pktloss	0x10000000
-#define		bCCKRxReport_Lockedbit	0x08000000
-#define		bCCKRxReport_RateError	0x04000000
-#define		bCCKRxReport_RxRate	0x03000000
-#define		bCCKRxFACounterLower	0xff
-#define		bCCKRxFACounterUpper	0xff000000
-#define		bCCKRxHPAGCStart		0xe000
-#define		bCCKRxHPAGCFinal		0x1c00
-#define		bCCKRxFalseAlarmEnable	0x8000
-#define		bCCKFACounterFreeze	0x4000
-#define		bCCKTxPathSel			0x10000000
-#define		bCCKDefaultRxPath		0xc000000
-#define		bCCKOptionRxPath		0x3000000
-
-// 5. PageC(0xC00)
-#define		bNumOfSTF				0x3	// Useless
-#define		bShift_L					0xc0
-#define		bGI_TH					0xc
-#define		bRxPathA				0x1
-#define		bRxPathB				0x2
-#define		bRxPathC				0x4
-#define		bRxPathD				0x8
-#define		bTxPathA				0x1
-#define		bTxPathB				0x2
-#define		bTxPathC				0x4
-#define		bTxPathD				0x8
-#define		bTRSSIFreq				0x200
-#define		bADCBackoff				0x3000
-#define		bDFIRBackoff			0xc000
-#define		bTRSSILatchPhase		0x10000
-#define		bRxIDCOffset			0xff
-#define		bRxQDCOffset			0xff00
-#define		bRxDFIRMode			0x1800000
-#define		bRxDCNFType			0xe000000
-#define		bRXIQImb_A				0x3ff
-#define		bRXIQImb_B				0xfc00
-#define		bRXIQImb_C				0x3f0000
-#define		bRXIQImb_D				0xffc00000
-#define		bDC_dc_Notch			0x60000
-#define		bRxNBINotch			0x1f000000
-#define		bPD_TH					0xf
-#define		bPD_TH_Opt2			0xc000
-#define		bPWED_TH				0x700
-#define		bIfMF_Win_L			0x800
-#define		bPD_Option				0x1000
-#define		bMF_Win_L				0xe000
-#define		bBW_Search_L			0x30000
-#define		bwin_enh_L				0xc0000
-#define		bBW_TH					0x700000
-#define		bED_TH2				0x3800000
-#define		bBW_option				0x4000000
-#define		bRatio_TH				0x18000000
-#define		bWindow_L				0xe0000000
-#define		bSBD_Option				0x1
-#define		bFrame_TH				0x1c
-#define		bFS_Option				0x60
-#define		bDC_Slope_check		0x80
-#define		bFGuard_Counter_DC_L	0xe00
-#define		bFrame_Weight_Short	0x7000
-#define		bSub_Tune				0xe00000
-#define		bFrame_DC_Length		0xe000000
-#define		bSBD_start_offset		0x30000000
-#define		bFrame_TH_2			0x7
-#define		bFrame_GI2_TH			0x38
-#define		bGI2_Sync_en			0x40
-#define		bSarch_Short_Early		0x300
-#define		bSarch_Short_Late		0xc00
-#define		bSarch_GI2_Late		0x70000
-#define		bCFOAntSum				0x1
-#define		bCFOAcc				0x2
-#define		bCFOStartOffset			0xc
-#define		bCFOLookBack			0x70
-#define		bCFOSumWeight			0x80
-#define		bDAGCEnable			0x10000
-#define		bTXIQImb_A				0x3ff
-#define		bTXIQImb_B				0xfc00
-#define		bTXIQImb_C				0x3f0000
-#define		bTXIQImb_D				0xffc00000
-#define		bTxIDCOffset			0xff
-#define		bTxQDCOffset			0xff00
-#define		bTxDFIRMode			0x10000
-#define		bTxPesudoNoiseOn		0x4000000
-#define		bTxPesudoNoise_A		0xff
-#define		bTxPesudoNoise_B		0xff00
-#define		bTxPesudoNoise_C		0xff0000
-#define		bTxPesudoNoise_D		0xff000000
-#define		bCCADropOption			0x20000
-#define		bCCADropThres			0xfff00000
-#define		bEDCCA_H				0xf
-#define		bEDCCA_L				0xf0
-#define		bLambda_ED			0x300
-#define		bRxInitialGain			0x7f
-#define		bRxAntDivEn				0x80
-#define		bRxAGCAddressForLNA	0x7f00
-#define		bRxHighPowerFlow		0x8000
-#define		bRxAGCFreezeThres		0xc0000
-#define		bRxFreezeStep_AGC1	0x300000
-#define		bRxFreezeStep_AGC2	0xc00000
-#define		bRxFreezeStep_AGC3	0x3000000
-#define		bRxFreezeStep_AGC0	0xc000000
-#define		bRxRssi_Cmp_En			0x10000000
-#define		bRxQuickAGCEn			0x20000000
-#define		bRxAGCFreezeThresMode	0x40000000
-#define		bRxOverFlowCheckType	0x80000000
-#define		bRxAGCShift				0x7f
-#define		bTRSW_Tri_Only			0x80
-#define		bPowerThres			0x300
-#define		bRxAGCEn				0x1
-#define		bRxAGCTogetherEn		0x2
-#define		bRxAGCMin				0x4
-#define		bRxHP_Ini				0x7
-#define		bRxHP_TRLNA			0x70
-#define		bRxHP_RSSI				0x700
-#define		bRxHP_BBP1				0x7000
-#define		bRxHP_BBP2				0x70000
-#define		bRxHP_BBP3				0x700000
-#define		bRSSI_H					0x7f0000     //the threshold for high power
-#define		bRSSI_Gen				0x7f000000   //the threshold for ant diversity
-#define		bRxSettle_TRSW			0x7
-#define		bRxSettle_LNA			0x38
-#define		bRxSettle_RSSI			0x1c0
-#define		bRxSettle_BBP			0xe00
-#define		bRxSettle_RxHP			0x7000
-#define		bRxSettle_AntSW_RSSI	0x38000
-#define		bRxSettle_AntSW		0xc0000
-#define		bRxProcessTime_DAGC	0x300000
-#define		bRxSettle_HSSI			0x400000
-#define		bRxProcessTime_BBPPW	0x800000
-#define		bRxAntennaPowerShift	0x3000000
-#define		bRSSITableSelect		0xc000000
-#define		bRxHP_Final				0x7000000
-#define		bRxHTSettle_BBP			0x7
-#define		bRxHTSettle_HSSI		0x8
-#define		bRxHTSettle_RxHP		0x70
-#define		bRxHTSettle_BBPPW		0x80
-#define		bRxHTSettle_Idle		0x300
-#define		bRxHTSettle_Reserved	0x1c00
-#define		bRxHTRxHPEn			0x8000
-#define		bRxHTAGCFreezeThres	0x30000
-#define		bRxHTAGCTogetherEn	0x40000
-#define		bRxHTAGCMin			0x80000
-#define		bRxHTAGCEn				0x100000
-#define		bRxHTDAGCEn			0x200000
-#define		bRxHTRxHP_BBP			0x1c00000
-#define		bRxHTRxHP_Final		0xe0000000
-#define		bRxPWRatioTH			0x3
-#define		bRxPWRatioEn			0x4
-#define		bRxMFHold				0x3800
-#define		bRxPD_Delay_TH1		0x38
-#define		bRxPD_Delay_TH2		0x1c0
-#define		bRxPD_DC_COUNT_MAX	0x600
-//#define bRxMF_Hold               0x3800
-#define		bRxPD_Delay_TH			0x8000
-#define		bRxProcess_Delay		0xf0000
-#define		bRxSearchrange_GI2_Early	0x700000
-#define		bRxFrame_Guard_Counter_L	0x3800000
-#define		bRxSGI_Guard_L			0xc000000
-#define		bRxSGI_Search_L		0x30000000
-#define		bRxSGI_TH				0xc0000000
-#define		bDFSCnt0				0xff
-#define		bDFSCnt1				0xff00
-#define		bDFSFlag				0xf0000
-#define		bMFWeightSum			0x300000
-#define		bMinIdxTH				0x7f000000
-#define		bDAFormat				0x40000
-#define		bTxChEmuEnable		0x01000000
-#define		bTRSWIsolation_A		0x7f
-#define		bTRSWIsolation_B		0x7f00
-#define		bTRSWIsolation_C		0x7f0000
-#define		bTRSWIsolation_D		0x7f000000
-#define		bExtLNAGain				0x7c00
-
-// 6. PageE(0xE00)
-#define		bSTBCEn				0x4	// Useless
-#define		bAntennaMapping		0x10
-#define		bNss					0x20
-#define		bCFOAntSumD			0x200
-#define		bPHYCounterReset		0x8000000
-#define		bCFOReportGet			0x4000000
-#define		bOFDMContinueTx		0x10000000
-#define		bOFDMSingleCarrier		0x20000000
-#define		bOFDMSingleTone		0x40000000
-//#define bRxPath1                 0x01
-//#define bRxPath2                 0x02
-//#define bRxPath3                 0x04
-//#define bRxPath4                 0x08
-//#define bTxPath1                 0x10
-//#define bTxPath2                 0x20
-#define		bHTDetect			0x100
-#define		bCFOEn				0x10000
-#define		bCFOValue			0xfff00000
-#define		bSigTone_Re		0x3f
-#define		bSigTone_Im		0x7f00
-#define		bCounter_CCA		0xffff
-#define		bCounter_ParityFail	0xffff0000
-#define		bCounter_RateIllegal		0xffff
-#define		bCounter_CRC8Fail	0xffff0000
-#define		bCounter_MCSNoSupport	0xffff
-#define		bCounter_FastSync	0xffff
-#define		bShortCFO			0xfff
-#define		bShortCFOTLength	12   //total
-#define		bShortCFOFLength	11   //fraction
-#define		bLongCFO			0x7ff
-#define		bLongCFOTLength	11
-#define		bLongCFOFLength	11
-#define		bTailCFO			0x1fff
-#define		bTailCFOTLength		13
-#define		bTailCFOFLength		12
-#define		bmax_en_pwdB		0xffff
-#define		bCC_power_dB		0xffff0000
-#define		bnoise_pwdB		0xffff
-#define		bPowerMeasTLength	10
-#define		bPowerMeasFLength	3
-#define		bRx_HT_BW			0x1
-#define		bRxSC				0x6
-#define		bRx_HT				0x8
-#define		bNB_intf_det_on		0x1
-#define		bIntf_win_len_cfg	0x30
-#define		bNB_Intf_TH_cfg		0x1c0
-#define		bRFGain				0x3f
-#define		bTableSel			0x40
-#define		bTRSW				0x80
-#define		bRxSNR_A			0xff
-#define		bRxSNR_B			0xff00
-#define		bRxSNR_C			0xff0000
-#define		bRxSNR_D			0xff000000
-#define		bSNREVMTLength		8
-#define		bSNREVMFLength		1
-#define		bCSI1st				0xff
-#define		bCSI2nd				0xff00
-#define		bRxEVM1st			0xff0000
-#define		bRxEVM2nd			0xff000000
-#define		bSIGEVM			0xff
-#define		bPWDB				0xff00
-#define		bSGIEN				0x10000
-
-#define		bSFactorQAM1		0xf	// Useless
-#define		bSFactorQAM2		0xf0
-#define		bSFactorQAM3		0xf00
-#define		bSFactorQAM4		0xf000
-#define		bSFactorQAM5		0xf0000
-#define		bSFactorQAM6		0xf0000
-#define		bSFactorQAM7		0xf00000
-#define		bSFactorQAM8		0xf000000
-#define		bSFactorQAM9		0xf0000000
-#define		bCSIScheme			0x100000
-
-#define		bNoiseLvlTopSet		0x3	// Useless
-#define		bChSmooth			0x4
-#define		bChSmoothCfg1		0x38
-#define		bChSmoothCfg2		0x1c0
-#define		bChSmoothCfg3		0xe00
-#define		bChSmoothCfg4		0x7000
-#define		bMRCMode			0x800000
-#define		bTHEVMCfg			0x7000000
-
-#define		bLoopFitType		0x1	// Useless
-#define		bUpdCFO			0x40
-#define		bUpdCFOOffData		0x80
-#define		bAdvUpdCFO			0x100
-#define		bAdvTimeCtrl		0x800
-#define		bUpdClko			0x1000
-#define		bFC					0x6000
-#define		bTrackingMode		0x8000
-#define		bPhCmpEnable		0x10000
-#define		bUpdClkoLTF		0x20000
-#define		bComChCFO			0x40000
-#define		bCSIEstiMode		0x80000
-#define		bAdvUpdEqz			0x100000
-#define		bUChCfg				0x7000000
-#define		bUpdEqz			0x8000000
-
-//Rx Pseduo noise
-#define		bRxPesudoNoiseOn		0x20000000	// Useless
-#define		bRxPesudoNoise_A		0xff
-#define		bRxPesudoNoise_B		0xff00
-#define		bRxPesudoNoise_C		0xff0000
-#define		bRxPesudoNoise_D		0xff000000
-#define		bPesudoNoiseState_A	0xffff
-#define		bPesudoNoiseState_B	0xffff0000
-#define		bPesudoNoiseState_C	0xffff
-#define		bPesudoNoiseState_D	0xffff0000
-
-//7. RF Register
-//Zebra1
-#define		bZebra1_HSSIEnable		0x8		// Useless
-#define		bZebra1_TRxControl		0xc00
-#define		bZebra1_TRxGainSetting	0x07f
-#define		bZebra1_RxCorner		0xc00
-#define		bZebra1_TxChargePump	0x38
-#define		bZebra1_RxChargePump	0x7
-#define		bZebra1_ChannelNum	0xf80
-#define		bZebra1_TxLPFBW		0x400
-#define		bZebra1_RxLPFBW		0x600
-
-//Zebra4
-#define		bRTL8256RegModeCtrl1	0x100	// Useless
-#define		bRTL8256RegModeCtrl0	0x40
-#define		bRTL8256_TxLPFBW		0x18
-#define		bRTL8256_RxLPFBW		0x600
-
-//RTL8258
-#define		bRTL8258_TxLPFBW		0xc	// Useless
-#define		bRTL8258_RxLPFBW		0xc00
-#define		bRTL8258_RSSILPFBW	0xc0
-
-
-//
-// Other Definition
-//
-
-//byte endable for sb_write
-#define		bByte0				0x1	// Useless
-#define		bByte1				0x2
-#define		bByte2				0x4
-#define		bByte3				0x8
-#define		bWord0				0x3
-#define		bWord1				0xc
-#define		bDWord				0xf
-
-//for PutRegsetting & GetRegSetting BitMask
-#define		bMaskByte0			0xff	// Reg 0xc50 rOFDM0_XAAGCCore~0xC6f
-#define		bMaskByte1			0xff00
-#define		bMaskByte2			0xff0000
-#define		bMaskByte3			0xff000000
-#define		bMaskHWord		0xffff0000
-#define		bMaskLWord			0x0000ffff
-#define		bMaskDWord		0xffffffff
-#define		bMask12Bits			0xfff
-#define		bMaskH4Bits			0xf0000000
-#define		bMaskOFDM_D		0xffc00000
-#define		bMaskCCK			0x3f3f3f3f
-
-//for PutRFRegsetting & GetRFRegSetting BitMask
-//#define		bMask12Bits               0xfffff	// RF Reg mask bits
-//#define		bMask20Bits               0xfffff	// RF Reg mask bits T65 RF
-#define			bRFRegOffsetMask	0xfffff
-
-#define		bEnable			0x1	// Useless
-#define		bDisable		0x0
-
-#define		LeftAntenna		0x0	// Useless
-#define		RightAntenna	0x1
-
-#define		tCheckTxStatus		500   //500ms // Useless
-#define		tUpdateRxCounter	100   //100ms
-
-#define		rateCCK		0	// Useless
-#define		rateOFDM	1
-#define		rateHT		2
-
-//define Register-End
-#define		bPMAC_End			0x1ff	// Useless
-#define		bFPGAPHY0_End		0x8ff
-#define		bFPGAPHY1_End		0x9ff
-#define		bCCKPHY0_End		0xaff
-#define		bOFDMPHY0_End		0xcff
-#define		bOFDMPHY1_End		0xdff
-
-//define max debug item in each debug page
-//#define bMaxItem_FPGA_PHY0        0x9
-//#define bMaxItem_FPGA_PHY1        0x3
-//#define bMaxItem_PHY_11B          0x16
-//#define bMaxItem_OFDM_PHY0        0x29
-//#define bMaxItem_OFDM_PHY1        0x0
-
-#define		bPMACControl		0x0		// Useless
-#define		bWMACControl		0x1
-#define		bWNICControl		0x2
-
-#define		PathA			0x0	// Useless
-#define		PathB			0x1
-#define		PathC			0x2
-#define		PathD			0x3
-
-/*--------------------------Define Parameters-------------------------------*/
-
-
-#endif	//__INC_HAL8192SPHYREG_H
--- a/drivers/staging/rtl8192du/include/Hal8192CUHWImg.h
+++ /dev/null
@@ -1,105 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __INC_HAL8192CU_FW_IMG_H
-#define __INC_HAL8192CU_FW_IMG_H
-
-/*Created on  2011/ 6/15,  5:45*/
-
-#ifdef CONFIG_BT_COEXISTENCE
-#define TSMCImgArrayLength 15706 //v84 TSMC COMMON 2012-04-13
-#else //#ifdef CONFIG_P2P
-#define TSMCImgArrayLength 16126 //v88 TSMC P2PPS with CCX report C2H 2012-12-05
-#endif
-extern u8 Rtl8192CUFwTSMCImgArray[TSMCImgArrayLength];
-
-#ifdef CONFIG_BT_COEXISTENCE
-#define UMCACutImgArrayLength 16248 //v79 UMC A Cut COMMON 2011-10-06
-#else //#ifdef CONFIG_P2P
-#define UMCACutImgArrayLength 16126 //v88 UMC A Cut P2PPS with CCX report C2H 2012-12-05
-#endif
-extern u8 Rtl8192CUFwUMCACutImgArray[UMCACutImgArrayLength];
-
-#ifdef CONFIG_BT_COEXISTENCE
-#define UMCBCutImgArrayLength 15686 //v84 UMC B Cut COMMON 2012-04-13
-#else //#ifdef CONFIG_P2P
-#define UMCBCutImgArrayLength 16096 //v88 UMC B Cut P2PPS with CCX report C2H 2012-12-05
-#endif
-extern u8 Rtl8192CUFwUMCBCutImgArray[UMCBCutImgArrayLength];
-
-//8188C_Formal_All_PHYforMP_111117	2011-11-23
-//8192C_Formal_92CU_PHYforMP_110817	2011-11-23
-#define PHY_REG_2TArrayLength 374
-extern u32  Rtl8192CUPHY_REG_2TArray[PHY_REG_2TArrayLength];
-#define PHY_REG_1TArrayLength 374
-extern u32 Rtl8192CUPHY_REG_1TArray[PHY_REG_1TArrayLength];
-#define PHY_ChangeTo_1T1RArrayLength 1
-extern u32 Rtl8192CUPHY_ChangeTo_1T1RArray[PHY_ChangeTo_1T1RArrayLength];
-#define PHY_ChangeTo_1T2RArrayLength 1
-extern u32 Rtl8192CUPHY_ChangeTo_1T2RArray[PHY_ChangeTo_1T2RArrayLength];
-#define PHY_ChangeTo_2T2RArrayLength 1
-extern u32 Rtl8192CUPHY_ChangeTo_2T2RArray[PHY_ChangeTo_2T2RArrayLength];
-#define PHY_REG_Array_PGLength 336
-extern u32 Rtl8192CUPHY_REG_Array_PG[PHY_REG_Array_PGLength];
-#define PHY_REG_Array_PG_mCardLength 336
-extern u32 Rtl8192CUPHY_REG_Array_PG_mCard[PHY_REG_Array_PG_mCardLength];
-#define PHY_REG_Array_MPLength 4
-extern u32 Rtl8192CUPHY_REG_Array_MP[PHY_REG_Array_MPLength];
-#define PHY_REG_1T_HPArrayLength 378
-extern u32 Rtl8192CUPHY_REG_1T_HPArray[PHY_REG_1T_HPArrayLength];
-#define PHY_REG_1T_mCardArrayLength 374
-extern u32 Rtl8192CUPHY_REG_1T_mCardArray[PHY_REG_1T_mCardArrayLength];
-#define PHY_REG_2T_mCardArrayLength 374
-extern u32 Rtl8192CUPHY_REG_2T_mCardArray[PHY_REG_2T_mCardArrayLength];
-#define PHY_REG_Array_PG_HPLength 336
-extern u32 Rtl8192CUPHY_REG_Array_PG_HP[PHY_REG_Array_PG_HPLength];
-#define RadioA_2TArrayLength 282
-extern u32 Rtl8192CURadioA_2TArray[RadioA_2TArrayLength];
-#define RadioB_2TArrayLength 78
-extern u32 Rtl8192CURadioB_2TArray[RadioB_2TArrayLength];
-#define RadioA_1TArrayLength 282
-extern u32 Rtl8192CURadioA_1TArray[RadioA_1TArrayLength];
-#define RadioB_1TArrayLength 1
-extern u32 Rtl8192CURadioB_1TArray[RadioB_1TArrayLength];
-#define RadioA_2T_mCardArrayLength 282
-extern u32 Rtl8192CURadioA_2T_mCardArray[RadioA_2T_mCardArrayLength];
-#define RadioB_2T_mCardArrayLength 78
-extern u32 Rtl8192CURadioB_2T_mCardArray[RadioB_2T_mCardArrayLength];
-#define RadioA_1T_mCardArrayLength 282
-extern u32 Rtl8192CURadioA_1T_mCardArray[RadioA_1T_mCardArrayLength];
-#define RadioB_1T_mCardArrayLength 1
-extern u32 Rtl8192CURadioB_1T_mCardArray[RadioB_1T_mCardArrayLength];
-#define RadioA_1T_HPArrayLength 282
-extern u32 Rtl8192CURadioA_1T_HPArray[RadioA_1T_HPArrayLength];
-#define RadioB_GM_ArrayLength 1
-extern u32 Rtl8192CURadioB_GM_Array[RadioB_GM_ArrayLength];
-
-// MAC reg V14 - 2011-11-23
-#define MAC_2T_ArrayLength 174
-extern u32 Rtl8192CUMAC_2T_Array[MAC_2T_ArrayLength];
-#define MACPHY_Array_PGLength 1
-extern u32 Rtl8192CUMACPHY_Array_PG[MACPHY_Array_PGLength];
-#define AGCTAB_2TArrayLength 320
-extern u32 Rtl8192CUAGCTAB_2TArray[AGCTAB_2TArrayLength];
-#define AGCTAB_1TArrayLength 320
-extern u32 Rtl8192CUAGCTAB_1TArray[AGCTAB_1TArrayLength];
-#define AGCTAB_1T_HPArrayLength 320
-extern u32 Rtl8192CUAGCTAB_1T_HPArray[AGCTAB_1T_HPArrayLength];
-
-#endif //__INC_HAL8192CU_FW_IMG_H
--- a/drivers/staging/rtl8192du/include/Hal8192CUHWImg_wowlan.h
+++ /dev/null
@@ -1,33 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __INC_HAL8192CU_FW_IMG_WOWLAN_H
-#define __INC_HAL8192CU_FW_IMG_WOWLAN_H
-
-/*Created on  2011/11/ 8, 14:15*/
-
-
-#define TSMCWWImgArrayLength 13458
-extern u8 Rtl8192CUFwTSMCWWImgArray[TSMCWWImgArrayLength];
-#define UMCACutWWImgArrayLength 13458
-extern u8 Rtl8192CUFwUMCACutWWImgArray[UMCACutWWImgArrayLength];
-#define UMCBCutWWImgArrayLength 13446
-extern u8 Rtl8192CUFwUMCBCutWWImgArray[UMCBCutWWImgArrayLength];
-
-#endif //__INC_HAL8192CU_FW_IMG_WOWLAN_H
--- a/drivers/staging/rtl8192du/include/Hal8192DEHWImg.h
+++ /dev/null
@@ -1,66 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __INC_HAL8192DE_FW_IMG_H
-#define __INC_HAL8192DE_FW_IMG_H
-
-#include <basic_types.h>
-
-/*Created on  2011/11/11,  8: 8*/
-
-#define Rtl8192DEImgArrayLength 32296
-extern const u8 Rtl8192DEFwImgArray[Rtl8192DEImgArrayLength];
-#define Rtl8192DEMainArrayLength 1
-extern const u8 Rtl8192DEFwMainArray[Rtl8192DEMainArrayLength];
-#define Rtl8192DEDataArrayLength 1
-extern const u8 Rtl8192DEFwDataArray[Rtl8192DEDataArrayLength];
-#define Rtl8192DEPHY_REG_2TArrayLength 372
-extern const u32 Rtl8192DEPHY_REG_2TArray[Rtl8192DEPHY_REG_2TArrayLength];
-#define Rtl8192DEPHY_REG_1TArrayLength 1
-extern const u32 Rtl8192DEPHY_REG_1TArray[Rtl8192DEPHY_REG_1TArrayLength];
-#define Rtl8192DEPHY_REG_Array_PGLength 624
-extern const u32 Rtl8192DEPHY_REG_Array_PG[Rtl8192DEPHY_REG_Array_PGLength];
-#define Rtl8192DEPHY_REG_Array_MPLength 12
-extern const u32 Rtl8192DEPHY_REG_Array_MP[Rtl8192DEPHY_REG_Array_MPLength];
-#define Rtl8192DERadioA_2TArrayLength 378
-extern const u32 Rtl8192DERadioA_2TArray[Rtl8192DERadioA_2TArrayLength];
-#define Rtl8192DERadioB_2TArrayLength 384
-extern const u32 Rtl8192DERadioB_2TArray[Rtl8192DERadioB_2TArrayLength];
-#define Rtl8192DERadioA_1TArrayLength 1
-extern const u32 Rtl8192DERadioA_1TArray[Rtl8192DERadioA_1TArrayLength];
-#define Rtl8192DERadioB_1TArrayLength 1
-extern const u32 Rtl8192DERadioB_1TArray[Rtl8192DERadioB_1TArrayLength];
-#define Rtl8192DERadioA_2T_intPAArrayLength 378
-extern const u32 Rtl8192DERadioA_2T_intPAArray[Rtl8192DERadioA_2T_intPAArrayLength];
-#define Rtl8192DERadioB_2T_intPAArrayLength 384
-extern const u32 Rtl8192DERadioB_2T_intPAArray[Rtl8192DERadioB_2T_intPAArrayLength];
-#define Rtl8192DEMAC_2T_ArrayLength 192
-extern const u32 Rtl8192DEMAC_2T_Array[Rtl8192DEMAC_2T_ArrayLength];
-#define Rtl8192DEAGCTAB_ArrayLength 386
-extern const u32 Rtl8192DEAGCTAB_Array[Rtl8192DEAGCTAB_ArrayLength];
-#define Rtl8192DEAGCTAB_5GArrayLength 194
-extern const u32 Rtl8192DEAGCTAB_5GArray[Rtl8192DEAGCTAB_5GArrayLength];
-#define Rtl8192DEAGCTAB_2GArrayLength 194
-extern const u32 Rtl8192DEAGCTAB_2GArray[Rtl8192DEAGCTAB_2GArrayLength];
-#define Rtl8192DEAGCTAB_2TArrayLength 1
-extern const u32 Rtl8192DEAGCTAB_2TArray[Rtl8192DEAGCTAB_2TArrayLength];
-#define Rtl8192DEAGCTAB_1TArrayLength 1
-extern const u32 Rtl8192DEAGCTAB_1TArray[Rtl8192DEAGCTAB_1TArrayLength];
-
-#endif //__INC_HAL8192CU_FW_IMG_H
--- a/drivers/staging/rtl8192du/include/drv_types_ce.h
+++ /dev/null
@@ -1,92 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __DRV_TYPES_CE_H__
-#define __DRV_TYPES_CE_H__
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-
-#include <Sdcardddk.h>
-
-#define MAX_ACTIVE_REG_PATH 256
-
-#define MAX_MCAST_LIST_NUM					32
-
-
-
-//for ioctl
-#define MAKE_DRIVER_VERSION(_MainVer,_MinorVer)	((((u32)(_MainVer))<<16)+_MinorVer)
-
-#define NIC_HEADER_SIZE				14			//!< can be moved to typedef.h
-#define NIC_MAX_PACKET_SIZE			1514		//!< can be moved to typedef.h
-#define NIC_MAX_SEND_PACKETS			10		// max number of send packets the MiniportSendPackets function can accept, can be moved to typedef.h
-#define NIC_VENDOR_DRIVER_VERSION       MAKE_DRIVER_VERSION(0,001)	//!< can be moved to typedef.h
-#define NIC_MAX_PACKET_SIZE			1514		//!< can be moved to typedef.h
-
-typedef struct _MP_REG_ENTRY
-{
-
-	NDIS_STRING		RegName;	// variable name text
-	BOOLEAN			bRequired;	// 1 -> required, 0 -> optional
-
-	u8			Type;		// NdisParameterInteger/NdisParameterHexInteger/NdisParameterStringle/NdisParameterMultiString
-	uint			FieldOffset;	// offset to MP_ADAPTER field
-	uint			FieldSize;	// size (in bytes) of the field
-
-#ifdef UNDER_AMD64
-	u64			Default;
-#else
-	u32			Default;		// default value to use
-#endif
-
-	u32			Min;			// minimum value allowed
-	u32			Max;		// maximum value allowed
-} MP_REG_ENTRY, *PMP_REG_ENTRY;
-
-#ifdef CONFIG_USB_HCI
-typedef struct _USB_EXTENSION {
-    LPCUSB_FUNCS    _lpUsbFuncs;
-	USB_HANDLE	    _hDevice;
-    PVOID		    pAdapter;
-
-#if 0
-	USB_ENDPOINT_DESCRIPTOR		_endpACLIn;
-    USB_ENDPOINT_DESCRIPTOR		_endpACLOutHigh;
-	USB_ENDPOINT_DESCRIPTOR		_endpACLOutNormal;
-
-	USB_PIPE        pPipeIn;
-    USB_PIPE        pPipeOutNormal;
-    USB_PIPE        pPipeOutHigh;
-#endif
-
-} USB_EXTENSION, *PUSB_EXTENSION;
-#endif
-
-
-typedef struct _OCTET_STRING{
-	u8      *Octet;
-	u16      Length;
-} OCTET_STRING, *POCTET_STRING;
-
-
-
-
-
-#endif
--- a/drivers/staging/rtl8192du/include/drv_types_sdio.h
+++ /dev/null
@@ -1,69 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __DRV_TYPES_SDIO_H__
-#define __DRV_TYPES_SDIO_H__
-
-#include <drv_conf.h>
-#include <basic_types.h>
-
-// SDIO Header Files
-#ifdef PLATFORM_LINUX
-#include <linux/mmc/sdio_func.h>
-#endif
-#ifdef PLATFORM_OS_XP
-#include <wdm.h>
-#include <ntddsd.h>
-#endif
-#ifdef PLATFORM_OS_CE
-#include <sdcardddk.h>
-#endif
-
-
-typedef struct sdio_data
-{
-	u8  func_number;
-
-	u8  tx_block_mode;
-	u8  rx_block_mode;
-	u32 block_transfer_len;
-
-#ifdef PLATFORM_LINUX
-	struct sdio_func	 *func;
-#endif
-
-#ifdef PLATFORM_OS_XP
-	PDEVICE_OBJECT				pphysdevobj;
-	PDEVICE_OBJECT				pfuncdevobj;
-	PDEVICE_OBJECT				pnextdevobj;
-	SDBUS_INTERFACE_STANDARD	sdbusinft;
-	u8							nextdevstacksz;
-#endif
-
-#ifdef PLATFORM_OS_CE
-	SD_DEVICE_HANDLE			hDevice;
-	SD_CARD_RCA					sd_rca;
-	SD_CARD_INTERFACE			card_intf;
-	BOOLEAN						enableIsarWithStatus;
-	WCHAR						active_path[MAX_ACTIVE_REG_PATH];
-	SD_HOST_BLOCK_CAPABILITY	sd_host_blk_cap;
-#endif
-} SDIO_DATA, *PSDIO_DATA;
-
-#endif
--- a/drivers/staging/rtl8192du/include/drv_types_xp.h
+++ /dev/null
@@ -1,94 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __DRV_TYPES_XP_H__
-#define __DRV_TYPES_XP_H__
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-
-
-
-#define MAX_MCAST_LIST_NUM					32
-
-
-
-//for ioctl
-#define MAKE_DRIVER_VERSION(_MainVer,_MinorVer)	((((u32)(_MainVer))<<16)+_MinorVer)
-
-#define NIC_HEADER_SIZE				14			//!< can be moved to typedef.h
-#define NIC_MAX_PACKET_SIZE			1514		//!< can be moved to typedef.h
-#define NIC_MAX_SEND_PACKETS			10		// max number of send packets the MiniportSendPackets function can accept, can be moved to typedef.h
-#define NIC_VENDOR_DRIVER_VERSION       MAKE_DRIVER_VERSION(0,001)	//!< can be moved to typedef.h
-#define NIC_MAX_PACKET_SIZE			1514		//!< can be moved to typedef.h
-
-
-#undef ON_VISTA
-//added by Jackson
-#ifndef ON_VISTA
-//
-// Bus driver versions
-//
-
-#define SDBUS_DRIVER_VERSION_1          0x100
-#define SDBUS_DRIVER_VERSION_2          0x200
-
-#define    SDP_FUNCTION_TYPE	4
-#define    SDP_BUS_DRIVER_VERSION 5
-#define    SDP_BUS_WIDTH 6
-#define    SDP_BUS_CLOCK 7
-#define    SDP_BUS_INTERFACE_CONTROL 8
-#define    SDP_HOST_BLOCK_LENGTH 9
-#define    SDP_FUNCTION_BLOCK_LENGTH 10
-#define    SDP_FN0_BLOCK_LENGTH 11
-#define    SDP_FUNCTION_INT_ENABLE 12
-#endif
-
-
-typedef struct _MP_REG_ENTRY
-{
-
-	NDIS_STRING		RegName;	// variable name text
-	BOOLEAN			bRequired;	// 1 -> required, 0 -> optional
-
-	u8			Type;		// NdisParameterInteger/NdisParameterHexInteger/NdisParameterStringle/NdisParameterMultiString
-	uint			FieldOffset;	// offset to MP_ADAPTER field
-	uint			FieldSize;	// size (in bytes) of the field
-
-#ifdef UNDER_AMD64
-	u64			Default;
-#else
-	u32			Default;		// default value to use
-#endif
-
-	u32			Min;			// minimum value allowed
-	u32			Max;		// maximum value allowed
-} MP_REG_ENTRY, *PMP_REG_ENTRY;
-
-
-typedef struct _OCTET_STRING{
-	u8      *Octet;
-	u16      Length;
-} OCTET_STRING, *POCTET_STRING;
-
-
-
-
-
-#endif
--- a/drivers/staging/rtl8192du/include/osdep_ce_service.h
+++ /dev/null
@@ -1,170 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-
-#ifndef __OSDEP_CE_SERVICE_H_
-#define __OSDEP_CE_SERVICE_H_
-
-
-#include <ndis.h>
-#include <ntddndis.h>
-
-#ifdef CONFIG_SDIO_HCI
-#include "SDCardDDK.h"
-#endif
-
-#ifdef CONFIG_USB_HCI
-#include <usbdi.h>
-#endif
-
-typedef HANDLE	_sema;
-typedef	LIST_ENTRY	_list;
-typedef NDIS_STATUS _OS_STATUS;
-
-typedef NDIS_SPIN_LOCK	_lock;
-
-typedef HANDLE		_rwlock; //Mutex
-
-typedef u32	_irqL;
-
-typedef NDIS_HANDLE  _nic_hdl;
-
-
-typedef NDIS_MINIPORT_TIMER    _timer;
-
-struct	__queue	{
-	LIST_ENTRY	queue;
-	_lock	lock;
-};
-
-typedef	NDIS_PACKET	_pkt;
-typedef NDIS_BUFFER	_buffer;
-typedef struct	__queue	_queue;
-
-typedef HANDLE	_thread_hdl_;
-typedef DWORD thread_return;
-typedef void*	thread_context;
-typedef NDIS_WORK_ITEM _workitem;
-
-#define thread_exit() ExitThread(STATUS_SUCCESS); return 0;
-
-
-#define SEMA_UPBND	(0x7FFFFFFF)   //8192
-
-__inline static _list *get_prev(_list	*list)
-{
-	return list->Blink;
-}
-
-__inline static _list *get_next(_list	*list)
-{
-	return list->Flink;
-}
-
-__inline static _list	*get_list_head(_queue	*queue)
-{
-	return (&(queue->queue));
-}
-
-#define LIST_CONTAINOR(ptr, type, member) CONTAINING_RECORD(ptr, type, member)
-
-__inline static void _enter_critical(_lock *plock, _irqL *pirqL)
-{
-	NdisAcquireSpinLock(plock);
-}
-
-__inline static void _exit_critical(_lock *plock, _irqL *pirqL)
-{
-	NdisReleaseSpinLock(plock);
-}
-
-__inline static _enter_critical_ex(_lock *plock, _irqL *pirqL)
-{
-	NdisDprAcquireSpinLock(plock);
-}
-
-__inline static _exit_critical_ex(_lock *plock, _irqL *pirqL)
-{
-	NdisDprReleaseSpinLock(plock);
-}
-
-
-__inline static void _enter_hwio_critical(_rwlock *prwlock, _irqL *pirqL)
-{
-	WaitForSingleObject(*prwlock, INFINITE );
-
-}
-
-__inline static void _exit_hwio_critical(_rwlock *prwlock, _irqL *pirqL)
-{
-	ReleaseMutex(*prwlock);
-}
-
-__inline static void rtw_list_delete(_list *plist)
-{
-	RemoveEntryList(plist);
-	InitializeListHead(plist);
-}
-
-__inline static void _init_timer(_timer *ptimer,_nic_hdl nic_hdl,void *pfunc,PVOID cntx)
-{
-	NdisMInitializeTimer(ptimer, nic_hdl, pfunc, cntx);
-}
-
-__inline static void _set_timer(_timer *ptimer,u32 delay_time)
-{
-	NdisMSetTimer(ptimer,delay_time);
-}
-
-__inline static void _cancel_timer(_timer *ptimer,u8 *bcancelled)
-{
-	NdisMCancelTimer(ptimer,bcancelled);
-}
-
-__inline static void _init_workitem(_workitem *pwork, void *pfunc, PVOID cntx)
-{
-
-	NdisInitializeWorkItem(pwork, pfunc, cntx);
-}
-
-__inline static void _set_workitem(_workitem *pwork)
-{
-	NdisScheduleWorkItem(pwork);
-}
-
-#define ATOMIC_INIT(i)  { (i) }
-
-//
-// Global Mutex: can only be used at PASSIVE level.
-//
-
-#define ACQUIRE_GLOBAL_MUTEX(_MutexCounter)                              \
-{                                                               \
-    while (NdisInterlockedIncrement((PULONG)&(_MutexCounter)) != 1)\
-    {                                                           \
-        NdisInterlockedDecrement((PULONG)&(_MutexCounter));        \
-        NdisMSleep(10000);                          \
-    }                                                           \
-}
-
-#define RELEASE_GLOBAL_MUTEX(_MutexCounter)                              \
-{                                                               \
-    NdisInterlockedDecrement((PULONG)&(_MutexCounter));              \
-}
-#endif
--- a/drivers/staging/rtl8192du/include/pci_hal.h
+++ /dev/null
@@ -1,167 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __PCI_HAL_H__
-#define __PCI_HAL_H__
-
-
-#define	INTEL_VENDOR_ID				0x8086
-#define	SIS_VENDOR_ID					0x1039
-#define	ATI_VENDOR_ID					0x1002
-#define	ATI_DEVICE_ID					0x7914
-#define	AMD_VENDOR_ID					0x1022
-
-#define	PCI_MAX_BRIDGE_NUMBER			255
-#define	PCI_MAX_DEVICES				32
-#define	PCI_MAX_FUNCTION				8
-
-#define	PCI_CONF_ADDRESS				0x0CF8   // PCI Configuration Space Address
-#define	PCI_CONF_DATA					0x0CFC   // PCI Configuration Space Data
-
-#define	PCI_CLASS_BRIDGE_DEV			0x06
-#define	PCI_SUBCLASS_BR_PCI_TO_PCI	0x04
-
-#define		PCI_CAPABILITY_ID_PCI_EXPRESS	0x10
-
-#define	U1DONTCARE					0xFF
-#define	U2DONTCARE					0xFFFF
-#define	U4DONTCARE					0xFFFFFFFF
-
-#define PCI_VENDER_ID_REALTEK		0x10ec
-
-#define HAL_HW_PCI_8180_DEVICE_ID		0x8180
-#define HAL_HW_PCI_8185_DEVICE_ID		0x8185	//8185 or 8185b
-#define HAL_HW_PCI_8188_DEVICE_ID		0x8188	//8185b
-#define HAL_HW_PCI_8198_DEVICE_ID		0x8198	//8185b
-#define HAL_HW_PCI_8190_DEVICE_ID		0x8190	//8190
-#define HAL_HW_PCI_8723E_DEVICE_ID		0x8723	//8723E
-#define HAL_HW_PCI_8192_DEVICE_ID		0x8192	//8192 PCI-E
-#define HAL_HW_PCI_8192SE_DEVICE_ID		0x8192	//8192 SE
-#define HAL_HW_PCI_8174_DEVICE_ID		0x8174	//8192 SE
-#define HAL_HW_PCI_8173_DEVICE_ID		0x8173	//8191 SE Crab
-#define HAL_HW_PCI_8172_DEVICE_ID		0x8172	//8191 SE RE
-#define HAL_HW_PCI_8171_DEVICE_ID		0x8171	//8191 SE Unicron
-#define HAL_HW_PCI_0045_DEVICE_ID			0x0045	//8190 PCI for Ceraga
-#define HAL_HW_PCI_0046_DEVICE_ID			0x0046	//8190 Cardbus for Ceraga
-#define HAL_HW_PCI_0044_DEVICE_ID			0x0044	//8192e PCIE for Ceraga
-#define HAL_HW_PCI_0047_DEVICE_ID			0x0047	//8192e Express Card for Ceraga
-#define HAL_HW_PCI_700F_DEVICE_ID			0x700F
-#define HAL_HW_PCI_701F_DEVICE_ID			0x701F
-#define HAL_HW_PCI_DLINK_DEVICE_ID		0x3304
-#define HAL_HW_PCI_8192CET_DEVICE_ID		0x8191	//8192ce
-#define HAL_HW_PCI_8192CE_DEVICE_ID		0x8178	//8192ce
-#define HAL_HW_PCI_8191CE_DEVICE_ID		0x8177	//8192ce
-#define HAL_HW_PCI_8188CE_DEVICE_ID		0x8176	//8192ce
-#define HAL_HW_PCI_8192CU_DEVICE_ID		0x8191	//8192ce
-#define HAL_HW_PCI_8192DE_DEVICE_ID		0x8193	//8192de
-#define HAL_HW_PCI_002B_DEVICE_ID			0x002B	//8192de, provided by HW SD
-
-#define HAL_MEMORY_MAPPED_IO_RANGE_8190PCI		0x1000     //8190 support 16 pages of IO registers
-#define HAL_HW_PCI_REVISION_ID_8190PCI			0x00
-#define HAL_MEMORY_MAPPED_IO_RANGE_8192PCIE	0x4000	//8192 support 16 pages of IO registers
-#define HAL_HW_PCI_REVISION_ID_8192PCIE			0x01
-#define HAL_MEMORY_MAPPED_IO_RANGE_8192SE		0x4000	//8192 support 16 pages of IO registers
-#define HAL_HW_PCI_REVISION_ID_8192SE			0x10
-#define HAL_HW_PCI_REVISION_ID_8192CE			0x1
-#define HAL_MEMORY_MAPPED_IO_RANGE_8192CE		0x4000	//8192 support 16 pages of IO registers
-#define HAL_HW_PCI_REVISION_ID_8192DE			0x0
-#define HAL_MEMORY_MAPPED_IO_RANGE_8192DE		0x4000	//8192 support 16 pages of IO registers
-
-enum pci_bridge_vendor {
-	PCI_BRIDGE_VENDOR_INTEL = 0x0,//0b'0000,0001
-	PCI_BRIDGE_VENDOR_ATI, //= 0x02,//0b'0000,0010
-	PCI_BRIDGE_VENDOR_AMD, //= 0x04,//0b'0000,0100
-	PCI_BRIDGE_VENDOR_SIS ,//= 0x08,//0b'0000,1000
-	PCI_BRIDGE_VENDOR_UNKNOWN, //= 0x40,//0b'0100,0000
-	PCI_BRIDGE_VENDOR_MAX ,//= 0x80
-} ;
-
-struct rt_pci_capabilities_header {
-	u8	capability_id;
-	u8	next;
-};
-
-struct pci_priv{
-	u8	linkctrl_reg;
-
-	u8	busnumber;
-	u8	devnumber;
-	u8	funcnumber;
-
-	u8	pcibridge_busnum;
-	u8	pcibridge_devnum;
-	u8	pcibridge_funcnum;
-	u8	pcibridge_vendor;
-	u16	pcibridge_vendorid;
-	u16	pcibridge_deviceid;
-	u8	pcibridge_pciehdr_offset;
-	u8	pcibridge_linkctrlreg;
-
-	u8	amd_l1_patch;
-};
-
-typedef struct _RT_ISR_CONTENT
-{
-	union{
-		u32			IntArray[2];
-		u32			IntReg4Byte;
-		u16			IntReg2Byte;
-	};
-}RT_ISR_CONTENT, *PRT_ISR_CONTENT;
-
-//#define RegAddr(addr)           (addr + 0xB2000000UL)
-//some platform macros will def here
-static inline void NdisRawWritePortUlong(u32 port,  u32 val)
-{
-	outl(val, port);
-	//writel(val, (u8 *)RegAddr(port));
-}
-
-static inline void NdisRawWritePortUchar(u32 port,  u8 val)
-{
-	outb(val, port);
-	//writeb(val, (u8 *)RegAddr(port));
-}
-
-static inline void NdisRawReadPortUchar(u32 port, u8 *pval)
-{
-	*pval = inb(port);
-	//*pval = readb((u8 *)RegAddr(port));
-}
-
-static inline void NdisRawReadPortUshort(u32 port, u16 *pval)
-{
-	*pval = inw(port);
-	//*pval = readw((u8 *)RegAddr(port));
-}
-
-static inline void NdisRawReadPortUlong(u32 port, u32 *pval)
-{
-	*pval = inl(port);
-	//*pval = readl((u8 *)RegAddr(port));
-}
-
-#ifdef CONFIG_RTL8192C
-void rtl8192ce_set_hal_ops(_adapter * padapter);
-#endif
-#ifdef CONFIG_RTL8192D
-void rtl8192de_set_hal_ops(_adapter * padapter);
-#endif
-
-#endif //__PCIE_HAL_H__
--- a/drivers/staging/rtl8192du/include/pci_ops.h
+++ /dev/null
@@ -1,60 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __PCI_OPS_H_
-#define __PCI_OPS_H_
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-#include <drv_types.h>
-#include <osdep_intf.h>
-
-#ifdef CONFIG_RTL8192C
-u32	rtl8192ce_init_desc_ring(_adapter * padapter);
-u32	rtl8192ce_free_desc_ring(_adapter * padapter);
-void	rtl8192ce_reset_desc_ring(_adapter * padapter);
-#ifdef CONFIG_64BIT_DMA
-u8	PlatformEnable92CEDMA64(PADAPTER Adapter);
-#endif
-int	rtl8192ce_interrupt(PADAPTER Adapter);
-void	rtl8192ce_xmit_tasklet(void *priv);
-void	rtl8192ce_recv_tasklet(void *priv);
-void	rtl8192ce_prepare_bcn_tasklet(void *priv);
-void	rtl8192ce_set_intf_ops(struct _io_ops	*pops);
-#define pci_set_intf_ops	rtl8192ce_set_intf_ops
-#endif
-
-#ifdef CONFIG_RTL8192D
-u32	rtl8192de_init_desc_ring(_adapter * padapter);
-u32	rtl8192de_free_desc_ring(_adapter * padapter);
-void	rtl8192de_reset_desc_ring(_adapter * padapter);
-#ifdef CONFIG_64BIT_DMA
-u8	PlatformEnable92DEDMA64(PADAPTER Adapter);
-#endif
-int	rtl8192de_interrupt(PADAPTER Adapter);
-void	rtl8192de_xmit_tasklet(void *priv);
-void	rtl8192de_recv_tasklet(void *priv);
-void	rtl8192de_prepare_bcn_tasklet(void *priv);
-void	rtl8192de_set_intf_ops(struct _io_ops	*pops);
-#define pci_set_intf_ops	rtl8192de_set_intf_ops
-u32	MpReadPCIDwordDBI8192D(IN PADAPTER Adapter, IN u16 Offset, IN u8 Direct);
-void	MpWritePCIDwordDBI8192D(IN PADAPTER Adapter, IN u16 Offset, IN u32 Value, IN u8 Direct);
-#endif
-
-#endif
--- a/drivers/staging/rtl8192du/include/pci_osintf.h
+++ /dev/null
@@ -1,32 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __PCI_OSINTF_H
-#define __PCI_OSINTF_H
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-#include <drv_types.h>
-
-
-void rtw_pci_disable_aspm(_adapter *padapter);
-void rtw_pci_enable_aspm(_adapter *padapter);
-
-
-#endif
--- a/drivers/staging/rtl8192du/include/rtl8192c_cmd.h
+++ /dev/null
@@ -1,152 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __RTL8192C_CMD_H_
-#define __RTL8192C_CMD_H_
-
-
-enum cmd_msg_element_id
-{
-	NONE_CMDMSG_EID,
-	AP_OFFLOAD_EID=0,
-	SET_PWRMODE_EID=1,
-	JOINBSS_RPT_EID=2,
-	RSVD_PAGE_EID=3,
-	RSSI_4_EID = 4,
-	RSSI_SETTING_EID=5,
-	MACID_CONFIG_EID=6,
-	MACID_PS_MODE_EID=7,
-	P2P_PS_OFFLOAD_EID=8,
-	SELECTIVE_SUSPEND_ROF_CMD=9,
-#ifdef CONFIG_WOWLAN
-	H2C_WO_WLAN_CMD = 26,	// Wake on Wlan.
-	EXT_MACID_PERIOD_EID = 27,	// support macid to 64
-	MACID64_CONFIG_EID = 28,	// support macid to 64
-#endif // CONFIG_WOWLAN
-	P2P_PS_CTW_CMD_EID=32,
-	H2C_92C_IO_OFFLOAD=44,
-#ifdef CONFIG_WOWLAN
-	KEEP_ALIVE_CONTROL_CMD=48,
-	DISCONNECT_DECISION_CTRL_CMD=49,
-	REMOTE_WAKE_CTRL_CMD=60,
-#endif // CONFIG_WOWLAN
-	H2C_92C_TSF_SYNC=67,
-	H2C_92C_DISABLE_BCN_FUNC=68,
-	H2C_92C_RESET_TSF = 75,
-	H2C_92C_CMD_MAX
-};
-
-struct cmd_msg_parm {
-	u8 eid; //element id
-	u8 sz; // sz
-	u8 buf[6];
-};
-
-typedef struct _SETPWRMODE_PARM{
-	u8	Mode;
-	u8	SmartPS;
-	u8	BcnPassTime;	// unit: 100ms
-}SETPWRMODE_PARM, *PSETPWRMODE_PARM;
-
-#ifdef CONFIG_WOWLAN
-typedef struct _SETWOWLAN_PARM{
-	u8	mode;
-	u8	gpio_index;
-	u8	gpio_duration;
-	u8  second_mode;
-	u8  reserve;
-}SETWOWLAN_PARM, *PSETWOWLAN_PARM;
-
-#define FW_WOWLAN_FUN_EN			BIT(0)
-#define FW_WOWLAN_PATTERN_MATCH		BIT(1)
-#define FW_WOWLAN_MAGIC_PKT			BIT(2)
-#define FW_WOWLAN_UNICAST			BIT(3)
-#define FW_WOWLAN_ALL_PKT_DROP		BIT(4)
-#define FW_WOWLAN_GPIO_ACTIVE		BIT(5)
-#define FW_WOWLAN_REKEY_WAKEUP		BIT(6)
-#define FW_WOWLAN_DEAUTH_WAKEUP		BIT(7)
-
-#define FW_WOWLAN_GPIO_WAKEUP_EN	BIT(0)
-#define FW_FW_PARSE_MAGIC_PKT		BIT(1)
-#endif // CONFIG_WOWLAN
-
-struct H2C_SS_RFOFF_PARAM{
-	u8	ROFOn; // 1: on, 0:off
-	u16	gpio_period; // unit: 1024 us
-}__attribute__ ((packed));
-
-
-typedef struct JOINBSSRPT_PARM{
-	u8	OpMode;	// RT_MEDIA_STATUS
-}JOINBSSRPT_PARM, *PJOINBSSRPT_PARM;
-
-typedef struct _RSVDPAGE_LOC{
-	u8	LocProbeRsp;
-	u8	LocPsPoll;
-	u8	LocNullData;
-}RSVDPAGE_LOC, *PRSVDPAGE_LOC;
-
-struct P2P_PS_Offload_t {
- unsigned char Offload_En:1;
- unsigned char role:1; // 1: Owner, 0: Client
- unsigned char CTWindow_En:1;
- unsigned char NoA0_En:1;
- unsigned char NoA1_En:1;
- unsigned char AllStaSleep:1; // Only valid in Owner
- unsigned char discovery:1;
- unsigned char rsvd:1;
-};
-
-struct P2P_PS_CTWPeriod_t {
-    unsigned char CTWPeriod;	//TU
-};
-
-// host message to firmware cmd
-void	rtl8192c_set_FwPwrMode_cmd(_adapter*padapter, u8 Mode);
-void	rtl8192c_set_FwJoinBssReport_cmd(_adapter* padapter, u8 mstatus);
-u8	rtl8192c_set_rssi_cmd(_adapter*padapter, u8 *param);
-u8	rtl8192c_set_raid_cmd(_adapter*padapter, u32 mask, u8 arg);
-void	rtl8192c_Add_RateATid(PADAPTER pAdapter, u32 bitmap, u8 arg);
-u8	rtl8192c_set_FwSelectSuspend_cmd(_adapter*padapter,u8 bfwpoll, u16 period);
-#ifdef CONFIG_P2P
-void	rtl8192c_set_p2p_ps_offload_cmd(_adapter* padapter, u8 p2p_ps_state);
-#endif //CONFIG_P2P
-
-#ifdef CONFIG_IOL
-typedef struct _IO_OFFLOAD_LOC{
-	u8	LocCmd;
-}IO_OFFLOAD_LOC, *PIO_OFFLOAD_LOC;
-int rtl8192c_IOL_exec_cmds_sync(ADAPTER *adapter, struct xmit_frame *xmit_frame, u32 max_wating_ms);
-#endif //CONFIG_IOL
-
-#ifdef CONFIG_BEACON_DISABLE_OFFLOAD
-u8 rtl8192c_dis_beacon_fun_cmd(_adapter* padapter);
-#endif  // CONFIG_BEACON_DISABLE_OFFLOAD
-
-
-#ifdef CONFIG_TSF_RESET_OFFLOAD
-int reset_tsf(PADAPTER Adapter, u8 reset_port );
-#endif	// CONFIG_TSF_RESET_OFFLOAD
-
-#ifdef CONFIG_WOWLAN
-void rtl8192c_set_wowlan_cmd(_adapter* padapter);
-void SetFwRelatedForWoWLAN8192CU(_adapter*	padapter,u8 bHostIsGoingtoSleep);
-#endif // CONFIG_WOWLAN
-
-#endif	// __RTL8192C_CMD_H_
--- a/drivers/staging/rtl8192du/include/rtl8192c_dm.h
+++ /dev/null
@@ -1,500 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef	__RTL8192C_DM_H__
-#define __RTL8192C_DM_H__
-//============================================================
-// Description:
-//
-// This file is for 92CE/92CU dynamic mechanism only
-//
-//
-//============================================================
-
-#define	RSSI_CCK		0
-#define	RSSI_OFDM		1
-#define	RSSI_DEFAULT	2
-
-//============================================================
-// structure and define
-//============================================================
-
-typedef struct _FALSE_ALARM_STATISTICS{
-	u32	Cnt_Parity_Fail;
-	u32	Cnt_Rate_Illegal;
-	u32	Cnt_Crc8_fail;
-	u32	Cnt_Mcs_fail;
-	u32	Cnt_Ofdm_fail;
-	u32	Cnt_Cck_fail;
-	u32	Cnt_all;
-	u32	Cnt_Fast_Fsync;
-	u32	Cnt_SB_Search_fail;
-}FALSE_ALARM_STATISTICS, *PFALSE_ALARM_STATISTICS;
-
-typedef struct _Dynamic_Power_Saving_
-{
-	u8		PreCCAState;
-	u8		CurCCAState;
-
-	u8		PreRFState;
-	u8		CurRFState;
-
-	s32		Rssi_val_min;
-
-}PS_T;
-
-typedef struct _Dynamic_Initial_Gain_Threshold_
-{
-	u8		Dig_Enable_Flag;
-	u8		Dig_Ext_Port_Stage;
-
-	int		RssiLowThresh;
-	int		RssiHighThresh;
-
-	u32		FALowThresh;
-	u32		FAHighThresh;
-
-	u8		CurSTAConnectState;
-	u8		PreSTAConnectState;
-	u8		CurMultiSTAConnectState;
-
-	u8		PreIGValue;
-	u8		CurIGValue;
-	u8		BackupIGValue;
-
-	char		BackoffVal;
-	char		BackoffVal_range_max;
-	char		BackoffVal_range_min;
-	u8		rx_gain_range_max;
-	u8		rx_gain_range_min;
-	u8		Rssi_val_min;
-
-	u8		PreCCKPDState;
-	u8		CurCCKPDState;
-        u8		PreCCKFAState;
-	u8		CurCCKFAState;
-	u8		PreCCAState;
-	u8		CurCCAState;
-
-	u8		LargeFAHit;
-	u8		ForbiddenIGI;
-	u32		Recover_cnt;
-	u8		rx_gain_range_min_nolink;
-
-}DIG_T;
-
-typedef enum tag_Dynamic_Init_Gain_Operation_Type_Definition
-{
-	DIG_TYPE_THRESH_HIGH	= 0,
-	DIG_TYPE_THRESH_LOW	= 1,
-	DIG_TYPE_BACKOFF		= 2,
-	DIG_TYPE_RX_GAIN_MIN	= 3,
-	DIG_TYPE_RX_GAIN_MAX	= 4,
-	DIG_TYPE_ENABLE			= 5,
-	DIG_TYPE_DISABLE		= 6,
-	DIG_OP_TYPE_MAX
-}DM_DIG_OP_E;
-
-typedef enum tag_CCK_Packet_Detection_Threshold_Type_Definition
-{
-	CCK_PD_STAGE_LowRssi = 0,
-	CCK_PD_STAGE_HighRssi = 1,
-	CCK_PD_STAGE_MAX = 3,
-}DM_CCK_PDTH_E;
-
-typedef enum tag_1R_CCA_Type_Definition
-{
-	CCA_1R =0,
-	CCA_2R = 1,
-	CCA_MAX = 2,
-}DM_1R_CCA_E;
-
-typedef enum tag_RF_Type_Definition
-{
-	RF_Save =0,
-	RF_Normal = 1,
-	RF_MAX = 2,
-}DM_RF_E;
-
-typedef enum tag_DIG_EXT_PORT_ALGO_Definition
-{
-	DIG_EXT_PORT_STAGE_0 = 0,
-	DIG_EXT_PORT_STAGE_1 = 1,
-	DIG_EXT_PORT_STAGE_2 = 2,
-	DIG_EXT_PORT_STAGE_3 = 3,
-	DIG_EXT_PORT_STAGE_MAX = 4,
-}DM_DIG_EXT_PORT_ALG_E;
-
-
-typedef enum tag_DIG_Connect_Definition
-{
-	DIG_STA_DISCONNECT = 0,
-	DIG_STA_CONNECT = 1,
-	DIG_STA_BEFORE_CONNECT = 2,
-	DIG_MultiSTA_DISCONNECT = 3,
-	DIG_MultiSTA_CONNECT = 4,
-	DIG_CONNECT_MAX
-}DM_DIG_CONNECT_E;
-
-
-
-typedef	enum _BT_Ant_NUM{
-	Ant_x2	= 0,
-	Ant_x1	= 1
-} BT_Ant_NUM, *PBT_Ant_NUM;
-
-typedef	enum _BT_CoType{
-	BT_2Wire		= 0,
-	BT_ISSC_3Wire	= 1,
-	BT_Accel		= 2,
-	BT_CSR_BC4		= 3,
-	BT_CSR_BC8		= 4,
-	BT_RTL8756		= 5,
-} BT_CoType, *PBT_CoType;
-
-typedef	enum _BT_CurState{
-	BT_OFF		= 0,
-	BT_ON		= 1,
-} BT_CurState, *PBT_CurState;
-
-typedef	enum _BT_ServiceType{
-	BT_SCO		= 0,
-	BT_A2DP		= 1,
-	BT_HID		= 2,
-	BT_HID_Idle	= 3,
-	BT_Scan		= 4,
-	BT_Idle		= 5,
-	BT_OtherAction	= 6,
-	BT_Busy			= 7,
-	BT_OtherBusy		= 8,
-	BT_PAN			= 9,
-} BT_ServiceType, *PBT_ServiceType;
-
-typedef	enum _BT_RadioShared{
-	BT_Radio_Shared		= 0,
-	BT_Radio_Individual	= 1,
-} BT_RadioShared, *PBT_RadioShared;
-
-struct btcoexist_priv	{
-	u8					BT_Coexist;
-	u8					BT_Ant_Num;
-	u8					BT_CoexistType;
-	u8					BT_State;
-	u8					BT_CUR_State;		//0:on, 1:off
-	u8					BT_Ant_isolation;	//0:good, 1:bad
-	u8					BT_PapeCtrl;		//0:SW, 1:SW/HW dynamic
-	u8					BT_Service;
-	u8					BT_Ampdu;	// 0:Disable BT control A-MPDU, 1:Enable BT control A-MPDU.
-	u8					BT_RadioSharedType;
-	u32					Ratio_Tx;
-	u32					Ratio_PRI;
-	u8					BtRfRegOrigin1E;
-	u8					BtRfRegOrigin1F;
-	u8					BtRssiState;
-	u32					BtEdcaUL;
-	u32					BtEdcaDL;
-	u32					BT_EDCA[2];
-	u8					bCOBT;
-
-	u8					bInitSet;
-	u8					bBTBusyTraffic;
-	u8					bBTTrafficModeSet;
-	u8					bBTNonTrafficModeSet;
-	//BTTraffic				BT21TrafficStatistics;
-	u32					CurrentState;
-	u32					PreviousState;
-	u8					BtPreRssiState;
-	u8					bFWCoexistAllOff;
-	u8					bSWCoexistAllOff;
-};
-
-#define		BW_AUTO_SWITCH_HIGH_LOW	25
-#define		BW_AUTO_SWITCH_LOW_HIGH	30
-
-#define		DM_DIG_THRESH_HIGH			40
-#define		DM_DIG_THRESH_LOW			35
-
-#define		DM_FALSEALARM_THRESH_LOW	400
-#define		DM_FALSEALARM_THRESH_HIGH	1000
-
-#define		DM_DIG_MAX					0x3e
-#define		DM_DIG_MIN					0x1e //0x22//0x1c
-
-#define		DM_DIG_FA_UPPER				0x3e
-#define		DM_DIG_FA_LOWER				0x20
-#define		DM_DIG_FA_TH0					0x20
-#define		DM_DIG_FA_TH1					0x100
-#define		DM_DIG_FA_TH2					0x200
-
-#define		DM_DIG_BACKOFF_MAX			12
-#define		DM_DIG_BACKOFF_MIN			(-4)
-#define		DM_DIG_BACKOFF_DEFAULT		10
-
-#define		RxPathSelection_SS_TH_low		30
-#define		RxPathSelection_diff_TH			18
-
-#define		DM_RATR_STA_INIT			0
-#define		DM_RATR_STA_HIGH			1
-#define			DM_RATR_STA_MIDDLE		2
-#define			DM_RATR_STA_LOW			3
-
-#define		CTSToSelfTHVal					30
-#define		RegC38_TH						20
-
-#define		WAIotTHVal						25
-
-//Dynamic Tx Power Control Threshold
-#define		TX_POWER_NEAR_FIELD_THRESH_LVL2	74
-#define		TX_POWER_NEAR_FIELD_THRESH_LVL1	67
-
-#define		TxHighPwrLevel_Normal		0
-#define		TxHighPwrLevel_Level1		1
-#define		TxHighPwrLevel_Level2		2
-#define		TxHighPwrLevel_BT1			3
-#define		TxHighPwrLevel_BT2			4
-#define		TxHighPwrLevel_15			5
-#define		TxHighPwrLevel_35			6
-#define		TxHighPwrLevel_50			7
-#define		TxHighPwrLevel_70			8
-#define		TxHighPwrLevel_100			9
-
-#define		DM_Type_ByFW			0
-#define		DM_Type_ByDriver		1
-
-
-typedef struct _RATE_ADAPTIVE
-{
-	u8				RateAdaptiveDisabled;
-	u8				RATRState;
-	u16				reserve;
-
-	u32				HighRSSIThreshForRA;
-	u32				High2LowRSSIThreshForRA;
-	u8				Low2HighRSSIThreshForRA40M;
-	u32				LowRSSIThreshForRA40M;
-	u8				Low2HighRSSIThreshForRA20M;
-	u32				LowRSSIThreshForRA20M;
-	u32				UpperRSSIThresholdRATR;
-	u32				MiddleRSSIThresholdRATR;
-	u32				LowRSSIThresholdRATR;
-	u32				LowRSSIThresholdRATR40M;
-	u32				LowRSSIThresholdRATR20M;
-	u8				PingRSSIEnable;	//cosa add for Netcore long range ping issue
-	u32				PingRSSIRATR;	//cosa add for Netcore long range ping issue
-	u32				PingRSSIThreshForRA;//cosa add for Netcore long range ping issue
-	u32				LastRATR;
-	u8				PreRATRState;
-
-} RATE_ADAPTIVE, *PRATE_ADAPTIVE;
-
-typedef enum tag_SW_Antenna_Switch_Definition
-{
-	Antenna_B = 1,
-	Antenna_A = 2,
-	Antenna_MAX = 3,
-}DM_SWAS_E;
-
-#ifdef CONFIG_ANTENNA_DIVERSITY
-// This indicates two different the steps.
-// In SWAW_STEP_PEAK, driver needs to switch antenna and listen to the signal on the air.
-// In SWAW_STEP_DETERMINE, driver just compares the signal captured in SWAW_STEP_PEAK
-// with original RSSI to determine if it is necessary to switch antenna.
-#define SWAW_STEP_PEAK		0
-#define SWAW_STEP_DETERMINE	1
-
-#define	TP_MODE		0
-#define	RSSI_MODE		1
-#define	TRAFFIC_LOW	0
-#define	TRAFFIC_HIGH	1
-
-typedef struct _SW_Antenna_Switch_
-{
-	u8		try_flag;
-	s32		PreRSSI;
-	u8		CurAntenna;
-	u8		PreAntenna;
-	u8		RSSI_Trying;
-	u8		TestMode;
-	u8		bTriggerAntennaSwitch;
-	u8		SelectAntennaMap;
-	// Before link Antenna Switch check
-	u8		SWAS_NoLink_State;
-
-}SWAT_T;
-
-
-#endif
-
-
-struct	dm_priv
-{
-	u8	DM_Type;
-	u8	DMFlag, DMFlag_tmp;
-
-
-	//for DIG
-	u8	bDMInitialGainEnable;
-	u8	binitialized; // for dm_initial_gain_Multi_STA use.
-	DIG_T	DM_DigTable;
-
-	PS_T	DM_PSTable;
-
-	FALSE_ALARM_STATISTICS FalseAlmCnt;
-
-	//for rate adaptive, in fact,  88c/92c fw will handle this
-	u8 bUseRAMask;
-	RATE_ADAPTIVE RateAdaptive;
-
-	//* Upper and Lower Signal threshold for Rate Adaptive*/
-	int	UndecoratedSmoothedPWDB;
-	int	UndecoratedSmoothedCCK;
-	int	EntryMinUndecoratedSmoothedPWDB;
-	int	EntryMaxUndecoratedSmoothedPWDB;
-
-
-	//for High Power
-	u8 bDynamicTxPowerEnable;
-	u8 LastDTPLvl;
-	u8 DynamicTxHighPowerLvl;//Add by Jacken Tx Power Control for Near/Far Range 2008/03/06
-
-	//for tx power tracking
-	//u8	bTXPowerTracking;
-	u8	TXPowercount;
-	u8	bTXPowerTrackingInit;
-	u8	TxPowerTrackControl;	//for mp mode, turn off txpwrtracking as default
-	u8	TM_Trigger;
-
-	u8	ThermalMeter[2];				// ThermalMeter, index 0 for RFIC0, and 1 for RFIC1
-	u8	ThermalValue;
-	u8	ThermalValue_LCK;
-	u8	ThermalValue_IQK;
-	u8	ThermalValue_DPK;
-
-	u8	bRfPiEnable;
-
-	//for APK
-	u32	APKoutput[2][2];	//path A/B; output1_1a/output1_2a
-	u8	bAPKdone;
-	u8	bAPKThermalMeterIgnore;
-	u8	bDPdone;
-	u8	bDPPathAOK;
-	u8	bDPPathBOK;
-
-	//for IQK
-	u32	RegC04;
-	u32	Reg874;
-	u32	RegC08;
-	u32	RegB68;
-	u32	RegB6C;
-	u32	Reg870;
-	u32	Reg860;
-	u32	Reg864;
-	u32	ADDA_backup[IQK_ADDA_REG_NUM];
-	u32	IQK_MAC_backup[IQK_MAC_REG_NUM];
-	u32	IQK_BB_backup_recover[9];
-	u32	IQK_BB_backup[IQK_BB_REG_NUM];
-	u8	PowerIndex_backup[6];
-
-	u8	bCCKinCH14;
-
-	char	CCK_index;
-	char	OFDM_index[2];
-
-	BOOLEAN		bDoneTxpower;
-	char	CCK_index_HP;
-	char	OFDM_index_HP[2];
-	u8	ThermalValue_HP[HP_THERMAL_NUM];
-	u8	ThermalValue_HP_index;
-
-	//for TxPwrTracking
-	int	RegE94;
-	int	RegE9C;
-	int	RegEB4;
-	int	RegEBC;
-
-	u32	TXPowerTrackingCallbackCnt;	//cosa add for debug
-
-	u32	prv_traffic_idx; // edca turbo
-
-	// for dm_RF_Saving
-	u8	initialize;
-	u32	rf_saving_Reg874;
-	u32	rf_saving_RegC70;
-	u32	rf_saving_Reg85C;
-	u32	rf_saving_RegA74;
-
-	//for Antenna diversity
-#ifdef CONFIG_ANTENNA_DIVERSITY
-	SWAT_T DM_SWAT_Table;
-#endif
-#ifdef CONFIG_SW_ANTENNA_DIVERSITY
-	_timer SwAntennaSwitchTimer;
-
-	u64	lastTxOkCnt;
-	u64	lastRxOkCnt;
-	u64	TXByteCnt_A;
-	u64	TXByteCnt_B;
-	u64	RXByteCnt_A;
-	u64	RXByteCnt_B;
-	u8	DoubleComfirm;
-	u8	TrafficLoad;
-#endif
-
-	s32	OFDM_Pkt_Cnt;
-	u8	RSSI_Select;
-	u8	DIG_Dynamic_MIN ;
-
-	// Add for Reading Initial Data Rate SEL Register 0x484 during watchdog. Using for fill tx desc. 2011.3.21 by Thomas
-	u8	INIDATA_RATE[32];
-};
-
-
-/*------------------------Export global variable----------------------------*/
-/*------------------------Export global variable----------------------------*/
-/*------------------------Export Marco Definition---------------------------*/
-//#define DM_MultiSTA_InitGainChangeNotify(Event) {DM_DigTable.CurMultiSTAConnectState = Event;}
-
-
-//============================================================
-// function prototype
-//============================================================
-void rtl8192c_init_dm_priv(IN PADAPTER Adapter);
-void rtl8192c_deinit_dm_priv(IN PADAPTER Adapter);
-void rtl8192c_InitHalDm(IN PADAPTER Adapter);
-void rtl8192c_HalDmWatchDog(IN PADAPTER Adapter);
-
-VOID rtl8192c_dm_CheckTXPowerTracking(IN PADAPTER Adapter);
-
-void rtl8192c_dm_RF_Saving(IN PADAPTER pAdapter, IN u8 bForceInNormal);
-
-#ifdef CONFIG_BT_COEXIST
-void rtl8192c_set_dm_bt_coexist(_adapter *padapter, u8 bStart);
-void rtl8192c_issue_delete_ba(_adapter *padapter, u8 dir);
-#endif
-
-#ifdef CONFIG_SW_ANTENNA_DIVERSITY
-void SwAntDivRSSICheck8192C(_adapter *padapter ,u32 RxPWDBAll);
-void SwAntDivRestAfterLink8192C(IN	PADAPTER Adapter);
-#endif
-#ifdef CONFIG_ANTENNA_DIVERSITY
-void	SwAntDivCompare8192C(PADAPTER Adapter, WLAN_BSSID_EX *dst, WLAN_BSSID_EX *src);
-u8 SwAntDivBeforeLink8192C(IN PADAPTER Adapter);
-#endif
-
-#endif	//__HAL8190PCIDM_H__
--- a/drivers/staging/rtl8192du/include/rtl8192c_event.h
+++ /dev/null
@@ -1,26 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef _RTL8192C_EVENT_H_
-#define _RTL8192C_EVENT_H_
-
-
-
-
-#endif
--- a/drivers/staging/rtl8192du/include/rtl8192c_hal.h
+++ /dev/null
@@ -1,934 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __RTL8192C_HAL_H__
-#define __RTL8192C_HAL_H__
-
-#include "hal_com.h"
-#include "rtl8192c_spec.h"
-#include "Hal8192CPhyReg.h"
-#include "Hal8192CPhyCfg.h"
-#include "rtl8192c_rf.h"
-#include "rtl8192c_dm.h"
-#include "rtl8192c_recv.h"
-#include "rtl8192c_xmit.h"
-#include "rtl8192c_cmd.h"
-#ifdef DBG_CONFIG_ERROR_DETECT
-#include "rtl8192c_sreset.h"
-#endif
-
-#ifdef CONFIG_PCI_HCI
-
-	#include "Hal8192CEHWImg.h"
-
-	#define RTL819X_DEFAULT_RF_TYPE			RF_2T2R
-	//#define RTL819X_DEFAULT_RF_TYPE			RF_1T2R
-	#define RTL819X_TOTAL_RF_PATH				2
-
-	//2TODO:  The following need to check!!
-	#define RTL8192C_FW_TSMC_IMG				"rtl8192CE\\rtl8192cfwT.bin"
-	#define RTL8192C_FW_UMC_IMG				"rtl8192CE\\rtl8192cfwU.bin"
-	#define RTL8192C_FW_UMC_B_IMG				"rtl8192CE\\rtl8192cfwU_B.bin"
-
-	#define RTL8188C_PHY_REG					"rtl8192CE\\PHY_REG_1T.txt"
-	#define RTL8188C_PHY_RADIO_A				"rtl8192CE\\radio_a_1T.txt"
-	#define RTL8188C_PHY_RADIO_B				"rtl8192CE\\radio_b_1T.txt"
-	#define RTL8188C_AGC_TAB					"rtl8192CE\\AGC_TAB_1T.txt"
-	#define RTL8188C_PHY_MACREG				"rtl8192CE\\MACREG_1T.txt"
-
-	#define RTL8192C_PHY_REG					"rtl8192CE\\PHY_REG_2T.txt"
-	#define RTL8192C_PHY_RADIO_A				"rtl8192CE\\radio_a_2T.txt"
-	#define RTL8192C_PHY_RADIO_B				"rtl8192CE\\radio_b_2T.txt"
-	#define RTL8192C_AGC_TAB					"rtl8192CE\\AGC_TAB_2T.txt"
-	#define RTL8192C_PHY_MACREG				"rtl8192CE\\MACREG_2T.txt"
-
-	#define RTL819X_PHY_MACPHY_REG			"rtl8192CE\\MACPHY_reg.txt"
-	#define RTL819X_PHY_MACPHY_REG_PG		"rtl8192CE\\MACPHY_reg_PG.txt"
-	#define RTL819X_PHY_MACREG				"rtl8192CE\\MAC_REG.txt"
-	#define RTL819X_PHY_REG					"rtl8192CE\\PHY_REG.txt"
-	#define RTL819X_PHY_REG_1T2R				"rtl8192CE\\PHY_REG_1T2R.txt"
-	#define RTL819X_PHY_REG_to1T1R				"rtl8192CE\\phy_to1T1R_a.txt"
-	#define RTL819X_PHY_REG_to1T2R				"rtl8192CE\\phy_to1T2R.txt"
-	#define RTL819X_PHY_REG_to2T2R				"rtl8192CE\\phy_to2T2R.txt"
-	#define RTL819X_PHY_REG_PG					"rtl8192CE\\PHY_REG_PG.txt"
-	#define RTL819X_AGC_TAB					"rtl8192CE\\AGC_TAB.txt"
-	#define RTL819X_PHY_RADIO_A				"rtl8192CE\\radio_a.txt"
-	#define RTL819X_PHY_RADIO_A_1T			"rtl8192CE\\radio_a_1t.txt"
-	#define RTL819X_PHY_RADIO_A_2T			"rtl8192CE\\radio_a_2t.txt"
-	#define RTL819X_PHY_RADIO_B				"rtl8192CE\\radio_b.txt"
-	#define RTL819X_PHY_RADIO_B_GM			"rtl8192CE\\radio_b_gm.txt"
-	#define RTL819X_PHY_RADIO_C				"rtl8192CE\\radio_c.txt"
-	#define RTL819X_PHY_RADIO_D				"rtl8192CE\\radio_d.txt"
-	#define RTL819X_EEPROM_MAP				"rtl8192CE\\8192ce.map"
-	#define RTL819X_EFUSE_MAP					"rtl8192CE\\8192ce.map"
-
-//---------------------------------------------------------------------
-//		RTL8723E From file
-//---------------------------------------------------------------------
-	#define RTL8723_FW_UMC_IMG				"rtl8723E\\rtl8723fw.bin"
-	#define RTL8723_PHY_REG					"rtl8723E\\PHY_REG_1T.txt"
-	#define RTL8723_PHY_RADIO_A				"rtl8723E\\radio_a_1T.txt"
-	#define RTL8723_PHY_RADIO_B				"rtl8723E\\radio_b_1T.txt"
-	#define RTL8723_AGC_TAB					"rtl8723E\\AGC_TAB_1T.txt"
-	#define RTL8723_PHY_MACREG				"rtl8723E\\MAC_REG.txt"
-	#define RTL8723_PHY_MACREG				"rtl8723E\\MAC_REG.txt"
-	#define RTL8723_PHY_REG_PG					"rtl8723E\\PHY_REG_PG.txt"
-	#define RTL8723_PHY_REG_MP				"rtl8723E\\PHY_REG_MP.txt"
-
-	// The file name "_2T" is for 92CE, "_1T"  is for 88CE. Modified by tynli. 2009.11.24.
-	#define Rtl819XFwTSMCImageArray			Rtl8192CEFwTSMCImgArray
-	#define Rtl819XFwUMCACutImageArray			Rtl8192CEFwUMCACutImgArray
-	#define Rtl819XFwUMCBCutImageArray			Rtl8192CEFwUMCBCutImgArray
-
-	#define Rtl8723FwUMCImageArray				Rtl8192CEFwUMC8723ImgArray
-	#define Rtl819XMAC_Array					Rtl8192CEMAC_2T_Array
-	#define Rtl819XAGCTAB_2TArray				Rtl8192CEAGCTAB_2TArray
-	#define Rtl819XAGCTAB_1TArray				Rtl8192CEAGCTAB_1TArray
-	#define Rtl819XPHY_REG_2TArray				Rtl8192CEPHY_REG_2TArray
-	#define Rtl819XPHY_REG_1TArray				Rtl8192CEPHY_REG_1TArray
-	#define Rtl819XRadioA_2TArray				Rtl8192CERadioA_2TArray
-	#define Rtl819XRadioA_1TArray				Rtl8192CERadioA_1TArray
-	#define Rtl819XRadioB_2TArray				Rtl8192CERadioB_2TArray
-	#define Rtl819XRadioB_1TArray				Rtl8192CERadioB_1TArray
-	#define Rtl819XPHY_REG_Array_PG				Rtl8192CEPHY_REG_Array_PG
-	#define Rtl819XPHY_REG_Array_MP				Rtl8192CEPHY_REG_Array_MP
-
-#elif defined(CONFIG_USB_HCI)
-
-	#include "Hal8192CUHWImg.h"
-#ifdef CONFIG_WOWLAN
-	#include "Hal8192CUHWImg_wowlan.h"
-#endif //CONFIG_WOWLAN
-	//2TODO: We should define 8192S firmware related macro settings here!!
-	#define RTL819X_DEFAULT_RF_TYPE			RF_1T2R
-	#define RTL819X_TOTAL_RF_PATH				2
-
-	//TODO:  The following need to check!!
-	#define RTL8192C_FW_TSMC_IMG				"rtl8192CU\\rtl8192cfwT.bin"
-	#define RTL8192C_FW_UMC_IMG				"rtl8192CU\\rtl8192cfwU.bin"
-	#define RTL8192C_FW_UMC_B_IMG				"rtl8192CU\\rtl8192cfwU_B.bin"
-#ifdef CONFIG_WOWLAN
-	#define		RTL8192C_FW_TSMC_WW_IMG			"rtl8192CU\\rtl8192cfwTww.bin"
-	#define		RTL8192C_FW_UMC_WW_IMG			"rtl8192CU\\rtl8192cfwUww.bin"
-	#define		RTL8192C_FW_UMC_B_WW_IMG		"rtl8192CU\\rtl8192cfwU_Bww.bin"
-#endif // CONFIG_WOWLAN
-	//#define RTL819X_FW_BOOT_IMG					"rtl8192CU\\boot.img"
-	//#define RTL819X_FW_MAIN_IMG				"rtl8192CU\\main.img"
-	//#define RTL819X_FW_DATA_IMG				"rtl8192CU\\data.img"
-
-	#define RTL8188C_PHY_REG					"rtl8188CU\\PHY_REG.txt"
-	#define RTL8188C_PHY_RADIO_A				"rtl8188CU\\radio_a.txt"
-	#define RTL8188C_PHY_RADIO_B				"rtl8188CU\\radio_b.txt"
-	#define RTL8188C_PHY_RADIO_A_mCard		"rtl8192CU\\radio_a_1T_mCard.txt"
-	#define RTL8188C_PHY_RADIO_B_mCard		"rtl8192CU\\radio_b_1T_mCard.txt"
-	#define RTL8188C_PHY_RADIO_A_HP			"rtl8192CU\\radio_a_1T_HP.txt"
-	#define RTL8188C_AGC_TAB					"rtl8188CU\\AGC_TAB.txt"
-	#define RTL8188C_PHY_MACREG				"rtl8188CU\\MACREG.txt"
-
-	#define RTL8192C_PHY_REG					"rtl8192CU\\PHY_REG.txt"
-	#define RTL8192C_PHY_RADIO_A				"rtl8192CU\\radio_a.txt"
-	#define RTL8192C_PHY_RADIO_B				"rtl8192CU\\radio_b.txt"
-	#define RTL8192C_AGC_TAB					"rtl8192CU\\AGC_TAB.txt"
-	#define RTL8192C_PHY_MACREG				"rtl8192CU\\MACREG.txt"
-
-	#define RTL819X_PHY_REG_PG					"rtl8192CU\\PHY_REG_PG.txt"
-
-//---------------------------------------------------------------------
-//		RTL8723U From file
-//---------------------------------------------------------------------
-	#define RTL8723_FW_UMC_IMG				"rtl8723U\\rtl8723fw.bin"
-	#define RTL8723_PHY_REG					"rtl8723U\\PHY_REG_1T.txt"
-	#define RTL8723_PHY_RADIO_A				"rtl8723U\\radio_a_1T.txt"
-	#define RTL8723_PHY_RADIO_B				"rtl8723U\\radio_b_1T.txt"
-	#define RTL8723_AGC_TAB					"rtl8723U\\AGC_TAB_1T.txt"
-	#define RTL8723_PHY_MACREG				"rtl8723U\\MAC_REG.txt"
-	#define RTL8723_PHY_MACREG				"rtl8723U\\MAC_REG.txt"
-	#define RTL8723_PHY_REG_PG					"rtl8723U\\PHY_REG_PG.txt"
-	#define RTL8723_PHY_REG_MP					"rtl8723U\\PHY_REG_MP.txt"
-
-	// The file name "_2T" is for 92CU, "_1T"  is for 88CU. Modified by tynli. 2009.11.24.
-	#define Rtl819XFwImageArray					Rtl8192CUFwTSMCImgArray
-	#define Rtl819XFwTSMCImageArray			Rtl8192CUFwTSMCImgArray
-	#define Rtl819XFwUMCACutImageArray			Rtl8192CUFwUMCACutImgArray
-	#define Rtl819XFwUMCBCutImageArray			Rtl8192CUFwUMCBCutImgArray
-#ifdef CONFIG_WOWLAN
-	#define Rtl8192C_FwTSMCWWImageArray		Rtl8192CUFwTSMCWWImgArray
-	#define Rtl8192C_FwUMCWWImageArray		Rtl8192CUFwUMCACutWWImgArray
-	#define Rtl8192C_FwUMCBCutWWImageArray	Rtl8192CUFwUMCBCutWWImgArray
-#endif //CONFIG_WOWLAN
-	#define Rtl819XMAC_Array					Rtl8192CUMAC_2T_Array
-	#define Rtl819XAGCTAB_2TArray				Rtl8192CUAGCTAB_2TArray
-	#define Rtl819XAGCTAB_1TArray				Rtl8192CUAGCTAB_1TArray
-	#define Rtl819XAGCTAB_1T_HPArray			Rtl8192CUAGCTAB_1T_HPArray
-	#define Rtl819XPHY_REG_2TArray				Rtl8192CUPHY_REG_2TArray
-	#define Rtl819XPHY_REG_1TArray				Rtl8192CUPHY_REG_1TArray
-	#define Rtl819XPHY_REG_1T_mCardArray		Rtl8192CUPHY_REG_1T_mCardArray
-	#define Rtl819XPHY_REG_2T_mCardArray		Rtl8192CUPHY_REG_2T_mCardArray
-	#define Rtl819XPHY_REG_1T_HPArray			Rtl8192CUPHY_REG_1T_HPArray
-	#define Rtl819XRadioA_2TArray				Rtl8192CURadioA_2TArray
-	#define Rtl819XRadioA_1TArray				Rtl8192CURadioA_1TArray
-	#define Rtl819XRadioA_1T_mCardArray		Rtl8192CURadioA_1T_mCardArray
-	#define Rtl819XRadioB_2TArray				Rtl8192CURadioB_2TArray
-	#define Rtl819XRadioB_1TArray				Rtl8192CURadioB_1TArray
-	#define Rtl819XRadioB_1T_mCardArray		Rtl8192CURadioB_1T_mCardArray
-	#define Rtl819XRadioA_1T_HPArray			Rtl8192CURadioA_1T_HPArray
-	#define Rtl819XPHY_REG_Array_PG				Rtl8192CUPHY_REG_Array_PG
-	#define Rtl819XPHY_REG_Array_PG_mCard		Rtl8192CUPHY_REG_Array_PG_mCard
-	#define Rtl819XPHY_REG_Array_PG_HP			Rtl8192CUPHY_REG_Array_PG_HP
-	#define Rtl819XPHY_REG_Array_MP				Rtl8192CUPHY_REG_Array_MP
-#endif
-
-#define DRVINFO_SZ	4 // unit is 8bytes
-#define PageNum_128(_Len)		(u32)(((_Len)>>7) + ((_Len)&0x7F ? 1:0))
-
-#define FW_8192C_SIZE					16384+32//16k
-#define FW_8192C_START_ADDRESS		0x1000
-//#define FW_8192C_END_ADDRESS		0x3FFF //Filen said this is for test chip
-#define FW_8192C_END_ADDRESS		0x1FFF
-
-#define MAX_PAGE_SIZE			4096	// @ page : 4k bytes
-
-#define IS_FW_HEADER_EXIST(_pFwHdr)	((le16_to_cpu(_pFwHdr->Signature)&0xFFF0) == 0x92C0 ||\
-									(le16_to_cpu(_pFwHdr->Signature)&0xFFF0) == 0x88C0 ||\
-									(le16_to_cpu(_pFwHdr->Signature)&0xFFF0) == 0x2300)
-
-typedef enum _FIRMWARE_SOURCE{
-	FW_SOURCE_IMG_FILE = 0,
-	FW_SOURCE_HEADER_FILE = 1,		//from header file
-}FIRMWARE_SOURCE, *PFIRMWARE_SOURCE;
-
-typedef struct _RT_FIRMWARE{
-	FIRMWARE_SOURCE	eFWSource;
-	u8*			szFwBuffer;
-	u32			ulFwLength;
-#ifdef CONFIG_WOWLAN
-	u8*			szWoWLANFwBuffer;
-	u32			ulWoWLANFwLength;
-#endif //CONFIG_WOWLAN
-}RT_FIRMWARE, *PRT_FIRMWARE, RT_FIRMWARE_92C, *PRT_FIRMWARE_92C;
-
-//
-// This structure must be cared byte-ordering
-//
-// Added by tynli. 2009.12.04.
-typedef struct _RT_8192C_FIRMWARE_HDR {//8-byte alinment required
-
-	//--- LONG WORD 0 ----
-	u16		Signature;	// 92C0: test chip; 92C, 88C0: test chip; 88C1: MP A-cut; 92C1: MP A-cut
-	u8		Category;	// AP/NIC and USB/PCI
-	u8		Function;	// Reserved for different FW function indcation, for further use when driver needs to download different FW in different conditions
-	u16		Version;		// FW Version
-	u8		Subversion;	// FW Subversion, default 0x00
-	u16		Rsvd1;
-
-
-	//--- LONG WORD 1 ----
-	u8		Month;	// Release time Month field
-	u8		Date;	// Release time Date field
-	u8		Hour;	// Release time Hour field
-	u8		Minute;	// Release time Minute field
-	u16		RamCodeSize;	// The size of RAM code
-	u16		Rsvd2;
-
-	//--- LONG WORD 2 ----
-	u32		SvnIdx;	// The SVN entry index
-	u32		Rsvd3;
-
-	//--- LONG WORD 3 ----
-	u32		Rsvd4;
-	u32		Rsvd5;
-
-}RT_8192C_FIRMWARE_HDR, *PRT_8192C_FIRMWARE_HDR;
-
-#define DRIVER_EARLY_INT_TIME		0x05
-#define BCN_DMA_ATIME_INT_TIME		0x02
-
-#ifdef CONFIG_USB_RX_AGGREGATION
-
-typedef enum _USB_RX_AGG_MODE{
-	USB_RX_AGG_DISABLE,
-	USB_RX_AGG_DMA,
-	USB_RX_AGG_USB,
-	USB_RX_AGG_MIX
-}USB_RX_AGG_MODE;
-
-#define MAX_RX_DMA_BUFFER_SIZE	10240		// 10K for 8192C RX DMA buffer
-
-#endif
-
-
-#define TX_SELE_HQ			BIT(0)		// High Queue
-#define TX_SELE_LQ			BIT(1)		// Low Queue
-#define TX_SELE_NQ			BIT(2)		// Normal Queue
-
-
-// Note: We will divide number of page equally for each queue other than public queue!
-
-#define TX_TOTAL_PAGE_NUMBER		0xF8
-#define TX_PAGE_BOUNDARY		(TX_TOTAL_PAGE_NUMBER + 1)
-
-// For Normal Chip Setting
-// (HPQ + LPQ + NPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER
-#define NORMAL_PAGE_NUM_PUBQ			0xE7
-#define NORMAL_PAGE_NUM_HPQ			0x0C
-#define NORMAL_PAGE_NUM_LPQ			0x02
-#define NORMAL_PAGE_NUM_NPQ			0x02
-
-
-// For Test Chip Setting
-// (HPQ + LPQ + PUBQ) shall be TX_TOTAL_PAGE_NUMBER
-#define TEST_PAGE_NUM_PUBQ		0x7E
-
-
-// For Test Chip Setting
-#define WMM_TEST_TX_TOTAL_PAGE_NUMBER	0xF5
-#define WMM_TEST_TX_PAGE_BOUNDARY	(WMM_TEST_TX_TOTAL_PAGE_NUMBER + 1) //F6
-
-#define WMM_TEST_PAGE_NUM_PUBQ		0xA3
-#define WMM_TEST_PAGE_NUM_HPQ		0x29
-#define WMM_TEST_PAGE_NUM_LPQ		0x29
-
-
-//Note: For Normal Chip Setting ,modify later
-#define WMM_NORMAL_TX_TOTAL_PAGE_NUMBER	0xF5
-#define WMM_NORMAL_TX_PAGE_BOUNDARY	(WMM_TEST_TX_TOTAL_PAGE_NUMBER + 1) //F6
-
-#define WMM_NORMAL_PAGE_NUM_PUBQ		0xB0
-#define WMM_NORMAL_PAGE_NUM_HPQ		0x29
-#define WMM_NORMAL_PAGE_NUM_LPQ			0x1C
-#define WMM_NORMAL_PAGE_NUM_NPQ		0x1C
-
-//-------------------------------------------------------------------------
-//	Chip specific
-//-------------------------------------------------------------------------
-#define CHIP_BONDING_IDENTIFIER(_value)	(((_value)>>22)&0x3)
-#define CHIP_BONDING_92C_1T2R	0x1
-#define CHIP_BONDING_88C_USB_MCARD	0x2
-#define CHIP_BONDING_88C_USB_HP	0x1
-
-//
-// 2011.01.06. Define new structure of chip version for RTL8723 and so on. Added by tynli.
-//
-/*
-     | BIT15:12           |  BIT11:8        | BIT 7              |  BIT6:4  |      BIT3          | BIT2:0  |
-     |-------------+-----------+-----------+-------+-----------+-------|
-     | IC version(CUT)  | ROM version  | Manufacturer  | RF type  |  Chip type       | IC Type |
-     |                           |                      | TSMC/UMC    |              | TEST/NORMAL|             |
-*/
-// [15:12] IC version(CUT): A-cut=0, B-cut=1, C-cut=2, D-cut=3
-// [7] Manufacturer: TSMC=0, UMC=1
-// [6:4] RF type: 1T1R=0, 1T2R=1, 2T2R=2
-// [3] Chip type: TEST=0, NORMAL=1
-// [2:0] IC type: 81xxC=0, 8723=1, 92D=2
-
-#define CHIP_8723						BIT(0)
-#define CHIP_92D						BIT(1)
-#define NORMAL_CHIP					BIT(3)
-#define RF_TYPE_1T1R					(~(BIT(4)|BIT(5)|BIT(6)))
-#define RF_TYPE_1T2R					BIT(4)
-#define RF_TYPE_2T2R					BIT(5)
-#define CHIP_VENDOR_UMC				BIT(7)
-#define B_CUT_VERSION					BIT(12)
-#define C_CUT_VERSION					BIT(13)
-#define D_CUT_VERSION					((BIT(13)|BIT(14)))
-
-
-// MASK
-#define IC_TYPE_MASK					(BIT(0)|BIT(1)|BIT(2))
-#define CHIP_TYPE_MASK				BIT(3)
-#define RF_TYPE_MASK					(BIT(4)|BIT(5)|BIT(6))
-#define MANUFACTUER_MASK			BIT(7)
-#define ROM_VERSION_MASK				(BIT(11)|BIT(10)|BIT(9)|BIT(8))
-#define CUT_VERSION_MASK				(BIT(15)|BIT(14)|BIT(13)|BIT(12))
-
-// Get element
-#define GET_CVID_IC_TYPE(version)			((version) & IC_TYPE_MASK)
-#define GET_CVID_CHIP_TYPE(version)			((version) & CHIP_TYPE_MASK)
-#define GET_CVID_RF_TYPE(version)			((version) & RF_TYPE_MASK)
-#define GET_CVID_MANUFACTUER(version)		((version) & MANUFACTUER_MASK)
-#define GET_CVID_ROM_VERSION(version)		((version) & ROM_VERSION_MASK)
-#define GET_CVID_CUT_VERSION(version)		((version) & CUT_VERSION_MASK)
-
-#define IS_81XXC(version)					((GET_CVID_IC_TYPE(version) == 0)? _TRUE : _FALSE)
-#define IS_8723_SERIES(version)				((GET_CVID_IC_TYPE(version) == CHIP_8723)? _TRUE : _FALSE)
-#define IS_92D(version)						((GET_CVID_IC_TYPE(version) == CHIP_92D)? _TRUE : _FALSE)
-#define IS_1T1R(version)						((GET_CVID_RF_TYPE(version))? _FALSE : _TRUE)
-#define IS_1T2R(version)						((GET_CVID_RF_TYPE(version) == RF_TYPE_1T2R)? _TRUE : _FALSE)
-#define IS_2T2R(version)						((GET_CVID_RF_TYPE(version) == RF_TYPE_2T2R)? _TRUE : _FALSE)
-#define IS_NORMAL_CHIP(version)				((GET_CVID_CHIP_TYPE(version))? _TRUE: _FALSE)
-#define IS_CHIP_VENDOR_UMC(version)			((GET_CVID_MANUFACTUER(version))? _TRUE: _FALSE)
-
-#define IS_81XXC_TEST_CHIP(version)			((IS_81XXC(version) && (!IS_NORMAL_CHIP(version)))? _TRUE: _FALSE)
-#define IS_92D_TEST_CHIP(version)				((IS_92D(version) && (!IS_NORMAL_CHIP(version)))? _TRUE: _FALSE)
-#define IS_92C_SERIAL(version)					((IS_81XXC(version) && IS_2T2R(version)) ? _TRUE : _FALSE)
-#define IS_VENDOR_UMC_A_CUT(version)		((IS_CHIP_VENDOR_UMC(version)) ? ((GET_CVID_CUT_VERSION(version)) ? _FALSE : _TRUE) : _FALSE)
-#define IS_VENDOR_8723_A_CUT(version)		((IS_8723_SERIES(version)) ? ((GET_CVID_CUT_VERSION(version)) ? _FALSE : _TRUE) : _FALSE)
-// <tynli_Note> 88/92C UMC B-cut vendor is set to TSMC so we need to check CHIP_VENDOR_UMC bit is not 1.
-#define IS_81xxC_VENDOR_UMC_B_CUT(version)	((IS_CHIP_VENDOR_UMC(version)) ? ((GET_CVID_CUT_VERSION(version) == B_CUT_VERSION) ? _TRUE : _FALSE):_FALSE)
-#define IS_92D_SINGLEPHY(version)			((IS_92D(version)) ? (IS_2T2R(version) ? _TRUE: _FALSE) : _FALSE)
-#define IS_92D_C_CUT(version)					((IS_92D(version)) ? ((GET_CVID_CUT_VERSION(version) == 0x2) ? _TRUE : _FALSE) : _FALSE)
-#define IS_92D_D_CUT(version)					((IS_92D(version)) ? ((GET_CVID_CUT_VERSION(version) == 0x3) ? _TRUE : _FALSE) : _FALSE)
-
-typedef enum _VERSION_8192C{
-	VERSION_TEST_CHIP_88C = 0x0000,
-	VERSION_TEST_CHIP_92C = 0x0020,
-	VERSION_TEST_UMC_CHIP_8723 = 0x0081,
-	VERSION_NORMAL_TSMC_CHIP_88C = 0x0008,
-	VERSION_NORMAL_TSMC_CHIP_92C = 0x0028,
-	VERSION_NORMAL_TSMC_CHIP_92C_1T2R = 0x0018,
-	VERSION_NORMAL_UMC_CHIP_88C_A_CUT = 0x0088,
-	VERSION_NORMAL_UMC_CHIP_92C_A_CUT = 0x00a8,
-	VERSION_NORMAL_UMC_CHIP_92C_1T2R_A_CUT = 0x0098,
-	VERSION_NORMAL_UMC_CHIP_8723_1T1R_A_CUT = 0x0089,
-	VERSION_NORMAL_UMC_CHIP_8723_1T1R_B_CUT = 0x1089,
-	VERSION_NORMAL_UMC_CHIP_88C_B_CUT = 0x1088,
-	VERSION_NORMAL_UMC_CHIP_92C_B_CUT = 0x10a8,
-	VERSION_NORMAL_UMC_CHIP_92C_1T2R_B_CUT = 0x1090,
-	VERSION_TEST_CHIP_92D_SINGLEPHY= 0x0022,
-	VERSION_TEST_CHIP_92D_DUALPHY = 0x0002,
-	VERSION_NORMAL_CHIP_92D_SINGLEPHY= 0x002a,
-	VERSION_NORMAL_CHIP_92D_DUALPHY = 0x000a,
-	VERSION_NORMAL_CHIP_92D_C_CUT_SINGLEPHY = 0x202a,
-	VERSION_NORMAL_CHIP_92D_C_CUT_DUALPHY = 0x200a,
-	VERSION_NORMAL_CHIP_92D_D_CUT_SINGLEPHY = 0x302a,
-	VERSION_NORMAL_CHIP_92D_D_CUT_DUALPHY = 0x300a,
-}VERSION_8192C,*PVERSION_8192C;
-
-
-
-//-------------------------------------------------------------------------
-//	Channel Plan
-//-------------------------------------------------------------------------
-enum ChannelPlan{
-	CHPL_FCC	= 0,
-	CHPL_IC		= 1,
-	CHPL_ETSI	= 2,
-	CHPL_SPAIN	= 3,
-	CHPL_FRANCE	= 4,
-	CHPL_MKK	= 5,
-	CHPL_MKK1	= 6,
-	CHPL_ISRAEL	= 7,
-	CHPL_TELEC	= 8,
-	CHPL_GLOBAL	= 9,
-	CHPL_WORLD	= 10,
-};
-
-typedef struct _TxPowerInfo{
-	u8 CCKIndex[RF_PATH_MAX][CHANNEL_GROUP_MAX];
-	u8 HT40_1SIndex[RF_PATH_MAX][CHANNEL_GROUP_MAX];
-	u8 HT40_2SIndexDiff[RF_PATH_MAX][CHANNEL_GROUP_MAX];
-	s8 HT20IndexDiff[RF_PATH_MAX][CHANNEL_GROUP_MAX];
-	u8 OFDMIndexDiff[RF_PATH_MAX][CHANNEL_GROUP_MAX];
-	u8 HT40MaxOffset[RF_PATH_MAX][CHANNEL_GROUP_MAX];
-	u8 HT20MaxOffset[RF_PATH_MAX][CHANNEL_GROUP_MAX];
-	u8 TSSI_A;
-	u8 TSSI_B;
-}TxPowerInfo, *PTxPowerInfo;
-
-#define		EFUSE_REAL_CONTENT_LEN		512
-#define		EFUSE_MAP_LEN					128
-#define		EFUSE_MAX_SECTION			16
-#define		EFUSE_IC_ID_OFFSET			506	//For some inferiority IC purpose. added by Roger, 2009.09.02.
-#define			AVAILABLE_EFUSE_ADDR(addr)	(addr < EFUSE_REAL_CONTENT_LEN)
-//
-// <Roger_Notes> To prevent out of boundary programming case, leave 1byte and program full section
-// 9bytes + 1byt + 5bytes and pre 1byte.
-// For worst case:
-// | 1byte|----8bytes----|1byte|--5bytes--|
-// |         |            Reserved(14bytes)	      |
-//
-#define		EFUSE_OOB_PROTECT_BYTES			15	// PG data exclude header, dummy 6 bytes frome CP test and reserved 1byte.
-
-
-#define		EFUSE_MAP_LEN_8723			256
-#define		EFUSE_MAX_SECTION_8723		32
-
-//========================================================
-//			EFUSE for BT definition
-//========================================================
-#define		EFUSE_BT_REAL_CONTENT_LEN		1536	// 512*3
-#define		EFUSE_BT_MAP_LEN					1024	// 1k bytes
-#define		EFUSE_BT_MAX_SECTION				128		// 1024/8
-
-#define		EFUSE_PROTECT_BYTES_BANK			16
-
-//
-// <Roger_Notes> For RTL8723 WiFi/BT/GPS multi-function configuration. 2010.10.06.
-//
-typedef enum _RT_MULTI_FUNC{
-	RT_MULTI_FUNC_NONE = 0x00,
-	RT_MULTI_FUNC_WIFI = 0x01,
-	RT_MULTI_FUNC_BT = 0x02,
-	RT_MULTI_FUNC_GPS = 0x04,
-}RT_MULTI_FUNC,*PRT_MULTI_FUNC;
-
-//
-// <Roger_Notes> For RTL8723 WiFi PDn/GPIO polarity control configuration. 2010.10.08.
-//
-typedef enum _RT_POLARITY_CTL{
-	RT_POLARITY_LOW_ACT = 0,
-	RT_POLARITY_HIGH_ACT = 1,
-}RT_POLARITY_CTL,*PRT_POLARITY_CTL;
-
-// For RTL8723 regulator mode. by tynli. 2011.01.14.
-typedef enum _RT_REGULATOR_MODE{
-	RT_SWITCHING_REGULATOR = 0,
-	RT_LDO_REGULATOR = 1,
-}RT_REGULATOR_MODE,*PRT_REGULATOR_MODE;
-
-enum c2h_id_8192c {
-	C2H_DBG = 0,
-	C2H_TSF = 1,
-	C2H_AP_RPT_RSP = 2,
-	C2H_CCX_TX_RPT = 3,
-	C2H_BT_RSSI = 4,
-	C2H_BT_OP_MODE = 5,
-	C2H_EXT_RA_RPT = 6,
-	C2H_HW_INFO_EXCH = 10,
-	C2H_C2H_H2C_TEST = 11,
-	C2H_BT_INFO = 12,
-	C2H_BT_MP_INFO = 15,
-	MAX_C2HEVENT
-};
-
-#ifdef CONFIG_PCI_HCI
-struct hal_data_8192ce
-{
-	VERSION_8192C		VersionID;
-	RT_MULTI_FUNC		MultiFunc; // For multi-function consideration.
-	RT_POLARITY_CTL		PolarityCtl; // For Wifi PDn Polarity control.
-	RT_REGULATOR_MODE	RegulatorMode; // switching regulator or LDO
-	u16	CustomerID;
-
-	u16	FirmwareVersion;
-	u16	FirmwareVersionRev;
-	u16	FirmwareSubVersion;
-
-	u32	IntrMask[2];
-	u32	IntrMaskToSet[2];
-
-	u32	DisabledFunctions;
-
-	//current WIFI_PHY values
-	u32	ReceiveConfig;
-	u32	TransmitConfig;
-	WIRELESS_MODE		CurrentWirelessMode;
-	HT_CHANNEL_WIDTH	CurrentChannelBW;
-	u8	CurrentChannel;
-	u8	nCur40MhzPrimeSC;// Control channel sub-carrier
-
-	u16	BasicRateSet;
-
-	//rf_ctrl
-	_lock	rf_lock;
-	u8	rf_chip;
-	u8	rf_type;
-	u8	NumTotalRFPath;
-
-	INTERFACE_SELECT_8192CPCIe	InterfaceSel;
-
-	//
-	// EEPROM setting.
-	//
-	u16	EEPROMVID;
-	u16	EEPROMDID;
-	u16	EEPROMSVID;
-	u16	EEPROMSMID;
-	u16	EEPROMChannelPlan;
-	u16	EEPROMVersion;
-
-	u8	EEPROMChnlAreaTxPwrCCK[2][3];
-	u8	EEPROMChnlAreaTxPwrHT40_1S[2][3];
-	u8	EEPROMChnlAreaTxPwrHT40_2SDiff[2][3];
-	u8	EEPROMPwrLimitHT20[3];
-	u8	EEPROMPwrLimitHT40[3];
-
-	u8	bTXPowerDataReadFromEEPORM;
-	u8	EEPROMThermalMeter;
-	u8	EEPROMTSSI[2];
-
-	u8	EEPROMCustomerID;
-	u8	EEPROMBoardType;
-	u8	EEPROMRegulatory;
-
-	u8	bDefaultAntenna;
-	u8	bIQKInitialized;
-
-	u8	TxPwrLevelCck[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
-	u8	TxPwrLevelHT40_1S[RF_PATH_MAX][CHANNEL_MAX_NUMBER];	// For HT 40MHZ pwr
-	u8	TxPwrLevelHT40_2S[RF_PATH_MAX][CHANNEL_MAX_NUMBER];	// For HT 40MHZ pwr
-	s8	TxPwrHt20Diff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];// HT 20<->40 Pwr diff
-	u8	TxPwrLegacyHtDiff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];// For HT<->legacy pwr diff
-	// For power group
-	u8	PwrGroupHT20[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
-	u8	PwrGroupHT40[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
-
-	u8	LegacyHTTxPowerDiff;// Legacy to HT rate power diff
-
-#ifdef CONFIG_BT_COEXIST
-	struct btcoexist_priv	bt_coexist;
-#endif
-
-	// Read/write are allow for following hardware information variables
-	u8	framesync;
-	u32	framesyncC34;
-	u8	framesyncMonitor;
-	u8	DefaultInitialGain[4];
-	u8	pwrGroupCnt;
-	u32	MCSTxPowerLevelOriginalOffset[7][16];
-	u32	CCKTxPowerLevelOriginalOffset;
-
-	u32	AntennaTxPath;					// Antenna path Tx
-	u32	AntennaRxPath;					// Antenna path Rx
-	u8	BluetoothCoexist;
-	u8	ExternalPA;
-
-	//u32	LedControlNum;
-	//u32	LedControlMode;
-	u8	bLedOpenDrain; // Support Open-drain arrangement for controlling the LED. Added by Roger, 2009.10.16.
-	//u32	TxPowerTrackControl;
-	u8	b1x1RecvCombine;	// for 1T1R receive combining
-
-	u8	bCurrentTurboEDCA;
-	u32	AcParam_BE; //Original parameter for BE, use for EDCA turbo.
-
-	//vivi, for tx power tracking, 20080407
-	//u16	TSSI_13dBm;
-	//u32	Pwr_Track;
-	// The current Tx Power Level
-	u8	CurrentCckTxPwrIdx;
-	u8	CurrentOfdm24GTxPwrIdx;
-
-	BB_REGISTER_DEFINITION_T	PHYRegDef[4];	//Radio A/B/C/D
-
-	BOOLEAN		bRFPathRxEnable[4];	// We support 4 RF path now.
-
-	u32	RfRegChnlVal[2];
-
-	u8	bCckHighPower;
-
-	//RDG enable
-	BOOLEAN	 bRDGEnable;
-
-	//for host message to fw
-	u8	LastHMEBoxNum;
-
-	u8	fw_ractrl;
-	u8	RegTxPause;
-	// Beacon function related global variable.
-	u32	RegBcnCtrlVal;
-	u8	RegFwHwTxQCtrl;
-	u8	RegReg542;
-	u8	CurAntenna;
-	u8	AntDivCfg;
-
-#ifdef CONFIG_SW_ANTENNA_DIVERSITY
-	//SW Antenna Switch
-	s32				RSSI_sum_A;
-	s32				RSSI_sum_B;
-	s32				RSSI_cnt_A;
-	s32				RSSI_cnt_B;
-	BOOLEAN		RSSI_test;
-#endif
-#ifdef CONFIG_HW_ANTENNA_DIVERSITY
-	//Hybrid Antenna Diversity
-	u32				CCK_Ant1_Cnt;
-	u32				CCK_Ant2_Cnt;
-	u32				OFDM_Ant1_Cnt;
-	u32				OFDM_Ant2_Cnt;
-#endif
-
-	struct dm_priv	dmpriv;
-	u8	bDumpRxPkt;//for debug
-#ifdef DBG_CONFIG_ERROR_DETECT
-	struct sreset_priv srestpriv;
-#endif
-	u8	bInterruptMigration;
-	u8	bDisableTxInt;
-	u8	bGpioHwWpsPbc;
-
-	u8	FwRsvdPageStartOffset; //2010.06.23. Added by tynli. Reserve page start offset except beacon in TxQ.
-
-	u16	EfuseUsedBytes;
-
-#ifdef CONFIG_P2P
-	struct P2P_PS_Offload_t	p2p_ps_offload;
-#endif //CONFIG_P2P
-};
-
-typedef struct hal_data_8192ce HAL_DATA_TYPE, *PHAL_DATA_TYPE;
-
-//
-// Function disabled.
-//
-#define DF_TX_BIT		BIT0
-#define DF_RX_BIT		BIT1
-#define DF_IO_BIT		BIT2
-#define DF_IO_D3_BIT			BIT3
-
-#define RT_DF_TYPE		u32
-#define RT_DISABLE_FUNC(__pAdapter, __FuncBits) ((__pAdapter)->DisabledFunctions |= ((RT_DF_TYPE)(__FuncBits)))
-#define RT_ENABLE_FUNC(__pAdapter, __FuncBits) ((__pAdapter)->DisabledFunctions &= (~((RT_DF_TYPE)(__FuncBits))))
-#define RT_IS_FUNC_DISABLED(__pAdapter, __FuncBits) ( (__pAdapter)->DisabledFunctions & (__FuncBits) )
-#define IS_MULTI_FUNC_CHIP(_Adapter)	(((((PHAL_DATA_TYPE)(_Adapter->HalData))->MultiFunc) & (RT_MULTI_FUNC_BT|RT_MULTI_FUNC_GPS)) ? _TRUE : _FALSE)
-
-void InterruptRecognized8192CE(PADAPTER Adapter, PRT_ISR_CONTENT pIsrContent);
-VOID UpdateInterruptMask8192CE(PADAPTER Adapter, u32 AddMSR, u32 AddMSR1, u32 RemoveMSR, u32 RemoveMSR1);
-#endif
-
-#ifdef CONFIG_USB_HCI
-struct hal_data_8192cu
-{
-	VERSION_8192C		VersionID;
-	RT_MULTI_FUNC		MultiFunc; // For multi-function consideration.
-	RT_POLARITY_CTL		PolarityCtl; // For Wifi PDn Polarity control.
-	RT_REGULATOR_MODE	RegulatorMode; // switching regulator or LDO
-	u16	CustomerID;
-
-	u16	FirmwareVersion;
-	u16	FirmwareVersionRev;
-	u16	FirmwareSubVersion;
-
-	//current WIFI_PHY values
-	u32	ReceiveConfig;
-	WIRELESS_MODE		CurrentWirelessMode;
-	HT_CHANNEL_WIDTH	CurrentChannelBW;
-	u8	CurrentChannel;
-	u8	nCur40MhzPrimeSC;// Control channel sub-carrier
-
-	u16	BasicRateSet;
-
-	//rf_ctrl
-	u8	rf_chip;
-	u8	rf_type;
-	u8	NumTotalRFPath;
-
-	u8	BoardType;
-	//INTERFACE_SELECT_8192CUSB	InterfaceSel;
-
-	//
-	// EEPROM setting.
-	//
-	u16	EEPROMVID;
-	u16	EEPROMPID;
-	u16	EEPROMSVID;
-	u16	EEPROMSDID;
-	u8	EEPROMCustomerID;
-	u8	EEPROMSubCustomerID;
-	u8	EEPROMVersion;
-	u8	EEPROMRegulatory;
-
-	u8	bTXPowerDataReadFromEEPORM;
-	u8	EEPROMThermalMeter;
-
-	u8	bIQKInitialized;
-
-	u8	TxPwrLevelCck[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
-	u8	TxPwrLevelHT40_1S[RF_PATH_MAX][CHANNEL_MAX_NUMBER];	// For HT 40MHZ pwr
-	u8	TxPwrLevelHT40_2S[RF_PATH_MAX][CHANNEL_MAX_NUMBER];	// For HT 40MHZ pwr
-	s8	TxPwrHt20Diff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];// HT 20<->40 Pwr diff
-	u8	TxPwrLegacyHtDiff[RF_PATH_MAX][CHANNEL_MAX_NUMBER];// For HT<->legacy pwr diff
-	// For power group
-	u8	PwrGroupHT20[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
-	u8	PwrGroupHT40[RF_PATH_MAX][CHANNEL_MAX_NUMBER];
-
-	u8	LegacyHTTxPowerDiff;// Legacy to HT rate power diff
-
-	// Read/write are allow for following hardware information variables
-	u8	framesync;
-	u32	framesyncC34;
-	u8	framesyncMonitor;
-	u8	DefaultInitialGain[4];
-	u8	pwrGroupCnt;
-	u32	MCSTxPowerLevelOriginalOffset[7][16];
-	u32	CCKTxPowerLevelOriginalOffset;
-
-	u32	AntennaTxPath;					// Antenna path Tx
-	u32	AntennaRxPath;					// Antenna path Rx
-	u8	BluetoothCoexist;
-	u8	ExternalPA;
-
-	u8	bLedOpenDrain; // Support Open-drain arrangement for controlling the LED. Added by Roger, 2009.10.16.
-
-	//u32	LedControlNum;
-	//u32	LedControlMode;
-	//u32	TxPowerTrackControl;
-	u8	b1x1RecvCombine;	// for 1T1R receive combining
-
-	u8	bCurrentTurboEDCA;
-	u32	AcParam_BE; //Original parameter for BE, use for EDCA turbo.
-
-	//vivi, for tx power tracking, 20080407
-	//u16	TSSI_13dBm;
-	//u32	Pwr_Track;
-	// The current Tx Power Level
-	u8	CurrentCckTxPwrIdx;
-	u8	CurrentOfdm24GTxPwrIdx;
-
-	BB_REGISTER_DEFINITION_T	PHYRegDef[4];	//Radio A/B/C/D
-
-	BOOLEAN		bRFPathRxEnable[4];	// We support 4 RF path now.
-
-	u32	RfRegChnlVal[2];
-
-	u8	bCckHighPower;
-
-	//RDG enable
-	BOOLEAN	 bRDGEnable;
-
-	//for host message to fw
-	u8	LastHMEBoxNum;
-
-	u8	fw_ractrl;
-	u8	RegTxPause;
-	// Beacon function related global variable.
-	u32	RegBcnCtrlVal;
-	u8	RegFwHwTxQCtrl;
-	u8	RegReg542;
-
-	struct dm_priv	dmpriv;
-#ifdef DBG_CONFIG_ERROR_DETECT
-	struct sreset_priv srestpriv;
-#endif
-
-#ifdef CONFIG_BT_COEXIST
-	struct btcoexist_priv	bt_coexist;
-#endif
-	u8	CurAntenna;
-	u8	AntDivCfg;
-
-#ifdef CONFIG_SW_ANTENNA_DIVERSITY
-	//SW Antenna Switch
-	s32				RSSI_sum_A;
-	s32				RSSI_sum_B;
-	s32				RSSI_cnt_A;
-	s32				RSSI_cnt_B;
-	BOOLEAN		RSSI_test;
-#endif
-#ifdef CONFIG_HW_ANTENNA_DIVERSITY
-	//Hybrid Antenna Diversity
-	u32				CCK_Ant1_Cnt;
-	u32				CCK_Ant2_Cnt;
-	u32				OFDM_Ant1_Cnt;
-	u32				OFDM_Ant2_Cnt;
-#endif
-
-	u8	bDumpRxPkt;//for debug
-	u8	FwRsvdPageStartOffset; //2010.06.23. Added by tynli. Reserve page start offset except beacon in TxQ.
-
-	// 2010/08/09 MH Add CU power down mode.
-	BOOLEAN		pwrdown;
-
-	// For 92C USB endpoint setting
-	//
-
-	u32	UsbBulkOutSize;
-
-	int	RtBulkOutPipe[3];
-	int	RtBulkInPipe;
-	int	RtIntInPipe;
-	// Add for dual MAC  0--Mac0 1--Mac1
-	u32	interfaceIndex;
-
-	u8	OutEpQueueSel;
-	u8	OutEpNumber;
-
-	u8	Queue2EPNum[8];//for out endpoint number mapping
-
-#ifdef CONFIG_USB_TX_AGGREGATION
-	u8	UsbTxAggMode;
-	u8	UsbTxAggDescNum;
-#endif
-#ifdef CONFIG_USB_RX_AGGREGATION
-	u16	HwRxPageSize;				// Hardware setting
-	u32	MaxUsbRxAggBlock;
-
-	USB_RX_AGG_MODE	UsbRxAggMode;
-	u8	UsbRxAggBlockCount;			// USB Block count. Block size is 512-byte in hight speed and 64-byte in full speed
-	u8	UsbRxAggBlockTimeout;
-	u8	UsbRxAggPageCount;			// 8192C DMA page count
-	u8	UsbRxAggPageTimeout;
-#endif
-
-	// 2010/12/10 MH Add for USB aggreation mode dynamic shceme.
-	BOOLEAN		UsbRxHighSpeedMode;
-
-	// 2010/11/22 MH Add for slim combo debug mode selective.
-	// This is used for fix the drawback of CU TSMC-A/UMC-A cut. HW auto suspend ability. Close BT clock.
-	BOOLEAN		SlimComboDbg;
-
-	u16	EfuseUsedBytes;
-
-#ifdef CONFIG_P2P
-	struct P2P_PS_Offload_t	p2p_ps_offload;
-#endif //CONFIG_P2P
-};
-
-typedef struct hal_data_8192cu HAL_DATA_TYPE, *PHAL_DATA_TYPE;
-#endif
-
-#define GET_HAL_DATA(__pAdapter)	((HAL_DATA_TYPE *)((__pAdapter)->HalData))
-#define GET_RF_TYPE(priv)	(GET_HAL_DATA(priv)->rf_type)
-
-#define INCLUDE_MULTI_FUNC_BT(_Adapter)	(GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_BT)
-#define INCLUDE_MULTI_FUNC_GPS(_Adapter)	(GET_HAL_DATA(_Adapter)->MultiFunc & RT_MULTI_FUNC_GPS)
-
-VOID rtl8192c_FirmwareSelfReset(IN PADAPTER Adapter);
-int FirmwareDownload92C(IN PADAPTER Adapter,IN	BOOLEAN			bUsedWoWLANFw);
-VOID InitializeFirmwareVars92C(PADAPTER Adapter);
-u8 GetEEPROMSize8192C(PADAPTER Adapter);
-void rtl8192c_EfuseParseChnlPlan(PADAPTER padapter, u8 *hwinfo, BOOLEAN AutoLoadFail);
-VERSION_8192C rtl8192c_ReadChipVersion(IN PADAPTER Adapter);
-void rtl8192c_ReadBluetoothCoexistInfo(PADAPTER Adapter, u8 *PROMContent, BOOLEAN AutoloadFail);
-//void rtl8192c_free_hal_data(_adapter * padapter);
-VOID rtl8192c_EfuseParseIDCode(PADAPTER pAdapter, u8 *hwinfo);
-void rtl8192c_set_hal_ops(struct hal_ops *pHalFunc);
-
-s32 c2h_id_filter_ccx_8192c(u8 id);
-#endif
-
-#ifdef CONFIG_MP_INCLUDED
-
-extern void Hal_SetAntenna(PADAPTER pAdapter);
-extern void Hal_SetBandwidth(PADAPTER pAdapter);
-
-extern void Hal_SetTxPower(PADAPTER pAdapter);
-extern void Hal_SetCarrierSuppressionTx(PADAPTER pAdapter, u8 bStart);
-extern void Hal_SetSingleToneTx ( PADAPTER pAdapter , u8 bStart );
-extern void Hal_SetSingleCarrierTx (PADAPTER pAdapter, u8 bStart);
-extern void Hal_SetContinuousTx (PADAPTER pAdapter, u8 bStart);
-
-extern void Hal_SetDataRate(PADAPTER pAdapter);
-extern void Hal_SetChannel(PADAPTER pAdapter);
-extern void Hal_SetAntennaPathPower(PADAPTER pAdapter);
-extern s32 Hal_SetThermalMeter(PADAPTER pAdapter, u8 target_ther);
-extern s32 Hal_SetPowerTracking(PADAPTER padapter, u8 enable);
-extern void Hal_GetPowerTracking(PADAPTER padapter, u8 * enable);
-extern void Hal_GetThermalMeter(PADAPTER pAdapter, u8 *value);
-extern void Hal_mpt_SwitchRfSetting(PADAPTER pAdapter);
-extern void Hal_MPT_CCKTxPowerAdjust(PADAPTER Adapter, BOOLEAN bInCH14);
-extern void Hal_MPT_CCKTxPowerAdjustbyIndex(PADAPTER pAdapter, BOOLEAN beven);
-extern void Hal_SetCCKTxPower(PADAPTER pAdapter, u8 * TxPower);
-extern void Hal_SetOFDMTxPower(PADAPTER pAdapter, u8 * TxPower);
-extern void Hal_TriggerRFThermalMeter(PADAPTER pAdapter);
-extern u8 Hal_ReadRFThermalMeter(PADAPTER pAdapter);
-extern void Hal_SetCCKContinuousTx(PADAPTER pAdapter, u8 bStart);
-extern void Hal_SetOFDMContinuousTx(PADAPTER pAdapter, u8 bStart);
-
-#endif
--- a/drivers/staging/rtl8192du/include/rtl8192c_led.h
+++ /dev/null
@@ -1,41 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __RTL8192C_LED_H_
-#define __RTL8192C_LED_H_
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-#include <drv_types.h>
-
-
-//================================================================================
-// Interface to manipulate LED objects.
-//================================================================================
-#ifdef CONFIG_USB_HCI
-void rtl8192cu_InitSwLeds(_adapter *padapter);
-void rtl8192cu_DeInitSwLeds(_adapter *padapter);
-#endif
-#ifdef CONFIG_PCI_HCI
-void rtl8192ce_gen_RefreshLedState(PADAPTER Adapter);
-void rtl8192ce_InitSwLeds(_adapter *padapter);
-void rtl8192ce_DeInitSwLeds(_adapter *padapter);
-#endif
-
-#endif
--- a/drivers/staging/rtl8192du/include/rtl8192c_recv.h
+++ /dev/null
@@ -1,183 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef _RTL8192C_RECV_H_
-#define _RTL8192C_RECV_H_
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-#include <drv_types.h>
-
-
-#ifdef PLATFORM_OS_XP
-	#define NR_RECVBUFF (16)
-#elif defined(PLATFORM_OS_CE)
-	#define NR_RECVBUFF (4)
-#else
-#ifdef CONFIG_SINGLE_RECV_BUF
-	#define NR_RECVBUFF (1)
-#else
-	#define NR_RECVBUFF (4)
-#endif //CONFIG_SINGLE_RECV_BUF
-
-	#define NR_PREALLOC_RECV_SKB (8)
-#endif
-
-
-#define RECV_BLK_SZ 512
-#define RECV_BLK_CNT 16
-#define RECV_BLK_TH RECV_BLK_CNT
-
-#if defined(CONFIG_USB_HCI)
-
-#ifdef PLATFORM_OS_CE
-#define MAX_RECVBUF_SZ (8192+1024) // 8K+1k
-#else
-	#ifndef CONFIG_MINIMAL_MEMORY_USAGE
-		//#define MAX_RECVBUF_SZ (32768) // 32k
-		//#define MAX_RECVBUF_SZ (16384) //16K
-		//#define MAX_RECVBUF_SZ (10240) //10K
-		#ifdef CONFIG_PLATFORM_MSTAR_TITANIA12
-			#define MAX_RECVBUF_SZ (8192) // 8K
-		#else
-			#define MAX_RECVBUF_SZ (15360) // 15k < 16k
-		#endif
-		//#define MAX_RECVBUF_SZ (8192+1024) // 8K+1k
-	#else
-		#define MAX_RECVBUF_SZ (4000) // about 4K
-	#endif
-#endif
-
-#elif defined(CONFIG_PCI_HCI)
-//#ifndef CONFIG_MINIMAL_MEMORY_USAGE
-//	#define MAX_RECVBUF_SZ (9100)
-//#else
-	#define MAX_RECVBUF_SZ (4000) // about 4K
-//#endif
-
-#define RX_MPDU_QUEUE				0
-#define RX_CMD_QUEUE				1
-#define RX_MAX_QUEUE				2
-#endif
-
-
-#define RECV_BULK_IN_ADDR		0x80
-#define RECV_INT_IN_ADDR		0x81
-
-#define PHY_RSSI_SLID_WIN_MAX				100
-#define PHY_LINKQUALITY_SLID_WIN_MAX		20
-
-
-struct phy_stat
-{
-	unsigned int phydw0;
-
-	unsigned int phydw1;
-
-	unsigned int phydw2;
-
-	unsigned int phydw3;
-
-	unsigned int phydw4;
-
-	unsigned int phydw5;
-
-	unsigned int phydw6;
-
-	unsigned int phydw7;
-};
-
-typedef struct _Phy_OFDM_Rx_Status_Report_8192cd
-{
-	unsigned char	trsw_gain_X[4];
-	unsigned char	pwdb_all;
-	unsigned char	cfosho_X[4];
-	unsigned char	cfotail_X[4];
-	unsigned char	rxevm_X[2];
-	unsigned char	rxsnr_X[4];
-	unsigned char	pdsnr_X[2];
-	unsigned char	csi_current_X[2];
-	unsigned char	csi_target_X[2];
-	unsigned char	sigevm;
-	unsigned char	max_ex_pwr;
-//#ifdef RTL8192SE
-#ifdef CONFIG_LITTLE_ENDIAN
-	unsigned char ex_intf_flg:1;
-	unsigned char sgi_en:1;
-	unsigned char rxsc:2;
-	//unsigned char rsvd:4;
-	unsigned char idle_long:1;
-	unsigned char r_ant_train_en:1;
-	unsigned char ANTSELB:1;
-	unsigned char ANTSEL:1;
-#else	// _BIG_ENDIAN_
-	//unsigned char rsvd:4;
-	unsigned char ANTSEL:1;
-	unsigned char ANTSELB:1;
-	unsigned char r_ant_train_en:1;
-	unsigned char idle_long:1;
-	unsigned char rxsc:2;
-	unsigned char sgi_en:1;
-	unsigned char ex_intf_flg:1;
-#endif
-//#else	// RTL8190, RTL8192E
-//	unsigned char	sgi_en;
-//	unsigned char	rxsc_sgien_exflg;
-//#endif
-} __attribute__ ((packed))PHY_STS_OFDM_8192CD_T,PHY_RX_DRIVER_INFO_8192CD;
-
-typedef struct _Phy_CCK_Rx_Status_Report_8192cd
-{
-	/* For CCK rate descriptor. This is a signed 8:1 variable. LSB bit presend
-		0.5. And MSB 7 bts presend a signed value. Range from -64~+63.5. */
-	u8	adc_pwdb_X[4];
-	u8	SQ_rpt;
-	u8	cck_agc_rpt;
-} PHY_STS_CCK_8192CD_T;
-
-
-// Rx smooth factor
-#define	Rx_Smooth_Factor (20)
-
-
-#ifdef CONFIG_USB_HCI
-typedef struct _INTERRUPT_MSG_FORMAT_EX{
-	unsigned int C2H_MSG0;
-	unsigned int C2H_MSG1;
-	unsigned int C2H_MSG2;
-	unsigned int C2H_MSG3;
-	unsigned int HISR; // from HISR Reg0x124, read to clear
-	unsigned int HISRE;// from HISRE Reg0x12c, read to clear
-	unsigned int  MSG_EX;
-}INTERRUPT_MSG_FORMAT_EX,*PINTERRUPT_MSG_FORMAT_EX;
-
-void rtl8192cu_init_recvbuf(_adapter *padapter, struct recv_buf *precvbuf);
-int	rtl8192cu_init_recv_priv(_adapter * padapter);
-void rtl8192cu_free_recv_priv(_adapter * padapter);
-#endif
-
-#ifdef CONFIG_PCI_HCI
-int	rtl8192ce_init_recv_priv(_adapter * padapter);
-void rtl8192ce_free_recv_priv(_adapter * padapter);
-#endif
-
-void rtl8192c_translate_rx_signal_stuff(union recv_frame *precvframe, struct phy_stat *pphy_info);
-void rtl8192c_query_rx_desc_status(union recv_frame *precvframe, struct recv_stat *pdesc);
-
-#endif
--- a/drivers/staging/rtl8192du/include/rtl8192c_rf.h
+++ /dev/null
@@ -1,91 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-/******************************************************************************
- *
- *
- * Module:	rtl8192c_rf.h	( Header File)
- *
- * Note:	Collect every HAL RF type exter API or constant.
- *
- * Function:
- *
- * Export:
- *
- * Abbrev:
- *
- * History:
- * Data			Who		Remark
- *
- * 09/25/2008	MHC		Create initial version.
- *
- *
-******************************************************************************/
-#ifndef _RTL8192C_RF_H_
-#define _RTL8192C_RF_H_
-/* Check to see if the file has been included already.  */
-
-
-/*--------------------------Define Parameters-------------------------------*/
-
-//
-// For RF 6052 Series
-//
-#define		RF6052_MAX_TX_PWR			0x3F
-#define		RF6052_MAX_REG				0x3F
-#define		RF6052_MAX_PATH				2
-/*--------------------------Define Parameters-------------------------------*/
-
-
-/*------------------------------Define structure----------------------------*/
-
-/*------------------------------Define structure----------------------------*/
-
-
-/*------------------------Export global variable----------------------------*/
-/*------------------------Export global variable----------------------------*/
-
-/*------------------------Export Marco Definition---------------------------*/
-
-/*------------------------Export Marco Definition---------------------------*/
-
-
-/*--------------------------Exported Function prototype---------------------*/
-
-//
-// RF RL6052 Series API
-//
-void		rtl8192c_RF_ChangeTxPath(	IN	PADAPTER	Adapter,
-										IN	u16		DataRate);
-void		rtl8192c_PHY_RF6052SetBandwidth(
-										IN	PADAPTER				Adapter,
-										IN	HT_CHANNEL_WIDTH		Bandwidth);
-VOID	rtl8192c_PHY_RF6052SetCckTxPower(
-										IN	PADAPTER	Adapter,
-										IN	u8*		pPowerlevel);
-VOID	rtl8192c_PHY_RF6052SetOFDMTxPower(
-										IN	PADAPTER	Adapter,
-										IN	u8*		pPowerLevel,
-										IN	u8		Channel);
-int	PHY_RF6052_Config8192C(	IN	PADAPTER		Adapter	);
-
-/*--------------------------Exported Function prototype---------------------*/
-
-
-#endif/* End of HalRf.h */
--- a/drivers/staging/rtl8192du/include/rtl8192c_spec.h
+++ /dev/null
@@ -1,1864 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef __RTL8192C_SPEC_H__
-#define __RTL8192C_SPEC_H__
-
-#include <drv_conf.h>
-
-#ifndef BIT
-#define BIT(x)		(1 << (x))
-#endif
-
-#define BIT0		0x00000001
-#define BIT1		0x00000002
-#define BIT2		0x00000004
-#define BIT3		0x00000008
-#define BIT4		0x00000010
-#define BIT5		0x00000020
-#define BIT6		0x00000040
-#define BIT7		0x00000080
-#define BIT8		0x00000100
-#define BIT9		0x00000200
-#define BIT10	0x00000400
-#define BIT11	0x00000800
-#define BIT12	0x00001000
-#define BIT13	0x00002000
-#define BIT14	0x00004000
-#define BIT15	0x00008000
-#define BIT16	0x00010000
-#define BIT17	0x00020000
-#define BIT18	0x00040000
-#define BIT19	0x00080000
-#define BIT20	0x00100000
-#define BIT21	0x00200000
-#define BIT22	0x00400000
-#define BIT23	0x00800000
-#define BIT24	0x01000000
-#define BIT25	0x02000000
-#define BIT26	0x04000000
-#define BIT27	0x08000000
-#define BIT28	0x10000000
-#define BIT29	0x20000000
-#define BIT30	0x40000000
-#define BIT31	0x80000000
-
-
-//============================================================
-//       8192C Regsiter offset definition
-//============================================================
-
-
-//============================================================
-//
-//============================================================
-
-//-----------------------------------------------------
-//
-//	0x0000h ~ 0x00FFh	System Configuration
-//
-//-----------------------------------------------------
-#define REG_SYS_ISO_CTRL			0x0000
-#define REG_SYS_FUNC_EN			0x0002
-#define REG_APS_FSMCO				0x0004
-#define REG_SYS_CLKR				0x0008
-#define REG_9346CR					0x000A
-#define REG_EE_VPD					0x000C
-#define REG_AFE_MISC				0x0010
-#define REG_SPS0_CTRL				0x0011
-#define REG_SPS_OCP_CFG			0x0018
-#define REG_RSV_CTRL				0x001C
-#define REG_RF_CTRL					0x001F
-#define REG_LDOA15_CTRL			0x0020
-#define REG_LDOV12D_CTRL			0x0021
-#define REG_LDOHCI12_CTRL			0x0022
-#define REG_LPLDO_CTRL				0x0023
-#define REG_AFE_XTAL_CTRL			0x0024
-#define REG_AFE_PLL_CTRL			0x0028
-#define REG_EFUSE_CTRL				0x0030
-#define REG_EFUSE_TEST				0x0034
-#define REG_PWR_DATA				0x0038
-#define REG_CAL_TIMER				0x003C
-#define REG_ACLK_MON				0x003E
-#define REG_GPIO_MUXCFG			0x0040
-#define REG_GPIO_IO_SEL				0x0042
-#define REG_MAC_PINMUX_CFG		0x0043
-#define REG_GPIO_PIN_CTRL			0x0044
-#define REG_GPIO_INTM				0x0048
-#define REG_LEDCFG0					0x004C
-#define REG_LEDCFG1					0x004D
-#define REG_LEDCFG2					0x004E
-#define REG_LEDCFG3					0x004F
-#define REG_LEDCFG					REG_LEDCFG2
-#define REG_FSIMR					0x0050
-#define REG_FSISR					0x0054
-#define REG_HSIMR					0x0058
-#define REG_HSISR					0x005c
-#define REG_GPIO_PIN_CTRL_2		0x0060 // RTL8723 WIFI/BT/GPS Multi-Function GPIO Pin Control.
-#define REG_GPIO_IO_SEL_2			0x0062 // RTL8723 WIFI/BT/GPS Multi-Function GPIO Select.
-#define REG_MULTI_FUNC_CTRL		0x0068 // RTL8723 WIFI/BT/GPS Multi-Function control source.
-#define REG_MCUFWDL				0x0080
-#ifdef CONFIG_WOWLAN
-#define REG_WOWLAN_REASON			0x0081
-#endif //CONFIG_WOWLAN
-#define REG_HMEBOX_EXT_0			0x0088
-#define REG_HMEBOX_EXT_1			0x008A
-#define REG_HMEBOX_EXT_2			0x008C
-#define REG_HMEBOX_EXT_3			0x008E
-#define REG_HOST_SUSP_CNT			0x00BC	// Host suspend counter on FPGA platform
-#define REG_EFUSE_ACCESS			0x00CF	// Efuse access protection for RTL8723
-#define REG_BIST_SCAN				0x00D0
-#define REG_BIST_RPT				0x00D4
-#define REG_BIST_ROM_RPT			0x00D8
-#define REG_USB_SIE_INTF			0x00E0
-#define REG_PCIE_MIO_INTF			0x00E4
-#define REG_PCIE_MIO_INTD			0x00E8
-#define REG_HPON_FSM				0x00EC
-#define REG_SYS_CFG					0x00F0
-#define REG_GPIO_OUTSTS			0x00F4	// For RTL8723 only.
-
-//-----------------------------------------------------
-//
-//	0x0100h ~ 0x01FFh	MACTOP General Configuration
-//
-//-----------------------------------------------------
-#define REG_CR						0x0100
-#define REG_PBP						0x0104
-#define REG_TRXDMA_CTRL			0x010C
-#define REG_TRXFF_BNDY				0x0114
-#define REG_TRXFF_STATUS			0x0118
-#define REG_RXFF_PTR				0x011C
-#define REG_HIMR					0x0120
-#define REG_HISR					0x0124
-#define REG_HIMRE					0x0128
-#define REG_HISRE					0x012C
-#define REG_CPWM					0x012F
-#define REG_FWIMR					0x0130
-#define REG_FWISR					0x0134
-#define REG_PKTBUF_DBG_CTRL		0x0140
-#define REG_PKTBUF_DBG_DATA_L		0x0144
-#define REG_PKTBUF_DBG_DATA_H	0x0148
-
-#define REG_TC0_CTRL				0x0150
-#define REG_TC1_CTRL				0x0154
-#define REG_TC2_CTRL				0x0158
-#define REG_TC3_CTRL				0x015C
-#define REG_TC4_CTRL				0x0160
-#define REG_TCUNIT_BASE			0x0164
-#define REG_MBIST_START			0x0174
-#define REG_MBIST_DONE				0x0178
-#define REG_MBIST_FAIL				0x017C
-#define REG_C2HEVT_MSG_NORMAL	0x01A0
-#define REG_C2HEVT_CLEAR			0x01AF
-#define REG_C2HEVT_MSG_TEST		0x01B8
-#define REG_MCUTST_1				0x01c0
-#define REG_FMETHR					0x01C8
-#define REG_HMETFR					0x01CC
-#define REG_HMEBOX_0				0x01D0
-#define REG_HMEBOX_1				0x01D4
-#define REG_HMEBOX_2				0x01D8
-#define REG_HMEBOX_3				0x01DC
-
-#define REG_LLT_INIT				0x01E0
-#define REG_BB_ACCEESS_CTRL		0x01E8
-#define REG_BB_ACCESS_DATA		0x01EC
-
-
-//-----------------------------------------------------
-//
-//	0x0200h ~ 0x027Fh	TXDMA Configuration
-//
-//-----------------------------------------------------
-#define REG_RQPN					0x0200
-#define REG_FIFOPAGE				0x0204
-#define REG_TDECTRL					0x0208
-#define REG_TXDMA_OFFSET_CHK		0x020C
-#define REG_TXDMA_STATUS			0x0210
-#define REG_RQPN_NPQ				0x0214
-
-//-----------------------------------------------------
-//
-//	0x0280h ~ 0x02FFh	RXDMA Configuration
-//
-//-----------------------------------------------------
-#define REG_RXDMA_AGG_PG_TH		0x0280
-#define REG_RXPKT_NUM				0x0284
-#define REG_RXDMA_STATUS			0x0288
-
-
-//-----------------------------------------------------
-//
-//	0x0300h ~ 0x03FFh	PCIe
-//
-//-----------------------------------------------------
-#define	REG_PCIE_CTRL_REG			0x0300
-#define	REG_INT_MIG				0x0304	// Interrupt Migration
-#define	REG_BCNQ_DESA				0x0308	// TX Beacon Descriptor Address
-#define	REG_HQ_DESA				0x0310	// TX High Queue Descriptor Address
-#define	REG_MGQ_DESA				0x0318	// TX Manage Queue Descriptor Address
-#define	REG_VOQ_DESA				0x0320	// TX VO Queue Descriptor Address
-#define	REG_VIQ_DESA				0x0328	// TX VI Queue Descriptor Address
-#define	REG_BEQ_DESA				0x0330	// TX BE Queue Descriptor Address
-#define	REG_BKQ_DESA				0x0338	// TX BK Queue Descriptor Address
-#define	REG_RX_DESA				0x0340	// RX Queue	Descriptor Address
-#define	REG_DBI					0x0348	// Backdoor REG for Access Configuration
-#define	REG_MDIO					0x0354	// MDIO for Access PCIE PHY
-#define	REG_DBG_SEL				0x0360	// Debug Selection Register
-#define	REG_PCIE_HRPWM			0x0361	//PCIe RPWM
-#define	REG_PCIE_HCPWM			0x0363	//PCIe CPWM
-#define	REG_UART_CTRL				0x0364	// UART	Control
-#define	REG_UART_TX_DESA			0x0370	// UART TX Descriptor Address
-#define	REG_UART_RX_DESA			0x0378	// UART Rx Descriptor Address
-
-
-// spec version 11
-//-----------------------------------------------------
-//
-//	0x0400h ~ 0x047Fh	Protocol Configuration
-//
-//-----------------------------------------------------
-#define REG_VOQ_INFORMATION			0x0400
-#define REG_VIQ_INFORMATION			0x0404
-#define REG_BEQ_INFORMATION			0x0408
-#define REG_BKQ_INFORMATION			0x040C
-#define REG_MGQ_INFORMATION			0x0410
-#define REG_HGQ_INFORMATION			0x0414
-#define REG_BCNQ_INFORMATION			0x0418
-
-
-#define REG_CPU_MGQ_INFORMATION		0x041C
-#define REG_FWHW_TXQ_CTRL				0x0420
-#define REG_HWSEQ_CTRL					0x0423
-#define REG_TXPKTBUF_BCNQ_BDNY		0x0424
-#define REG_TXPKTBUF_MGQ_BDNY		0x0425
-#define REG_LIFETIME_EN				0x0426
-#define REG_MULTI_BCNQ_OFFSET			0x0427
-#define REG_SPEC_SIFS					0x0428
-#define REG_RL							0x042A
-#define REG_DARFRC						0x0430
-#define REG_RARFRC						0x0438
-#define REG_RRSR						0x0440
-#define REG_ARFR0						0x0444
-#define REG_ARFR1						0x0448
-#define REG_ARFR2						0x044C
-#define REG_ARFR3						0x0450
-#define REG_AGGLEN_LMT					0x0458
-#define REG_AMPDU_MIN_SPACE			0x045C
-#define REG_TXPKTBUF_WMAC_LBK_BF_HD	0x045D
-#define REG_FAST_EDCA_CTRL				0x0460
-#define REG_RD_RESP_PKT_TH				0x0463
-#define REG_INIRTS_RATE_SEL			0x0480
-#define REG_INIDATA_RATE_SEL			0x0484
-
-//#define REG_FW_TSF_SYNC_CNT				0x04A0
-#define REG_FW_RESET_TSF_CNT_1				0x05FC
-#define REG_FW_RESET_TSF_CNT_0				0x05FD
-#define REG_FW_BCN_DIS_CNT				0x05FE
-
-#define REG_POWER_STATUS				0x04A4
-#define REG_POWER_STAGE1				0x04B4
-#define REG_POWER_STAGE2				0x04B8
-#define REG_PKT_VO_VI_LIFE_TIME		0x04C0
-#define REG_PKT_BE_BK_LIFE_TIME		0x04C2
-#define REG_STBC_SETTING				0x04C4
-#define REG_PROT_MODE_CTRL			0x04C8
-#define REG_MAX_AGGR_NUM				0x04CA
-#define REG_RTS_MAX_AGGR_NUM			0x04CB
-#define REG_BAR_MODE_CTRL				0x04CC
-#define REG_RA_TRY_RATE_AGG_LMT		0x04CF
-#define REG_NQOS_SEQ					0x04DC
-#define REG_QOS_SEQ					0x04DE
-#define REG_NEED_CPU_HANDLE			0x04E0
-#define REG_PKT_LOSE_RPT				0x04E1
-#define REG_PTCL_ERR_STATUS			0x04E2
-#define REG_DUMMY						0x04FC
-
-
-
-//-----------------------------------------------------
-//
-//	0x0500h ~ 0x05FFh	EDCA Configuration
-//
-//-----------------------------------------------------
-#define REG_EDCA_VO_PARAM			0x0500
-#define REG_EDCA_VI_PARAM			0x0504
-#define REG_EDCA_BE_PARAM			0x0508
-#define REG_EDCA_BK_PARAM			0x050C
-#define REG_BCNTCFG					0x0510
-#define REG_PIFS						0x0512
-#define REG_RDG_PIFS				0x0513
-#define REG_SIFS_CCK				0x0514
-#define REG_SIFS_OFDM				0x0516
-#define REG_SIFS_CTX				0x0514
-#define REG_SIFS_TRX				0x0516
-#define REG_TSFTR_SYN_OFFSET		0x0518
-#define REG_AGGR_BREAK_TIME		0x051A
-#define REG_SLOT					0x051B
-#define REG_TX_PTCL_CTRL			0x0520
-#define REG_TXPAUSE					0x0522
-#define REG_DIS_TXREQ_CLR			0x0523
-#define REG_RD_CTRL					0x0524
-#define REG_TBTT_PROHIBIT			0x0540
-#define REG_RD_NAV_NXT				0x0544
-#define REG_NAV_PROT_LEN			0x0546
-#define REG_BCN_CTRL				0x0550
-#define REG_BCN_CTRL_1				0x0551
-#define REG_MBID_NUM				0x0552
-#define REG_DUAL_TSF_RST			0x0553
-#define REG_BCN_INTERVAL			0x0554	// The same as REG_MBSSID_BCN_SPACE
-#define REG_MBSSID_BCN_SPACE		0x0554
-#define REG_DRVERLYINT				0x0558
-#define REG_BCNDMATIM				0x0559
-#define REG_ATIMWND				0x055A
-#define REG_BCN_MAX_ERR			0x055D
-#define REG_RXTSF_OFFSET_CCK		0x055E
-#define REG_RXTSF_OFFSET_OFDM		0x055F
-#define REG_TSFTR					0x0560
-#define REG_TSFTR1					0x0568
-#define REG_INIT_TSFTR				0x0564
-#define REG_ATIMWND_1				0x0570
-#define REG_PSTIMER					0x0580
-#define REG_TIMER0					0x0584
-#define REG_TIMER1					0x0588
-#define REG_ACMHWCTRL				0x05C0
-#define REG_ACMRSTCTRL				0x05C1
-#define REG_ACMAVG					0x05C2
-#define REG_VO_ADMTIME				0x05C4
-#define REG_VI_ADMTIME				0x05C6
-#define REG_BE_ADMTIME				0x05C8
-#define REG_EDCA_RANDOM_GEN		0x05CC
-#define REG_SCH_TXCMD				0x05D0
-
-
-//-----------------------------------------------------
-//
-//	0x0600h ~ 0x07FFh	WMAC Configuration
-//
-//-----------------------------------------------------
-#define REG_APSD_CTRL				0x0600
-#define REG_BWOPMODE				0x0603
-#define REG_TCR						0x0604
-#define REG_RCR						0x0608
-#define REG_RX_PKT_LIMIT			0x060C
-#define REG_RX_DLK_TIME			0x060D
-#define REG_RX_DRVINFO_SZ			0x060F
-
-#define REG_MACID					0x0610
-#define REG_BSSID					0x0618
-#define REG_MAR						0x0620
-#define REG_MBIDCAMCFG				0x0628
-
-#define REG_USTIME_EDCA			0x0638
-#define REG_MAC_SPEC_SIFS			0x063A
-
-// 20100719 Joseph: Hardware register definition change. (HW datasheet v54)
-#define REG_R2T_SIFS				0x063C	// [15:8]SIFS_R2T_OFDM, [7:0]SIFS_R2T_CCK
-#define REG_T2T_SIFS				0x063E	// [15:8]SIFS_T2T_OFDM, [7:0]SIFS_T2T_CCK
-#define REG_ACKTO					0x0640
-#define REG_CTS2TO					0x0641
-#define REG_EIFS						0x0642
-
-//WMA, BA, CCX
-#define REG_NAV_CTRL				0x0650
-#define REG_BACAMCMD				0x0654
-#define REG_BACAMCONTENT			0x0658
-#define REG_LBDLY					0x0660
-#define REG_FWDLY					0x0661
-#define REG_RXERR_RPT				0x0664
-#define REG_WMAC_TRXPTCL_CTL		0x0668
-
-
-// Security
-#define REG_CAMCMD					0x0670
-#define REG_CAMWRITE				0x0674
-#define REG_CAMREAD				0x0678
-#define REG_CAMDBG					0x067C
-#define REG_SECCFG					0x0680
-
-// Power
-#define REG_WOW_CTRL				0x0690
-#define REG_PSSTATUS				0x0691
-#define REG_PS_RX_INFO				0x0692
-#define REG_LPNAV_CTRL				0x0694
-#define REG_WKFMCAM_CMD			0x0698
-#define REG_WKFMCAM_RWD			0x069C
-#define REG_RXFLTMAP0				0x06A0
-#define REG_RXFLTMAP1				0x06A2
-#define REG_RXFLTMAP2				0x06A4
-#define REG_BCN_PSR_RPT			0x06A8
-#define REG_CALB32K_CTRL			0x06AC
-#define REG_PKT_MON_CTRL			0x06B4
-#define REG_BT_COEX_TABLE			0x06C0
-#define REG_WMAC_RESP_TXINFO		0x06D8
-
-#define REG_MACID1					0x0700
-#define REG_BSSID1					0x0708
-
-
-//-----------------------------------------------------
-//
-//	0xFE00h ~ 0xFE55h	USB Configuration
-//
-//-----------------------------------------------------
-#define REG_USB_INFO				0xFE17
-#define REG_USB_SPECIAL_OPTION	0xFE55
-#define REG_USB_DMA_AGG_TO		0xFE5B
-#define REG_USB_AGG_TO				0xFE5C
-#define REG_USB_AGG_TH				0xFE5D
-
-// For test chip
-#define REG_TEST_USB_TXQS			0xFE48
-#define REG_TEST_SIE_VID			0xFE60		// 0xFE60~0xFE61
-#define REG_TEST_SIE_PID			0xFE62		// 0xFE62~0xFE63
-#define REG_TEST_SIE_OPTIONAL		0xFE64
-#define REG_TEST_SIE_CHIRP_K		0xFE65
-#define REG_TEST_SIE_PHY			0xFE66		// 0xFE66~0xFE6B
-#define REG_TEST_SIE_MAC_ADDR		0xFE70		// 0xFE70~0xFE75
-#define REG_TEST_SIE_STRING		0xFE80		// 0xFE80~0xFEB9
-
-
-// For normal chip
-#define REG_NORMAL_SIE_VID			0xFE60		// 0xFE60~0xFE61
-#define REG_NORMAL_SIE_PID			0xFE62		// 0xFE62~0xFE63
-#define REG_NORMAL_SIE_OPTIONAL	0xFE64
-#define REG_NORMAL_SIE_EP			0xFE65		// 0xFE65~0xFE67
-#define REG_NORMAL_SIE_PHY		0xFE68		// 0xFE68~0xFE6B
-#define REG_NORMAL_SIE_OPTIONAL2	0xFE6C
-#define REG_NORMAL_SIE_GPS_EP		0xFE6D		// 0xFE6D, for RTL8723 only.
-#define REG_NORMAL_SIE_MAC_ADDR	0xFE70		// 0xFE70~0xFE75
-#define REG_NORMAL_SIE_STRING		0xFE80		// 0xFE80~0xFEDF
-
-
-//-----------------------------------------------------
-//
-//	Redifine 8192C register definition for compatibility
-//
-//-----------------------------------------------------
-
-// TODO: use these definition when using REG_xxx naming rule.
-// NOTE: DO NOT Remove these definition. Use later.
-
-#define	SYS_ISO_CTRL				REG_SYS_ISO_CTRL	// System Isolation Interface Control.
-#define	SYS_FUNC_EN				REG_SYS_FUNC_EN		// System Function Enable.
-#define	SYS_CLK						REG_SYS_CLKR
-#define	CR9346						REG_9346CR			// 93C46/93C56 Command Register.
-#define	EFUSE_CTRL					REG_EFUSE_CTRL		// E-Fuse Control.
-#define	EFUSE_TEST					REG_EFUSE_TEST		// E-Fuse Test.
-#define	MSR							(REG_CR + 2)		// Media Status register
-#define	ISR							REG_HISR
-#define	TSFR						REG_TSFTR			// Timing Sync Function Timer Register.
-
-#define	MACIDR0					REG_MACID			// MAC ID Register, Offset 0x0050-0x0053
-#define	MACIDR4					(REG_MACID + 4)		// MAC ID Register, Offset 0x0054-0x0055
-
-#define	PBP							REG_PBP
-
-// Redifine MACID register, to compatible prior ICs.
-#define	IDR0						MACIDR0
-#define	IDR4						MACIDR4
-
-
-//
-// 9. Security Control Registers	(Offset: )
-//
-#define	RWCAM						REG_CAMCMD		//IN 8190 Data Sheet is called CAMcmd
-#define	WCAMI						REG_CAMWRITE	// Software write CAM input content
-#define	RCAMO						REG_CAMREAD		// Software read/write CAM config
-#define	CAMDBG						REG_CAMDBG
-#define	SECR						REG_SECCFG		//Security Configuration Register
-
-// Unused register
-#define	UnusedRegister				0x1BF
-#define	DCAM						UnusedRegister
-#define	PSR							UnusedRegister
-#define	BBAddr						UnusedRegister
-#define	PhyDataR					UnusedRegister
-
-#define	InvalidBBRFValue			0x12345678
-
-// Min Spacing related settings.
-#define	MAX_MSS_DENSITY_2T			0x13
-#define	MAX_MSS_DENSITY_1T			0x0A
-
-//----------------------------------------------------------------------------
-//       8192C Cmd9346CR bits					(Offset 0xA, 16bit)
-//----------------------------------------------------------------------------
-#define	CmdEEPROM_En				BIT5	 // EEPROM enable when set 1
-#define	CmdEERPOMSEL				BIT4	// System EEPROM select, 0: boot from E-FUSE, 1: The EEPROM used is 9346
-#define	Cmd9346CR_9356SEL			BIT4
-#define	AutoLoadEEPROM			(CmdEEPROM_En|CmdEERPOMSEL)
-#define	AutoLoadEFUSE				CmdEEPROM_En
-
-//----------------------------------------------------------------------------
-//       8192C GPIO MUX Configuration Register (offset 0x40, 4 byte)
-//----------------------------------------------------------------------------
-#define	GPIOSEL_GPIO				0
-#define	GPIOSEL_ENBT				BIT5
-
-//----------------------------------------------------------------------------
-//       8192C GPIO PIN Control Register (offset 0x44, 4 byte)
-//----------------------------------------------------------------------------
-#define	GPIO_IN						REG_GPIO_PIN_CTRL		// GPIO pins input value
-#define	GPIO_OUT					(REG_GPIO_PIN_CTRL+1)	// GPIO pins output value
-#define	GPIO_IO_SEL				(REG_GPIO_PIN_CTRL+2)	// GPIO pins output enable when a bit is set to "1"; otherwise, input is configured.
-#define	GPIO_MOD					(REG_GPIO_PIN_CTRL+3)
-
-//----------------------------------------------------------------------------
-//       8192C (MSR) Media Status Register	(Offset 0x4C, 8 bits)
-//----------------------------------------------------------------------------
-/*
-Network Type
-00: No link
-01: Link in ad hoc network
-10: Link in infrastructure network
-11: AP mode
-Default: 00b.
-*/
-#define	MSR_NOLINK					0x00
-#define	MSR_ADHOC					0x01
-#define	MSR_INFRA					0x02
-#define	MSR_AP						0x03
-
-//
-// 6. Adaptive Control Registers  (Offset: 0x0160 - 0x01CF)
-//
-//----------------------------------------------------------------------------
-//       8192C Response Rate Set Register	(offset 0x181, 24bits)
-//----------------------------------------------------------------------------
-#define	RRSR_RSC_OFFSET			21
-#define	RRSR_SHORT_OFFSET			23
-#define	RRSR_RSC_BW_40M			0x600000
-#define	RRSR_RSC_UPSUBCHNL		0x400000
-#define	RRSR_RSC_LOWSUBCHNL		0x200000
-#define	RRSR_SHORT					0x800000
-#define	RRSR_1M					BIT0
-#define	RRSR_2M					BIT1
-#define	RRSR_5_5M					BIT2
-#define	RRSR_11M					BIT3
-#define	RRSR_6M					BIT4
-#define	RRSR_9M					BIT5
-#define	RRSR_12M					BIT6
-#define	RRSR_18M					BIT7
-#define	RRSR_24M					BIT8
-#define	RRSR_36M					BIT9
-#define	RRSR_48M					BIT10
-#define	RRSR_54M					BIT11
-#define	RRSR_MCS0					BIT12
-#define	RRSR_MCS1					BIT13
-#define	RRSR_MCS2					BIT14
-#define	RRSR_MCS3					BIT15
-#define	RRSR_MCS4					BIT16
-#define	RRSR_MCS5					BIT17
-#define	RRSR_MCS6					BIT18
-#define	RRSR_MCS7					BIT19
-#define	BRSR_AckShortPmb			BIT23
-// CCK ACK: use Short Preamble or not
-
-
-//----------------------------------------------------------------------------
-//       8192C Rate Definition
-//----------------------------------------------------------------------------
-//CCK
-#define	RATR_1M					0x00000001
-#define	RATR_2M					0x00000002
-#define	RATR_55M					0x00000004
-#define	RATR_11M					0x00000008
-//OFDM
-#define	RATR_6M					0x00000010
-#define	RATR_9M					0x00000020
-#define	RATR_12M					0x00000040
-#define	RATR_18M					0x00000080
-#define	RATR_24M					0x00000100
-#define	RATR_36M					0x00000200
-#define	RATR_48M					0x00000400
-#define	RATR_54M					0x00000800
-//MCS 1 Spatial Stream
-#define	RATR_MCS0					0x00001000
-#define	RATR_MCS1					0x00002000
-#define	RATR_MCS2					0x00004000
-#define	RATR_MCS3					0x00008000
-#define	RATR_MCS4					0x00010000
-#define	RATR_MCS5					0x00020000
-#define	RATR_MCS6					0x00040000
-#define	RATR_MCS7					0x00080000
-//MCS 2 Spatial Stream
-#define	RATR_MCS8					0x00100000
-#define	RATR_MCS9					0x00200000
-#define	RATR_MCS10					0x00400000
-#define	RATR_MCS11					0x00800000
-#define	RATR_MCS12					0x01000000
-#define	RATR_MCS13					0x02000000
-#define	RATR_MCS14					0x04000000
-#define	RATR_MCS15					0x08000000
-
-//----------------------------------------------------------------------------
-//       8192C BW_OPMODE bits					(Offset 0x203, 8bit)
-//----------------------------------------------------------------------------
-#define	BW_OPMODE_20MHZ			BIT2
-#define	BW_OPMODE_5G				BIT1
-#define	BW_OPMODE_11J				BIT0
-
-
-//----------------------------------------------------------------------------
-//       8192C CAM Config Setting (offset 0x250, 1 byte)
-//----------------------------------------------------------------------------
-#define	CAM_VALID					BIT15
-#define	CAM_NOTVALID				0x0000
-#define	CAM_USEDK					BIT5
-
-#define	CAM_CONTENT_COUNT		8
-
-#define	CAM_NONE					0x0
-#define	CAM_WEP40					0x01
-#define	CAM_TKIP					0x02
-#define	CAM_AES					0x04
-#define	CAM_WEP104				0x05
-
-#define	TOTAL_CAM_ENTRY			32
-#define	HALF_CAM_ENTRY			16
-
-#define	CAM_CONFIG_USEDK			_TRUE
-#define	CAM_CONFIG_NO_USEDK		_FALSE
-
-#define	CAM_WRITE					BIT16
-#define	CAM_READ					0x00000000
-#define	CAM_POLLINIG				BIT31
-
-#define	SCR_UseDK					0x01
-#define	SCR_TxSecEnable			0x02
-#define	SCR_RxSecEnable			0x04
-
-
-//
-// 12. Host Interrupt Status Registers	 (Offset: 0x0300 - 0x030F)
-//
-//----------------------------------------------------------------------------
-//       8190 IMR/ISR bits						(offset 0xfd,  8bits)
-//----------------------------------------------------------------------------
-#define	IMR8190_DISABLED				0x0
-// IMR DW0 Bit 0-31
-#define	IMR_BCNDMAINT6				BIT31		// Beacon DMA Interrupt 6
-#define	IMR_BCNDMAINT5				BIT30		// Beacon DMA Interrupt 5
-#define	IMR_BCNDMAINT4				BIT29		// Beacon DMA Interrupt 4
-#define	IMR_BCNDMAINT3				BIT28		// Beacon DMA Interrupt 3
-#define	IMR_BCNDMAINT2				BIT27		// Beacon DMA Interrupt 2
-#define	IMR_BCNDMAINT1				BIT26		// Beacon DMA Interrupt 1
-#define	IMR_BCNDOK8					BIT25		// Beacon Queue DMA OK Interrup 8
-#define	IMR_BCNDOK7					BIT24		// Beacon Queue DMA OK Interrup 7
-#define	IMR_BCNDOK6					BIT23		// Beacon Queue DMA OK Interrup 6
-#define	IMR_BCNDOK5					BIT22		// Beacon Queue DMA OK Interrup 5
-#define	IMR_BCNDOK4					BIT21		// Beacon Queue DMA OK Interrup 4
-#define	IMR_BCNDOK3					BIT20		// Beacon Queue DMA OK Interrup 3
-#define	IMR_BCNDOK2					BIT19		// Beacon Queue DMA OK Interrup 2
-#define	IMR_BCNDOK1					BIT18		// Beacon Queue DMA OK Interrup 1
-#define	IMR_TIMEOUT2					BIT17		// Timeout interrupt 2
-#define	IMR_TIMEOUT1					BIT16		// Timeout interrupt 1
-#define	IMR_TXFOVW					BIT15		// Transmit FIFO Overflow
-#define	IMR_PSTIMEOUT					BIT14		// Power save time out interrupt
-#define	IMR_BcnInt						BIT13		// Beacon DMA Interrupt 0
-#define	IMR_RXFOVW					BIT12		// Receive FIFO Overflow
-#define	IMR_RDU						BIT11		// Receive Descriptor Unavailable
-#define	IMR_ATIMEND					BIT10		// For 92C,ATIM Window End Interrupt
-#define	IMR_BDOK						BIT9		// Beacon Queue DMA OK Interrup
-#define	IMR_HIGHDOK					BIT8		// High Queue DMA OK Interrupt
-#define	IMR_TBDOK						BIT7		// Transmit Beacon OK interrup
-#define	IMR_MGNTDOK					BIT6		// Management Queue DMA OK Interrupt
-#define	IMR_TBDER						BIT5		// For 92C,Transmit Beacon Error Interrupt
-#define	IMR_BKDOK						BIT4		// AC_BK DMA OK Interrupt
-#define	IMR_BEDOK						BIT3		// AC_BE DMA OK Interrupt
-#define	IMR_VIDOK						BIT2		// AC_VI DMA OK Interrupt
-#define	IMR_VODOK						BIT1		// AC_VO DMA Interrupt
-#define	IMR_ROK						BIT0		// Receive DMA OK Interrupt
-
-#define	IMR_RX_MASK		(IMR_ROK|IMR_RDU|IMR_RXFOVW)
-#define	IMR_TX_MASK		(IMR_VODOK|IMR_VIDOK|IMR_BEDOK|IMR_BKDOK|IMR_MGNTDOK|IMR_HIGHDOK|IMR_BDOK)
-
-// 13. Host Interrupt Status Extension Register	 (Offset: 0x012C-012Eh)
-#define	IMR_BcnInt_E				BIT12
-#define	IMR_TXERR				BIT11
-#define	IMR_RXERR				BIT10
-#define	IMR_C2HCMD			BIT9
-#define	IMR_CPWM				BIT8
-//RSVD [2-7]
-#define	IMR_OCPINT				BIT1
-#define	IMR_WLANOFF			BIT0
-
-
-
-//----------------------------------------------------------------------------
-// 8192C EFUSE
-//----------------------------------------------------------------------------
-#define	HWSET_MAX_SIZE				128
-
-
-//----------------------------------------------------------------------------
-//       8192C EEPROM/EFUSE share register definition.
-//----------------------------------------------------------------------------
-
-//
-// Default Value for EEPROM or EFUSE!!!
-//
-#define EEPROM_Default_TSSI					0x0
-#define EEPROM_Default_TxPowerDiff			0x0
-#define EEPROM_Default_CrystalCap			0x5
-#define EEPROM_Default_BoardType			0x02 // Default: 2X2, RTL8192CE(QFPN68)
-#define EEPROM_Default_TxPower				0x1010
-#define EEPROM_Default_HT2T_TxPwr			0x10
-
-#define EEPROM_Default_LegacyHTTxPowerDiff	0x3
-#define EEPROM_Default_ThermalMeter			0x12
-
-#define EEPROM_Default_AntTxPowerDiff		0x0
-#define EEPROM_Default_TxPwDiff_CrystalCap	0x5
-#define EEPROM_Default_TxPowerLevel		0x22
-#define EEPROM_Default_HT40_2SDiff			0x0
-#define EEPROM_Default_HT20_Diff			2	// HT20<->40 default Tx Power Index Difference
-#define EEPROM_Default_LegacyHTTxPowerDiff	0x3
-#define EEPROM_Default_HT40_PwrMaxOffset	0
-#define EEPROM_Default_HT20_PwrMaxOffset	0
-
-// For debug
-#define EEPROM_Default_PID					0x1234
-#define EEPROM_Default_VID					0x5678
-#define EEPROM_Default_CustomerID			0xAB
-#define EEPROM_Default_SubCustomerID		0xCD
-#define EEPROM_Default_Version				0
-
-#define EEPROM_CHANNEL_PLAN_FCC				0x0
-#define EEPROM_CHANNEL_PLAN_IC				0x1
-#define EEPROM_CHANNEL_PLAN_ETSI				0x2
-#define EEPROM_CHANNEL_PLAN_SPAIN			0x3
-#define EEPROM_CHANNEL_PLAN_FRANCE			0x4
-#define EEPROM_CHANNEL_PLAN_MKK				0x5
-#define EEPROM_CHANNEL_PLAN_MKK1				0x6
-#define EEPROM_CHANNEL_PLAN_ISRAEL			0x7
-#define EEPROM_CHANNEL_PLAN_TELEC			0x8
-#define EEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN	0x9
-#define EEPROM_CHANNEL_PLAN_WORLD_WIDE_13	0xA
-#define EEPROM_CHANNEL_PLAN_NCC				0xB
-#define EEPROM_USB_OPTIONAL1					0xE
-#define EEPROM_CHANNEL_PLAN_BY_HW_MASK		0x80
-
-
-#define EEPROM_CID_DEFAULT				0x0
-#define EEPROM_CID_TOSHIBA					0x4
-#define EEPROM_CID_CCX						0x10 // CCX test. By Bruce, 2009-02-25.
-#define EEPROM_CID_QMI						0x0D
-#define EEPROM_CID_WHQL						0xFE // added by chiyoko for dtm, 20090108
-
-
-#define	RTL_EEPROM_ID						0x8129
-
-
-#ifdef CONFIG_PCI_HCI
-#define RT_IBSS_INT_MASKS				(IMR_BcnInt | IMR_TBDOK | IMR_TBDER)
-#define RT_AC_INT_MASKS				(IMR_VIDOK | IMR_VODOK | IMR_BEDOK|IMR_BKDOK)
-#define RT_BSS_INT_MASKS				(RT_IBSS_INT_MASKS)
-
-//
-// Interface type.
-//
-typedef	enum _INTERFACE_SELECT_8192CPCIe{
-	INTF_SEL0_SOLO_MINICARD			= 0,		// WiFi solo-mCard
-	INTF_SEL1_BT_COMBO_MINICARD		= 1,		// WiFi+BT combo-mCard
-	INTF_SEL2_PCIe					= 2,		// PCIe Card
-} INTERFACE_SELECT_8192CPCIe, *PINTERFACE_SELECT_8192CPCIe;
-
-#define RTL8190_EEPROM_ID					0x8129	// 0-1
-#define EEPROM_HPON						0x02 // LDO settings.2-5
-#define EEPROM_CLK							0x06 // Clock settings.6-7
-#define EEPROM_TESTR						0x08 // SE Test mode.8
-
-#define EEPROM_VID							0x0A // SE Vendor ID.A-B
-#define EEPROM_DID							0x0C // SE Device ID. C-D
-#define EEPROM_SVID							0x0E // SE Vendor ID.E-F
-#define EEPROM_SMID						0x10 // SE PCI Subsystem ID. 10-11
-
-#define EEPROM_MAC_ADDR					0x16 // SEMAC Address. 12-17
-
-//----------------------------------------------------------------
-// Ziv - Let PCIe and USB use the same define. Modify address mapping later.
-#define EEPROM_CCK_TX_PWR_INX					0x5A
-#define EEPROM_HT40_1S_TX_PWR_INX			0x60
-#define EEPROM_HT40_2S_TX_PWR_INX_DIFF		0x66
-#define EEPROM_HT20_TX_PWR_INX_DIFF			0x69
-#define EEPROM_OFDM_TX_PWR_INX_DIFF			0x6C
-#define EEPROM_HT40_MAX_PWR_OFFSET			0x6F
-#define EEPROM_HT20_MAX_PWR_OFFSET			0x72
-
-#define EEPROM_CHANNEL_PLAN				0x75
-#define EEPROM_TSSI_A						0x76
-#define EEPROM_TSSI_B						0x77
-#define EEPROM_THERMAL_METER				0x78
-#define EEPROM_RF_OPT1						0x79
-#define EEPROM_RF_OPT2						0x7A
-#define EEPROM_RF_OPT3						0x7B
-#define EEPROM_RF_OPT4						0x7C
-#define EEPROM_VERSION						0x7E
-#define EEPROM_CUSTOMER_ID				0x7F
-
-#define EEPROM_NORMAL_BoardType			EEPROM_RF_OPT1	//[7:5]
-
-#endif
-
-#ifdef CONFIG_USB_HCI
-
-//should be renamed and moved to another file
-typedef	enum _BOARD_TYPE_8192CUSB{
-	BOARD_USB_DONGLE			= 0,		// USB dongle
-	BOARD_USB_High_PA		= 1,		// USB dongle with high power PA
-	BOARD_MINICARD			= 2,		// Minicard
-	BOARD_USB_SOLO			= 3,		// USB solo-Slim module
-	BOARD_USB_COMBO			= 4,		// USB Combo-Slim module
-} BOARD_TYPE_8192CUSB, *PBOARD_TYPE_8192CUSB;
-
-#define	SUPPORT_HW_RADIO_DETECT(pHalData)	(pHalData->BoardType == BOARD_MINICARD||\
-													pHalData->BoardType == BOARD_USB_SOLO||\
-													pHalData->BoardType == BOARD_USB_COMBO)
-
-//---------------------------------------------------------------
-// EEPROM address for Test chip
-//---------------------------------------------------------------
-#define EEPROM_TEST_USB_OPT						0x0E
-#define EEPROM_TEST_CHIRP_K						0x0F
-#define EEPROM_TEST_EP_SETTING					0x0E
-#define EEPROM_TEST_USB_PHY						0x10
-
-
-//---------------------------------------------------------------
-// EEPROM address for Normal chip
-//---------------------------------------------------------------
-#define EEPROM_NORMAL_USB_OPT					0x0E
-#define EEPROM_NORMAL_CHIRP_K						0x0E	// Changed
-#define EEPROM_NORMAL_EP_SETTING					0x0F	// Changed
-#define EEPROM_NORMAL_USB_PHY					0x12	// Changed
-
-
-// Test chip and normal chip common define
-//---------------------------------------------------------------
-// EEPROM address for both
-//---------------------------------------------------------------
-#define EEPROM_ID0								0x00
-#define EEPROM_ID1								0x01
-#define EEPROM_RTK_RSV1						0x02
-#define EEPROM_RTK_RSV2						0x03
-#define EEPROM_RTK_RSV3						0x04
-#define EEPROM_RTK_RSV4						0x05
-#define EEPROM_RTK_RSV5						0x06
-#define EEPROM_DBG_SEL							0x07
-#define EEPROM_RTK_RSV6						0x08
-#define EEPROM_VID								0x0A
-#define EEPROM_PID								0x0C
-
-#define EEPROM_MAC_ADDR						0x16
-#define EEPROM_STRING							0x1C
-#define EEPROM_SUBCUSTOMER_ID					0x59
-#define EEPROM_CCK_TX_PWR_INX					0x5A
-#define EEPROM_HT40_1S_TX_PWR_INX			0x60
-#define EEPROM_HT40_2S_TX_PWR_INX_DIFF		0x66
-#define EEPROM_HT20_TX_PWR_INX_DIFF			0x69
-#define EEPROM_OFDM_TX_PWR_INX_DIFF			0x6C
-#define EEPROM_HT40_MAX_PWR_OFFSET			0x6F
-#define EEPROM_HT20_MAX_PWR_OFFSET			0x72
-
-#define EEPROM_CHANNEL_PLAN					0x75
-#define EEPROM_TSSI_A							0x76
-#define EEPROM_TSSI_B							0x77
-#define EEPROM_THERMAL_METER					0x78
-#define EEPROM_RF_OPT1							0x79
-#define EEPROM_RF_OPT2							0x7A
-#define EEPROM_RF_OPT3							0x7B
-#define EEPROM_RF_OPT4							0x7C
-#define EEPROM_VERSION							0x7E
-#define EEPROM_CUSTOMER_ID					0x7F
-
-#define EEPROM_BoardType						0x54 //0x0: RTL8188SU, 0x1: RTL8191SU, 0x2: RTL8192SU, 0x3: RTL8191GU
-#define EEPROM_TxPwIndex						0x5C //0x5C-0x76, Tx Power index.
-#define EEPROM_PwDiff							0x67 // Difference of gain index between legacy and high throughput OFDM.
-
-#define EEPROM_TxPowerCCK						0x5A // CCK Tx Power
-
-// 2009/02/09 Cosa Add for SD3 requirement
-#define EEPROM_TX_PWR_HT20_DIFF				0x6e// HT20 Tx Power Index Difference
-#define DEFAULT_HT20_TXPWR_DIFF				2	// HT20<->40 default Tx Power Index Difference
-#define EEPROM_TX_PWR_OFDM_DIFF				0x71// OFDM Tx Power Index Difference
-
-#define EEPROM_TxPWRGroup						0x73// Power diff for channel group
-#define EEPROM_Regulatory						0x79// Check if power safety is need
-
-#define EEPROM_BLUETOOTH_COEXIST				0x7E // 92cu, 0x7E[4]
-#define EEPROM_NORMAL_BoardType				EEPROM_RF_OPT1	//[7:5]
-#define BOARD_TYPE_NORMAL_MASK				0xE0
-#define BOARD_TYPE_TEST_MASK					0x0F
-#define EEPROM_EASY_REPLACEMENT				0x50//BIT0 1 for build-in module, 0 for external dongle
-//-------------------------------------------------------------
-//	EEPROM content definitions
-//-------------------------------------------------------------
-#define OS_LINK_SPEED							BIT(5)
-
-#define BOARD_TYPE_MASK						0xF
-
-#define BT_COEXISTENCE							BIT(4)
-#define BT_CO_SHIFT								4
-
-#define EP_NUMBER_MASK							0x30	//bit 4:5 0Eh
-#define EP_NUMBER_SHIFT						4
-
-
-#define USB_PHY_PARA_SIZE						5
-
-
-//-------------------------------------------------------------
-//	EEPROM default value definitions
-//-------------------------------------------------------------
-// Use 0xABCD instead of 0x8192 for debug
-#define EEPROM_DEF_ID_0						0xCD	// Byte 0x00
-#define EEPROM_DEF_ID_1						0xAB	// Byte 0x01
-
-#define EEPROM_DEF_RTK_RSV_A3					0x74	// Byte 0x03
-#define EEPROM_DEF_RTK_RSV_A4					0x6D	// Byte 0x04
-#define EEPROM_DEF_RTK_RSV_A8					0xFF	// Byte 0x08
-
-#define EEPROM_DEF_VID_0						0x0A	// Byte 0x0A
-#define EEPROM_DEF_VID_1						0x0B
-
-#define EEPROM_DEF_PID_0						0x92	// Byte 0x0C
-#define EEPROM_DEF_PID_1						0x81
-
-
-#define EEPROM_TEST_DEF_USB_OPT				0x80	// Byte 0x0E
-#define EEPROM_NORMAL_DEF_USB_OPT			0x00	// Byte 0x0E
-
-#define EEPROM_DEF_CHIRPK						0x15	// Byte 0x0F
-
-#define EEPROM_DEF_USB_PHY_0					0x85	// Byte 0x10
-#define EEPROM_DEF_USB_PHY_1					0x62	// Byte 0x11
-#define EEPROM_DEF_USB_PHY_2					0x9E	// Byte 0x12
-#define EEPROM_DEF_USB_PHY_3					0x06	// Byte 0x13
-
-#define EEPROM_DEF_TSSI_A						0x09	// Byte 0x78
-#define EEPROM_DEF_TSSI_B						0x09	// Byte 0x79
-
-
-#define EEPROM_DEF_THERMAL_METER				0x12	// Byte 0x7A
-
-#define RF_OPTION1					0x79// Check if power safety spec is need
-#define RF_OPTION2					0x7A
-#define RF_OPTION3					0x7B
-#define RF_OPTION4					0x7C
-
-
-#define	EEPROM_USB_SN							BIT(0)
-#define	EEPROM_USB_REMOTE_WAKEUP			BIT(1)
-#define	EEPROM_USB_DEVICE_PWR				BIT(2)
-#define	EEPROM_EP_NUMBER						(BIT(3)|BIT(4))
-
-#if 0
-#define	EEPROM_CHANNEL_PLAN_FCC					0x0
-#define	EEPROM_CHANNEL_PLAN_IC					0x1
-#define	EEPROM_CHANNEL_PLAN_ETSI				0x2
-#define	EEPROM_CHANNEL_PLAN_SPAIN				0x3
-#define	EEPROM_CHANNEL_PLAN_FRANCE				0x4
-#define	EEPROM_CHANNEL_PLAN_MKK					0x5
-#define	EEPROM_CHANNEL_PLAN_MKK1				0x6
-#define	EEPROM_CHANNEL_PLAN_ISRAEL				0x7
-#define	EEPROM_CHANNEL_PLAN_TELEC				0x8
-#define	EEPROM_CHANNEL_PLAN_GLOBAL_DOMAIN		0x9
-#define	EEPROM_CHANNEL_PLAN_WORLD_WIDE_13		0xA
-#define	EEPROM_CHANNEL_PLAN_BY_HW_MASK			0x80
-
-#define	EEPROM_CID_DEFAULT						0x0
-
-#define	EEPROM_CID_WHQL							0xFE // added by chiyoko for dtm, 20090108
-
-
-#define	EEPROM_CID_CCX							0x10 // CCX test. By Bruce, 2009-02-25.
-#endif
-
-#endif
-
-
-/*===================================================================
-=====================================================================
-Here the register defines are for 92C. When the define is as same with 92C,
-we will use the 92C's define for the consistency
-So the following defines for 92C is not entire!!!!!!
-=====================================================================
-=====================================================================*/
-/*
-Based on Datasheet V33---090401
-Register Summary
-Current IOREG MAP
-0x0000h ~ 0x00FFh   System Configuration (256 Bytes)
-0x0100h ~ 0x01FFh   MACTOP General Configuration (256 Bytes)
-0x0200h ~ 0x027Fh   TXDMA Configuration (128 Bytes)
-0x0280h ~ 0x02FFh   RXDMA Configuration (128 Bytes)
-0x0300h ~ 0x03FFh   PCIE EMAC Reserved Region (256 Bytes)
-0x0400h ~ 0x04FFh   Protocol Configuration (256 Bytes)
-0x0500h ~ 0x05FFh   EDCA Configuration (256 Bytes)
-0x0600h ~ 0x07FFh   WMAC Configuration (512 Bytes)
-0x2000h ~ 0x3FFFh   8051 FW Download Region (8196 Bytes)
-*/
-
-//----------------------------------------------------------------------------
-//       8192C (RCR) Receive Configuration Register	(Offset 0x608, 32 bits)
-//----------------------------------------------------------------------------
-#define	RCR_APPFCS					BIT31		//WMAC append FCS after pauload
-#define	RCR_APP_MIC				BIT30		//
-#define	RCR_APP_PHYSTS			BIT28//
-#define	RCR_APP_ICV				BIT29       //
-#define	RCR_APP_PHYST_RXFF		BIT28       //
-#define	RCR_APP_BA_SSN			BIT27		//Accept BA SSN
-#define	RCR_ENMBID					BIT24		//Enable Multiple BssId.
-#define	RCR_LSIGEN					BIT23
-#define	RCR_MFBEN					BIT22
-#define	RCR_HTC_LOC_CTRL			BIT14       //MFC<--HTC=1 MFC-->HTC=0
-#define	RCR_AMF					BIT13		//Accept management type frame
-#define	RCR_ACF					BIT12		//Accept control type frame
-#define	RCR_ADF					BIT11		//Accept data type frame
-#define	RCR_AICV					BIT9		//Accept ICV error packet
-#define	RCR_ACRC32					BIT8		//Accept CRC32 error packet
-#define	RCR_CBSSID_BCN			BIT7		//Accept BSSID match packet (Rx beacon, probe rsp)
-#define	RCR_CBSSID_DATA			BIT6		//Accept BSSID match packet (Data)
-#define	RCR_CBSSID					RCR_CBSSID_DATA		//Accept BSSID match packet
-#define	RCR_APWRMGT				BIT5		//Accept power management packet
-#define	RCR_ADD3					BIT4		//Accept address 3 match packet
-#define	RCR_AB						BIT3		//Accept broadcast packet
-#define	RCR_AM						BIT2		//Accept multicast packet
-#define	RCR_APM					BIT1		//Accept physical match packet
-#define	RCR_AAP					BIT0		//Accept all unicast packet
-#define	RCR_MXDMA_OFFSET			8
-#define	RCR_FIFO_OFFSET			13
-
-
-
-//============================================================================
-//       8192c USB specific Regsiter Offset and Content definition,
-//       2009.08.18, added by vivi. for merge 92c and 92C into one driver
-//============================================================================
-//#define APS_FSMCO				0x0004  same with 92Ce
-#define RSV_CTRL					0x001C
-#define RD_CTRL					0x0524
-
-//-----------------------------------------------------
-//
-//	0xFE00h ~ 0xFE55h	USB Configuration
-//
-//-----------------------------------------------------
-#define REG_USB_INFO				0xFE17
-#define REG_USB_SPECIAL_OPTION	0xFE55
-#define REG_USB_DMA_AGG_TO		0xFE5B
-#define REG_USB_AGG_TO				0xFE5C
-#define REG_USB_AGG_TH				0xFE5D
-
-#define REG_USB_VID					0xFE60
-#define REG_USB_PID					0xFE62
-#define REG_USB_OPTIONAL			0xFE64
-#define REG_USB_CHIRP_K			0xFE65
-#define REG_USB_PHY					0xFE66
-#define REG_USB_MAC_ADDR			0xFE70
-
-#define REG_USB_HRPWM				0xFE58
-#define REG_USB_HCPWM				0xFE57
-
-#define	InvalidBBRFValue			0x12345678
-
-//============================================================================
-//       8192C Regsiter Bit and Content definition
-//============================================================================
-//-----------------------------------------------------
-//
-//	0x0000h ~ 0x00FFh	System Configuration
-//
-//-----------------------------------------------------
-
-//2 SPS0_CTRL
-#define SW18_FPWM					BIT(3)
-
-
-//2 SYS_ISO_CTRL
-#define ISO_MD2PP					BIT(0)
-#define ISO_UA2USB					BIT(1)
-#define ISO_UD2CORE					BIT(2)
-#define ISO_PA2PCIE					BIT(3)
-#define ISO_PD2CORE					BIT(4)
-#define ISO_IP2MAC					BIT(5)
-#define ISO_DIOP						BIT(6)
-#define ISO_DIOE						BIT(7)
-#define ISO_EB2CORE					BIT(8)
-#define ISO_DIOR						BIT(9)
-
-#define PWC_EV25V					BIT(14)
-#define PWC_EV12V					BIT(15)
-
-
-//2 SYS_FUNC_EN
-#define FEN_BBRSTB					BIT(0)
-#define FEN_BB_GLB_RSTn			BIT(1)
-#define FEN_USBA					BIT(2)
-#define FEN_UPLL					BIT(3)
-#define FEN_USBD					BIT(4)
-#define FEN_DIO_PCIE				BIT(5)
-#define FEN_PCIEA					BIT(6)
-#define FEN_PPLL						BIT(7)
-#define FEN_PCIED					BIT(8)
-#define FEN_DIOE					BIT(9)
-#define FEN_CPUEN					BIT(10)
-#define FEN_DCORE					BIT(11)
-#define FEN_ELDR					BIT(12)
-#define FEN_DIO_RF					BIT(13)
-#define FEN_HWPDN					BIT(14)
-#define FEN_MREGEN					BIT(15)
-
-//2 APS_FSMCO
-#define PFM_LDALL					BIT(0)
-#define PFM_ALDN					BIT(1)
-#define PFM_LDKP					BIT(2)
-#define PFM_WOWL					BIT(3)
-#define EnPDN						BIT(4)
-#define PDN_PL						BIT(5)
-#define APFM_ONMAC					BIT(8)
-#define APFM_OFF					BIT(9)
-#define APFM_RSM					BIT(10)
-#define AFSM_HSUS					BIT(11)
-#define AFSM_PCIE					BIT(12)
-#define APDM_MAC					BIT(13)
-#define APDM_HOST					BIT(14)
-#define APDM_HPDN					BIT(15)
-#define RDY_MACON					BIT(16)
-#define SUS_HOST					BIT(17)
-#define ROP_ALD						BIT(20)
-#define ROP_PWR						BIT(21)
-#define ROP_SPS						BIT(22)
-#define SOP_MRST					BIT(25)
-#define SOP_FUSE					BIT(26)
-#define SOP_ABG						BIT(27)
-#define SOP_AMB						BIT(28)
-#define SOP_RCK						BIT(29)
-#define SOP_A8M						BIT(30)
-#define XOP_BTCK					BIT(31)
-
-//2 SYS_CLKR
-#define ANAD16V_EN					BIT(0)
-#define ANA8M						BIT(1)
-#define MACSLP						BIT(4)
-#define LOADER_CLK_EN				BIT(5)
-#define _80M_SSC_DIS				BIT(7)
-#define _80M_SSC_EN_HO				BIT(8)
-#define PHY_SSC_RSTB				BIT(9)
-#define SEC_CLK_EN					BIT(10)
-#define MAC_CLK_EN					BIT(11)
-#define SYS_CLK_EN					BIT(12)
-#define RING_CLK_EN					BIT(13)
-
-
-//2 9346CR
-
-
-#define		EEDO					BIT(0)
-#define		EEDI					BIT(1)
-#define		EESK					BIT(2)
-#define		EECS					BIT(3)
-//#define	EERPROMSEL			BIT(4)
-//#define	EEPROM_EN			BIT(5)
-#define		BOOT_FROM_EEPROM		BIT(4)
-#define		EEPROM_EN				BIT(5)
-#define		EEM0					BIT(6)
-#define		EEM1					BIT(7)
-
-
-//2 AFE_MISC
-#define AFE_BGEN					BIT(0)
-#define AFE_MBEN					BIT(1)
-#define MAC_ID_EN					BIT(7)
-
-
-//2 SPS0_CTRL
-
-
-//2 SPS_OCP_CFG
-
-
-//2 RSV_CTRL
-#define WLOCK_ALL					BIT(0)
-#define WLOCK_00					BIT(1)
-#define WLOCK_04					BIT(2)
-#define WLOCK_08					BIT(3)
-#define WLOCK_40					BIT(4)
-#define R_DIS_PRST_0				BIT(5)
-#define R_DIS_PRST_1				BIT(6)
-#define LOCK_ALL_EN					BIT(7)
-
-//2 RF_CTRL
-#define RF_EN						BIT(0)
-#define RF_RSTB						BIT(1)
-#define RF_SDMRSTB					BIT(2)
-
-
-
-//2 LDOA15_CTRL
-#define LDA15_EN					BIT(0)
-#define LDA15_STBY					BIT(1)
-#define LDA15_OBUF					BIT(2)
-#define LDA15_REG_VOS				BIT(3)
-#define _LDA15_VOADJ(x)				(((x) & 0x7) << 4)
-
-
-
-//2 LDOV12D_CTRL
-#define LDV12_EN					BIT(0)
-#define LDV12_SDBY					BIT(1)
-#define LPLDO_HSM					BIT(2)
-#define LPLDO_LSM_DIS				BIT(3)
-#define _LDV12_VADJ(x)				(((x) & 0xF) << 4)
-
-
-//2 AFE_XTAL_CTRL
-#define XTAL_EN						BIT(0)
-#define XTAL_BSEL					BIT(1)
-#define _XTAL_BOSC(x)				(((x) & 0x3) << 2)
-#define _XTAL_CADJ(x)				(((x) & 0xF) << 4)
-#define XTAL_GATE_USB				BIT(8)
-#define _XTAL_USB_DRV(x)			(((x) & 0x3) << 9)
-#define XTAL_GATE_AFE				BIT(11)
-#define _XTAL_AFE_DRV(x)			(((x) & 0x3) << 12)
-#define XTAL_RF_GATE				BIT(14)
-#define _XTAL_RF_DRV(x)				(((x) & 0x3) << 15)
-#define XTAL_GATE_DIG				BIT(17)
-#define _XTAL_DIG_DRV(x)			(((x) & 0x3) << 18)
-#define XTAL_BT_GATE				BIT(20)
-#define _XTAL_BT_DRV(x)				(((x) & 0x3) << 21)
-#define _XTAL_GPIO(x)				(((x) & 0x7) << 23)
-
-
-#define CKDLY_AFE					BIT(26)
-#define CKDLY_USB					BIT(27)
-#define CKDLY_DIG					BIT(28)
-#define CKDLY_BT					BIT(29)
-
-
-//2 AFE_PLL_CTRL
-#define APLL_EN						BIT(0)
-#define APLL_320_EN					BIT(1)
-#define APLL_FREF_SEL				BIT(2)
-#define APLL_EDGE_SEL				BIT(3)
-#define APLL_WDOGB					BIT(4)
-#define APLL_LPFEN					BIT(5)
-
-#define APLL_REF_CLK_13MHZ			0x1
-#define APLL_REF_CLK_19_2MHZ		0x2
-#define APLL_REF_CLK_20MHZ			0x3
-#define APLL_REF_CLK_25MHZ			0x4
-#define APLL_REF_CLK_26MHZ			0x5
-#define APLL_REF_CLK_38_4MHZ		0x6
-#define APLL_REF_CLK_40MHZ			0x7
-
-#define APLL_320EN					BIT(14)
-#define APLL_80EN					BIT(15)
-#define APLL_1MEN					BIT(24)
-
-
-//2 EFUSE_CTRL
-#define ALD_EN						BIT(18)
-#define EF_PD						BIT(19)
-#define EF_FLAG						BIT(31)
-
-//2 EFUSE_TEST (For RTL8723 partially)
-#define EF_TRPT						BIT(7)
-#define EF_CELL_SEL					(BIT(8)|BIT(9)) // 00: Wifi Efuse, 01: BT Efuse0, 10: BT Efuse1, 11: BT Efuse2
-#define LDOE25_EN					BIT(31)
-#define EFUSE_SEL(x)					(((x) & 0x3) << 8)
-#define EFUSE_SEL_MASK				0x300
-#define EFUSE_WIFI_SEL_0			0x0
-#define EFUSE_BT_SEL_0				0x1
-#define EFUSE_BT_SEL_1				0x2
-#define EFUSE_BT_SEL_2				0x3
-
-#define EFUSE_ACCESS_ON			0x69	// For RTL8723 only.
-#define EFUSE_ACCESS_OFF			0x00	// For RTL8723 only.
-
-//2 PWR_DATA
-
-//2 CAL_TIMER
-
-//2 ACLK_MON
-#define RSM_EN						BIT(0)
-#define Timer_EN						BIT(4)
-
-
-//2 GPIO_MUXCFG
-#define TRSW0EN						BIT(2)
-#define TRSW1EN						BIT(3)
-#define EROM_EN						BIT(4)
-#define EnBT							BIT(5)
-#define EnUart						BIT(8)
-#define Uart_910						BIT(9)
-#define EnPMAC						BIT(10)
-#define SIC_SWRST					BIT(11)
-#define EnSIC						BIT(12)
-#define SIC_23						BIT(13)
-#define EnHDP						BIT(14)
-#define SIC_LBK						BIT(15)
-
-//2 GPIO_PIN_CTRL
-
-// GPIO BIT
-#define HAL_8192C_HW_GPIO_WPS_BIT		BIT(2)
-
-//2 GPIO_INTM
-
-//2 LEDCFG
-#define LED0PL						BIT(4)
-#define LED0DIS						BIT(7)
-#define LED1DIS						BIT(15)
-#define LED1PL						BIT(12)
-
-#define  SECCAM_CLR					BIT(30)
-
-
-//2 FSIMR
-
-//2 FSISR
-
-
-//2 8051FWDL
-//2 MCUFWDL
-#define MCUFWDL_EN					BIT(0)
-#define MCUFWDL_RDY				BIT(1)
-#define FWDL_ChkSum_rpt			BIT(2)
-#define MACINI_RDY					BIT(3)
-#define BBINI_RDY					BIT(4)
-#define RFINI_RDY					BIT(5)
-#define WINTINI_RDY					BIT(6)
-#define CPRST						BIT(23)
-
-//2REG_HPON_FSM
-#define BOND92CE_1T2R_CFG			BIT(22)
-
-
-//2 REG_SYS_CFG
-#define XCLK_VLD						BIT(0)
-#define ACLK_VLD					BIT(1)
-#define UCLK_VLD					BIT(2)
-#define PCLK_VLD						BIT(3)
-#define PCIRSTB						BIT(4)
-#define V15_VLD						BIT(5)
-#define TRP_B15V_EN					BIT(7)
-#define SIC_IDLE						BIT(8)
-#define BD_MAC2						BIT(9)
-#define BD_MAC1						BIT(10)
-#define IC_MACPHY_MODE				BIT(11)
-#define CHIP_VER						(BIT(12)|BIT(13)|BIT(14)|BIT(15))
-#define BT_FUNC						BIT(16)
-#define VENDOR_ID					BIT(19)
-#define PAD_HWPD_IDN				BIT(22)
-#define TRP_VAUX_EN					BIT(23)
-#define TRP_BT_EN					BIT(24)
-#define BD_PKG_SEL					BIT(25)
-#define BD_HCI_SEL					BIT(26)
-#define TYPE_ID						BIT(27)
-
-#define CHIP_VER_RTL_MASK			0xF000	//Bit 12 ~ 15
-#define CHIP_VER_RTL_SHIFT			12
-
-//2REG_GPIO_OUTSTS (For RTL8723 only)
-#define	EFS_HCI_SEL				(BIT(0)|BIT(1))
-#define	PAD_HCI_SEL				(BIT(2)|BIT(3))
-#define	HCI_SEL						(BIT(4)|BIT(5))
-#define	PKG_SEL_HCI				BIT(6)
-#define	FEN_GPS					BIT(7)
-#define	FEN_BT						BIT(8)
-#define	FEN_WL						BIT(9)
-#define	FEN_PCI						BIT(10)
-#define	FEN_USB					BIT(11)
-#define	BTRF_HWPDN_N				BIT(12)
-#define	WLRF_HWPDN_N				BIT(13)
-#define	PDN_BT_N					BIT(14)
-#define	PDN_GPS_N					BIT(15)
-#define	BT_CTL_HWPDN				BIT(16)
-#define	GPS_CTL_HWPDN				BIT(17)
-#define	PPHY_SUSB					BIT(20)
-#define	UPHY_SUSB					BIT(21)
-#define	PCI_SUSEN					BIT(22)
-#define	USB_SUSEN					BIT(23)
-#define	RF_RL_ID					(BIT(31)|BIT(30)|BIT(29)|BIT(28))
-
-//-----------------------------------------------------
-//
-//	0x0100h ~ 0x01FFh	MACTOP General Configuration
-//
-//-----------------------------------------------------
-
-
-//2 Function Enable Registers
-//2 CR
-
-#define REG_LBMODE					(REG_CR + 3)
-
-
-#define HCI_TXDMA_EN				BIT(0)
-#define HCI_RXDMA_EN				BIT(1)
-#define TXDMA_EN					BIT(2)
-#define RXDMA_EN					BIT(3)
-#define PROTOCOL_EN					BIT(4)
-#define SCHEDULE_EN					BIT(5)
-#define MACTXEN						BIT(6)
-#define MACRXEN						BIT(7)
-#define ENSWBCN						BIT(8)
-#define ENSEC						BIT(9)
-
-// Network type
-#define _NETTYPE(x)					(((x) & 0x3) << 16)
-#define MASK_NETTYPE				0x30000
-#define NT_NO_LINK					0x0
-#define NT_LINK_AD_HOC				0x1
-#define NT_LINK_AP					0x2
-#define NT_AS_AP					0x3
-
-#define _LBMODE(x)					(((x) & 0xF) << 24)
-#define MASK_LBMODE				0xF000000
-#define LOOPBACK_NORMAL			0x0
-#define LOOPBACK_IMMEDIATELY		0xB
-#define LOOPBACK_MAC_DELAY		0x3
-#define LOOPBACK_PHY				0x1
-#define LOOPBACK_DMA				0x7
-
-
-//2 PBP - Page Size Register
-#define GET_RX_PAGE_SIZE(value)		((value) & 0xF)
-#define GET_TX_PAGE_SIZE(value)		(((value) & 0xF0) >> 4)
-#define _PSRX_MASK					0xF
-#define _PSTX_MASK					0xF0
-#define _PSRX(x)						(x)
-#define _PSTX(x)						((x) << 4)
-
-#define PBP_64						0x0
-#define PBP_128						0x1
-#define PBP_256						0x2
-#define PBP_512						0x3
-#define PBP_1024					0x4
-
-
-//2 TX/RXDMA
-#define RXDMA_ARBBW_EN			BIT(0)
-#define RXSHFT_EN					BIT(1)
-#define RXDMA_AGG_EN				BIT(2)
-#define QS_VO_QUEUE				BIT(8)
-#define QS_VI_QUEUE					BIT(9)
-#define QS_BE_QUEUE				BIT(10)
-#define QS_BK_QUEUE				BIT(11)
-#define QS_MANAGER_QUEUE			BIT(12)
-#define QS_HIGH_QUEUE				BIT(13)
-
-#define HQSEL_VOQ					BIT(0)
-#define HQSEL_VIQ					BIT(1)
-#define HQSEL_BEQ					BIT(2)
-#define HQSEL_BKQ					BIT(3)
-#define HQSEL_MGTQ					BIT(4)
-#define HQSEL_HIQ					BIT(5)
-
-// For normal driver, 0x10C
-#define _TXDMA_HIQ_MAP(x)			(((x)&0x3) << 14)
-#define _TXDMA_MGQ_MAP(x)			(((x)&0x3) << 12)
-#define _TXDMA_BKQ_MAP(x)			(((x)&0x3) << 10)
-#define _TXDMA_BEQ_MAP(x)			(((x)&0x3) << 8 )
-#define _TXDMA_VIQ_MAP(x)			(((x)&0x3) << 6 )
-#define _TXDMA_VOQ_MAP(x)			(((x)&0x3) << 4 )
-
-#define QUEUE_LOW					1
-#define QUEUE_NORMAL				2
-#define QUEUE_HIGH					3
-
-
-
-//2 TRXFF_BNDY
-
-
-//2 LLT_INIT
-#define _LLT_NO_ACTIVE				0x0
-#define _LLT_WRITE_ACCESS			0x1
-#define _LLT_READ_ACCESS			0x2
-
-#define _LLT_INIT_DATA(x)			((x) & 0xFF)
-#define _LLT_INIT_ADDR(x)			(((x) & 0xFF) << 8)
-#define _LLT_OP(x)					(((x) & 0x3) << 30)
-#define _LLT_OP_VALUE(x)			(((x) >> 30) & 0x3)
-
-
-//2 BB_ACCESS_CTRL
-#define BB_WRITE_READ_MASK		(BIT(31) | BIT(30))
-#define BB_WRITE_EN					BIT(30)
-#define BB_READ_EN					BIT(31)
-//#define BB_ADDR_MASK				0xFFF
-//#define _BB_ADDR(x)					((x) & BB_ADDR_MASK)
-
-//-----------------------------------------------------
-//
-//	0x0200h ~ 0x027Fh	TXDMA Configuration
-//
-//-----------------------------------------------------
-//2 RQPN
-#define _HPQ(x)						((x) & 0xFF)
-#define _LPQ(x)						(((x) & 0xFF) << 8)
-#define _PUBQ(x)						(((x) & 0xFF) << 16)
-#define _NPQ(x)						((x) & 0xFF)			// NOTE: in RQPN_NPQ register
-
-
-#define HPQ_PUBLIC_DIS				BIT(24)
-#define LPQ_PUBLIC_DIS				BIT(25)
-#define LD_RQPN						BIT(31)
-
-
-//2 TDECTRL
-#define BCN_VALID					BIT(16)
-#define BCN_HEAD(x)					(((x) & 0xFF) << 8)
-#define	BCN_HEAD_MASK				0xFF00
-
-//2 TDECTL
-#define BLK_DESC_NUM_SHIFT			4
-#define BLK_DESC_NUM_MASK			0xF
-
-
-//2 TXDMA_OFFSET_CHK
-#define DROP_DATA_EN				BIT(9)
-
-//-----------------------------------------------------
-//
-//	0x0400h ~ 0x047Fh	Protocol Configuration
-//
-//-----------------------------------------------------
-//2 FWHW_TXQ_CTRL
-#define EN_AMPDU_RTY_NEW			BIT(7)
-
-//2 INIRTSMCS_SEL
-#define _INIRTSMCS_SEL(x)			((x) & 0x3F)
-
-
-//2 SPEC SIFS
-#define _SPEC_SIFS_CCK(x)			((x) & 0xFF)
-#define _SPEC_SIFS_OFDM(x)			(((x) & 0xFF) << 8)
-
-
-//2 RRSR
-
-#define RATE_REG_BITMAP_ALL			0xFFFFF
-
-#define _RRSC_BITMAP(x)					((x) & 0xFFFFF)
-
-#define _RRSR_RSC(x)						(((x) & 0x3) << 21)
-#define RRSR_RSC_RESERVED				0x0
-#define RRSR_RSC_UPPER_SUBCHANNEL	0x1
-#define RRSR_RSC_LOWER_SUBCHANNEL	0x2
-#define RRSR_RSC_DUPLICATE_MODE		0x3
-
-
-//2 ARFR
-#define USE_SHORT_G1				BIT(20)
-
-//2 AGGLEN_LMT_L
-#define _AGGLMT_MCS0(x)				((x) & 0xF)
-#define _AGGLMT_MCS1(x)				(((x) & 0xF) << 4)
-#define _AGGLMT_MCS2(x)				(((x) & 0xF) << 8)
-#define _AGGLMT_MCS3(x)				(((x) & 0xF) << 12)
-#define _AGGLMT_MCS4(x)				(((x) & 0xF) << 16)
-#define _AGGLMT_MCS5(x)				(((x) & 0xF) << 20)
-#define _AGGLMT_MCS6(x)				(((x) & 0xF) << 24)
-#define _AGGLMT_MCS7(x)				(((x) & 0xF) << 28)
-
-
-//2 RL
-#define	RETRY_LIMIT_SHORT_SHIFT		8
-#define	RETRY_LIMIT_LONG_SHIFT		0
-
-
-//2 DARFRC
-#define _DARF_RC1(x)				((x) & 0x1F)
-#define _DARF_RC2(x)				(((x) & 0x1F) << 8)
-#define _DARF_RC3(x)				(((x) & 0x1F) << 16)
-#define _DARF_RC4(x)				(((x) & 0x1F) << 24)
-// NOTE: shift starting from address (DARFRC + 4)
-#define _DARF_RC5(x)				((x) & 0x1F)
-#define _DARF_RC6(x)				(((x) & 0x1F) << 8)
-#define _DARF_RC7(x)				(((x) & 0x1F) << 16)
-#define _DARF_RC8(x)				(((x) & 0x1F) << 24)
-
-
-//2 RARFRC
-#define _RARF_RC1(x)				((x) & 0x1F)
-#define _RARF_RC2(x)				(((x) & 0x1F) << 8)
-#define _RARF_RC3(x)				(((x) & 0x1F) << 16)
-#define _RARF_RC4(x)				(((x) & 0x1F) << 24)
-// NOTE: shift starting from address (RARFRC + 4)
-#define _RARF_RC5(x)				((x) & 0x1F)
-#define _RARF_RC6(x)				(((x) & 0x1F) << 8)
-#define _RARF_RC7(x)				(((x) & 0x1F) << 16)
-#define _RARF_RC8(x)				(((x) & 0x1F) << 24)
-
-
-
-
-//-----------------------------------------------------
-//
-//	0x0500h ~ 0x05FFh	EDCA Configuration
-//
-//-----------------------------------------------------
-
-
-
-//2 EDCA setting
-#define AC_PARAM_TXOP_LIMIT_OFFSET	16
-#define AC_PARAM_ECW_MAX_OFFSET		12
-#define AC_PARAM_ECW_MIN_OFFSET		8
-#define AC_PARAM_AIFS_OFFSET			0
-
-
-//2 EDCA_VO_PARAM
-#define _AIFS(x)						(x)
-#define _ECW_MAX_MIN(x)			((x) << 8)
-#define _TXOP_LIMIT(x)				((x) << 16)
-
-
-#define _BCNIFS(x)					((x) & 0xFF)
-#define _BCNECW(x)					(((x) & 0xF))<< 8)
-
-
-#define _LRL(x)						((x) & 0x3F)
-#define _SRL(x)						(((x) & 0x3F) << 8)
-
-
-//2 SIFS_CCK
-#define _SIFS_CCK_CTX(x)			((x) & 0xFF)
-#define _SIFS_CCK_TRX(x)			(((x) & 0xFF) << 8);
-
-
-//2 SIFS_OFDM
-#define _SIFS_OFDM_CTX(x)			((x) & 0xFF)
-#define _SIFS_OFDM_TRX(x)			(((x) & 0xFF) << 8);
-
-
-//2 TBTT PROHIBIT
-#define _TBTT_PROHIBIT_HOLD(x)		(((x) & 0xFF) << 8)
-
-
-//2 REG_RD_CTRL
-#define DIS_EDCA_CNT_DWN			BIT(11)
-
-
-//2 BCN_CTRL
-#define EN_MBSSID						BIT(1)
-#define EN_TXBCN_RPT					BIT(2)
-#define	EN_BCN_FUNCTION				BIT(3)
-// The same function but different bit field.
-#define	DIS_TSF_UDT0_NORMAL_CHIP	BIT(4)
-#define	DIS_TSF_UDT0_TEST_CHIP		BIT(5)
-
-//2 ACMHWCTRL
-#define	AcmHw_HwEn					BIT(0)
-#define	AcmHw_BeqEn					BIT(1)
-#define	AcmHw_ViqEn					BIT(2)
-#define	AcmHw_VoqEn					BIT(3)
-#define	AcmHw_BeqStatus				BIT(4)
-#define	AcmHw_ViqStatus				BIT(5)
-#define	AcmHw_VoqStatus				BIT(6)
-
-
-
-//-----------------------------------------------------
-//
-//	0x0600h ~ 0x07FFh	WMAC Configuration
-//
-//-----------------------------------------------------
-
-//2 APSD_CTRL
-#define APSDOFF						BIT(6)
-#define APSDOFF_STATUS				BIT(7)
-
-
-//2 BWOPMODE
-#define BW_20MHZ					BIT(2)
-//#define BW_OPMODE_20MHZ				BIT(2)	// For compability
-
-
-#define RATE_BITMAP_ALL			0xFFFFF
-
-// Only use CCK 1M rate for ACK
-#define RATE_RRSR_CCK_ONLY_1M		0xFFFF1
-
-//2 TCR
-#define TSFRST						BIT(0)
-#define DIS_GCLK						BIT(1)
-#define PAD_SEL						BIT(2)
-#define PWR_ST						BIT(6)
-#define PWRBIT_OW_EN				BIT(7)
-#define ACRC							BIT(8)
-#define CFENDFORM					BIT(9)
-#define ICV							BIT(10)
-
-
-
-//2 RCR
-#define AAP							BIT(0)
-#define APM							BIT(1)
-#define AM							BIT(2)
-#define AB							BIT(3)
-#define ADD3							BIT(4)
-#define APWRMGT					BIT(5)
-#define CBSSID						BIT(6)
-#define CBSSID_BCN					BIT(7)
-#define ACRC32						BIT(8)
-#define AICV							BIT(9)
-#define ADF							BIT(11)
-#define ACF							BIT(12)
-#define AMF							BIT(13)
-#define HTC_LOC_CTRL				BIT(14)
-#define UC_DATA_EN					BIT(16)
-#define BM_DATA_EN					BIT(17)
-#define MFBEN						BIT(22)
-#define LSIGEN						BIT(23)
-#define EnMBID						BIT(24)
-#define APP_BASSN					BIT(27)
-#define APP_PHYSTS					BIT(28)
-#define APP_ICV						BIT(29)
-#define APP_MIC						BIT(30)
-#define APP_FCS						BIT(31)
-
-//2 RX_PKT_LIMIT
-
-//2 RX_DLK_TIME
-
-//2 MBIDCAMCFG
-
-
-
-//2 AMPDU_MIN_SPACE
-#define _MIN_SPACE(x)				((x) & 0x7)
-#define _SHORT_GI_PADDING(x)		(((x) & 0x1F) << 3)
-
-
-//2 RXERR_RPT
-#define RXERR_TYPE_OFDM_PPDU				0
-#define RXERR_TYPE_OFDM_FALSE_ALARM		1
-#define	RXERR_TYPE_OFDM_MPDU_OK			2
-#define RXERR_TYPE_OFDM_MPDU_FAIL		3
-#define RXERR_TYPE_CCK_PPDU				4
-#define RXERR_TYPE_CCK_FALSE_ALARM		5
-#define RXERR_TYPE_CCK_MPDU_OK			6
-#define RXERR_TYPE_CCK_MPDU_FAIL			7
-#define RXERR_TYPE_HT_PPDU					8
-#define RXERR_TYPE_HT_FALSE_ALARM		9
-#define RXERR_TYPE_HT_MPDU_TOTAL			10
-#define RXERR_TYPE_HT_MPDU_OK				11
-#define RXERR_TYPE_HT_MPDU_FAIL			12
-#define RXERR_TYPE_RX_FULL_DROP			15
-
-#define RXERR_COUNTER_MASK				0xFFFFF
-#define RXERR_RPT_RST						BIT(27)
-#define _RXERR_RPT_SEL(type)				((type) << 28)
-
-
-//2 SECCFG
-#define	SCR_TxUseDK						BIT(0)			//Force Tx Use Default Key
-#define	SCR_RxUseDK						BIT(1)			//Force Rx Use Default Key
-#define	SCR_TxEncEnable					BIT(2)			//Enable Tx Encryption
-#define	SCR_RxDecEnable					BIT(3)			//Enable Rx Decryption
-#define	SCR_SKByA2							BIT(4)			//Search kEY BY A2
-#define	SCR_NoSKMC							BIT(5)			//No Key Search Multicast
-
-
-
-//-----------------------------------------------------
-//
-//	0xFE00h ~ 0xFE55h	USB Configuration
-//
-//-----------------------------------------------------
-
-//2 USB Information (0xFE17)
-#define USB_IS_HIGH_SPEED				0
-#define USB_IS_FULL_SPEED				1
-#define USB_SPEED_MASK					BIT(5)
-
-#define USB_NORMAL_SIE_EP_MASK		0xF
-#define USB_NORMAL_SIE_EP_SHIFT		4
-
-#define USB_TEST_EP_MASK				0x30
-#define USB_TEST_EP_SHIFT				4
-
-//2 Special Option
-#define USB_AGG_EN						BIT(3)
-
-
-//2REG_C2HEVT_CLEAR
-#define		C2H_EVT_HOST_CLOSE		0x00	// Set by driver and notify FW that the driver has read the C2H command message
-#define		C2H_EVT_FW_CLOSE		0xFF	// Set by FW indicating that FW had set the C2H command message and it's not yet read by driver.
-
-
-//2REG_MULTI_FUNC_CTRL(For RTL8723 Only)
-#define	WL_HWPDN_EN				BIT0		// Enable GPIO[9] as WiFi HW PDn source
-#define	WL_HWPDN_SL				BIT1		// WiFi HW PDn polarity control
-#define	WL_FUNC_EN				BIT2		// WiFi function enable
-#define	WL_HWROF_EN				BIT3		// Enable GPIO[9] as WiFi RF HW PDn source
-#define	BT_HWPDN_EN				BIT16	// Enable GPIO[11] as BT HW PDn source
-#define	BT_HWPDN_SL				BIT17	// BT HW PDn polarity control
-#define	BT_FUNC_EN					BIT18	// BT function enable
-#define	BT_HWROF_EN				BIT19	// Enable GPIO[11] as BT/GPS RF HW PDn source
-#define	GPS_HWPDN_EN				BIT20	// Enable GPIO[10] as GPS HW PDn source
-#define	GPS_HWPDN_SL				BIT21	// GPS HW PDn polarity control
-#define	GPS_FUNC_EN				BIT22	// GPS function enable
-
-//3 REG_LIFECTRL_CTRL
-#define	HAL92C_EN_PKT_LIFE_TIME_BK		BIT3
-#define	HAL92C_EN_PKT_LIFE_TIME_BE		BIT2
-#define	HAL92C_EN_PKT_LIFE_TIME_VI		BIT1
-#define	HAL92C_EN_PKT_LIFE_TIME_VO		BIT0
-
-#define	HAL92C_MSDU_LIFE_TIME_UNIT		128		// in us, said by Tim.
-
-//========================================================
-// General definitions
-//========================================================
-
-#define MAC_ADDR_LEN					6
-#define LAST_ENTRY_OF_TX_PKT_BUFFER	255
-
-#define POLLING_LLT_THRESHOLD			20
-#define POLLING_READY_TIMEOUT_COUNT	1000
-
-// Min Spacing related settings.
-#define	MAX_MSS_DENSITY_2T				0x13
-#define	MAX_MSS_DENSITY_1T				0x0A
-
-//----------------------------------------------------------------------------
-//       8192C GPIO MUX Configuration Register (offset 0x40, 4 byte)
-//----------------------------------------------------------------------------
-#define	GPIOSEL_GPIO				0
-#define	GPIOSEL_ENBT				BIT5
-
-//----------------------------------------------------------------------------
-//       8192C GPIO PIN Control Register (offset 0x44, 4 byte)
-//----------------------------------------------------------------------------
-#define	GPIO_IN						REG_GPIO_PIN_CTRL		// GPIO pins input value
-#define	GPIO_OUT					(REG_GPIO_PIN_CTRL+1)	// GPIO pins output value
-#define	GPIO_IO_SEL				(REG_GPIO_PIN_CTRL+2)	// GPIO pins output enable when a bit is set to "1"; otherwise, input is configured.
-#define	GPIO_MOD					(REG_GPIO_PIN_CTRL+3)
-
-
-
-#include "basic_types.h"
-
-#endif
--- a/drivers/staging/rtl8192du/include/rtl8192c_sreset.h
+++ /dev/null
@@ -1,33 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef _RTL8192C_SRESET_C_
-#define _RTL8192C_SRESET_C_
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-#include <drv_types.h>
-#include <rtw_sreset.h>
-
-#ifdef DBG_CONFIG_ERROR_DETECT
-extern void rtl8192c_silentreset_for_specific_platform(_adapter *padapter);
-extern void rtl8192c_sreset_xmit_status_check(_adapter *padapter);
-extern void rtl8192c_sreset_linked_status_check(_adapter *padapter);
-#endif
-#endif
--- a/drivers/staging/rtl8192du/include/rtl8192c_xmit.h
+++ /dev/null
@@ -1,123 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#ifndef _RTL8192C_XMIT_H_
-#define _RTL8192C_XMIT_H_
-
-//
-// Queue Select Value in TxDesc
-//
-#define QSLT_BK							0x2//0x01
-#define QSLT_BE							0x0
-#define QSLT_VI							0x5//0x4
-#define QSLT_VO							0x7//0x6
-#define QSLT_BEACON						0x10
-#define QSLT_HIGH						0x11
-#define QSLT_MGNT						0x12
-#define QSLT_CMD						0x13
-
-struct txrpt_ccx_8192c {
-	/* offset 0 */
-	u8 retry_cnt:6;
-	u8 rsvd_0:2;
-
-	/* offset 1 */
-	u8 rts_retry_cnt:6;
-	u8 rsvd_1:2;
-
-	/* offset 2 */
-	u8 ccx_qtime0;
-	u8 ccx_qtime1;
-
-	/* offset 4 */
-	u8 missed_pkt_num:5;
-	u8 rsvd_4:3;
-
-	/* offset 5 */
-	u8 mac_id:5;
-	u8 des1_fragssn:3;
-
-	/* offset 6 */
-	u8 rpt_pkt_num:5;
-	u8 pkt_drop:1;
-	u8 lifetime_over:1;
-	u8 retry_over:1;
-
-	/* offset 7*/
-	u8 edca_tx_queue:4;
-	u8 rsvd_7:1;
-	u8 bmc:1;
-	u8 pkt_ok:1;
-	u8 int_ccx:1;
-};
-
-#define txrpt_ccx_qtime_8192c(txrpt_ccx) ((txrpt_ccx)->ccx_qtime0+((txrpt_ccx)->ccx_qtime1<<8))
-
-#ifdef CONFIG_XMIT_ACK
-void dump_txrpt_ccx_8192c(void *buf);
-void handle_txrpt_ccx_8192c(_adapter *adapter, void *buf);
-#else
-#define dump_txrpt_ccx_8192c(buf) do {} while(0)
-#define handle_txrpt_ccx_8192c(adapter, buf) do {} while(0)
-#endif
-
-#ifdef CONFIG_USB_HCI
-
-#ifdef CONFIG_USB_TX_AGGREGATION
-#define MAX_TX_AGG_PACKET_NUMBER 0xFF
-#endif
-
-s32	rtl8192cu_init_xmit_priv(_adapter * padapter);
-
-void	rtl8192cu_free_xmit_priv(_adapter * padapter);
-
-void rtl8192cu_cal_txdesc_chksum(struct tx_desc	*ptxdesc);
-
-s32 rtl8192cu_xmitframe_complete(_adapter *padapter, struct xmit_priv *pxmitpriv, struct xmit_buf *pxmitbuf);
-
-s32 rtl8192cu_mgnt_xmit(_adapter *padapter, struct xmit_frame *pmgntframe);
-
-s32 rtl8192cu_hal_xmit(_adapter *padapter, struct xmit_frame *pxmitframe);
-
-#ifdef CONFIG_HOSTAPD_MLME
-s32 rtl8192cu_hostap_mgnt_xmit_entry(_adapter *padapter, _pkt *pkt);
-#endif
-
-#endif
-
-#ifdef CONFIG_PCI_HCI
-s32	rtl8192ce_init_xmit_priv(_adapter * padapter);
-void	rtl8192ce_free_xmit_priv(_adapter * padapter);
-
-s32	rtl8192ce_enqueue_xmitbuf(struct rtw_tx_ring *ring, struct xmit_buf *pxmitbuf);
-struct xmit_buf *rtl8192ce_dequeue_xmitbuf(struct rtw_tx_ring *ring);
-
-void	rtl8192ce_xmitframe_resume(_adapter *padapter);
-
-s32	rtl8192ce_mgnt_xmit(_adapter *padapter, struct xmit_frame *pmgntframe);
-
-s32	rtl8192ce_hal_xmit(_adapter *padapter, struct xmit_frame *pxmitframe);
-
-#ifdef CONFIG_HOSTAPD_MLME
-s32	rtl8192ce_hostap_mgnt_xmit_entry(_adapter *padapter, _pkt *pkt);
-#endif
-
-#endif
-
-#endif
--- a/drivers/staging/rtl8192du/os_dep/pci_intf.c
+++ /dev/null
@@ -1,2015 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *
- ******************************************************************************/
-#define _HCI_INTF_C_
-
-#include <drv_conf.h>
-#include <osdep_service.h>
-#include <drv_types.h>
-#include <recv_osdep.h>
-#include <xmit_osdep.h>
-#include <hal_intf.h>
-#include <rtw_version.h>
-
-#ifndef CONFIG_PCI_HCI
-
-#error "CONFIG_PCI_HCI shall be on!\n"
-
-#endif
-
-#include <pci_ops.h>
-#include <pci_osintf.h>
-#include <pci_hal.h>
-
-#if defined (PLATFORM_LINUX) && defined (PLATFORM_WINDOWS)
-
-#error "Shall be Linux or Windows, but not both!\n"
-
-#endif
-
-#ifdef CONFIG_80211N_HT
-extern int rtw_ht_enable;
-extern int rtw_cbw40_enable;
-extern int rtw_ampdu_enable;//for enable tx_ampdu
-#endif
-
-#ifdef CONFIG_PM
-extern int pm_netdev_open(struct net_device *pnetdev);
-static int rtw_suspend(struct pci_dev *pdev, pm_message_t state);
-static int rtw_resume(struct pci_dev *pdev);
-#endif
-
-
-static int rtw_drv_init(struct pci_dev *pdev, const struct pci_device_id *pdid);
-static void rtw_dev_remove(struct pci_dev *pdev);
-
-static struct specific_device_id specific_device_id_tbl[] = {
-	{.idVendor=0x0b05, .idProduct=0x1791, .flags=SPEC_DEV_ID_DISABLE_HT},
-	{.idVendor=0x13D3, .idProduct=0x3311, .flags=SPEC_DEV_ID_DISABLE_HT},
-	{}
-};
-
-struct pci_device_id rtw_pci_id_tbl[] = {
-#ifdef CONFIG_RTL8192C
-	{PCI_DEVICE(PCI_VENDER_ID_REALTEK, 0x8191)},
-	{PCI_DEVICE(PCI_VENDER_ID_REALTEK, 0x8178)},
-	{PCI_DEVICE(PCI_VENDER_ID_REALTEK, 0x8177)},
-	{PCI_DEVICE(PCI_VENDER_ID_REALTEK, 0x8176)},
-#endif
-#ifdef CONFIG_RTL8192D
-	{PCI_DEVICE(PCI_VENDER_ID_REALTEK, 0x8193)},
-	{PCI_DEVICE(PCI_VENDER_ID_REALTEK, 0x002B)},
-#endif
-	{},
-};
-
-struct pci_drv_priv {
-	struct pci_driver rtw_pci_drv;
-	int drv_registered;
-};
-
-
-static struct pci_drv_priv pci_drvpriv = {
-	.rtw_pci_drv.name = (char*)DRV_NAME,
-	.rtw_pci_drv.probe = rtw_drv_init,
-	.rtw_pci_drv.remove = rtw_dev_remove,
-	.rtw_pci_drv.id_table = rtw_pci_id_tbl,
-#ifdef CONFIG_PM
-	.rtw_pci_drv.suspend = rtw_suspend,
-	.rtw_pci_drv.resume = rtw_resume,
-#else
-	.rtw_pci_drv.suspend = NULL,
-	.rtw_pci_drv.resume = NULL,
-#endif
-};
-
-
-MODULE_DEVICE_TABLE(pci, rtw_pci_id_tbl);
-
-
-static u16 pcibridge_vendors[PCI_BRIDGE_VENDOR_MAX] = {
-	INTEL_VENDOR_ID,
-	ATI_VENDOR_ID,
-	AMD_VENDOR_ID,
-	SIS_VENDOR_ID
-};
-
-static u8 rtw_pci_platform_switch_device_pci_aspm(_adapter *padapter, u8 value)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	u8	bresult = _SUCCESS;
-	int	error;
-
-	value |= 0x40;
-
-	error = pci_write_config_byte(pdvobjpriv->ppcidev, 0x80, value);
-
-	if(error != 0)
-	{
-		bresult = _FALSE;
-		DBG_871X("rtw_pci_platform_switch_device_pci_aspm error (%d)\n",error);
-	}
-
-	return bresult;
-}
-
-//
-// When we set 0x01 to enable clk request. Set 0x0 to disable clk req.
-//
-static u8 rtw_pci_switch_clk_req(_adapter *padapter, u8 value)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	u8	buffer, bresult = _SUCCESS;
-	int	error;
-
-	buffer = value;
-
-	if(!padapter->hw_init_completed)
-		return bresult;
-
-	error = pci_write_config_byte(pdvobjpriv->ppcidev, 0x81, value);
-
-	if(error != 0)
-	{
-		bresult = _FALSE;
-		DBG_871X("rtw_pci_switch_clk_req error (%d)\n",error);
-	}
-
-	return bresult;
-}
-
-#if 0
-//Description:
-//Disable RTL8192SE ASPM & Disable Pci Bridge ASPM
-void rtw_pci_disable_aspm(_adapter *padapter)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pwrctrl_priv	*pwrpriv = &padapter->pwrctrlpriv;
-	struct pci_priv	*pcipriv = &(pdvobjpriv->pcipriv);
-	u32	pcicfg_addrport = 0;
-	u8	num4bytes;
-	u8	linkctrl_reg;
-	u16	pcibridge_linkctrlreg, aspmlevel = 0;
-
-	// When there exists anyone's busnum, devnum, and funcnum that are set to 0xff,
-	// we do not execute any action and return.
-	// if it is not intel bus then don't enable ASPM.
-	if ((pcipriv->busnumber == 0xff
-		&& pcipriv->devnumber == 0xff
-		&& pcipriv->funcnumber == 0xff)
-		|| (pcipriv->pcibridge_busnum == 0xff
-		&& pcipriv->pcibridge_devnum == 0xff
-		&& pcipriv->pcibridge_funcnum == 0xff))
-	{
-		DBG_871X("PlatformEnableASPM(): Fail to enable ASPM. Cannot find the Bus of PCI(Bridge).\n");
-		return;
-	}
-
-	if (pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_UNKNOWN) {
-		DBG_871X("%s(): Disable ASPM. Recognize the Bus of PCI(Bridge) as UNKNOWN.\n", __func__);
-	}
-
-	if (pwrpriv->reg_rfps_level & RT_RF_OFF_LEVL_CLK_REQ) {
-		RT_CLEAR_PS_LEVEL(pwrpriv, RT_RF_OFF_LEVL_CLK_REQ);
-		rtw_pci_switch_clk_req(padapter, 0x0);
-	}
-
-	{
-		// Suggested by SD1 for promising device will in L0 state after an I/O.
-		u8 tmp_u1b;
-
-		pci_read_config_byte(pdvobjpriv->ppcidev, 0x80, &tmp_u1b);
-	}
-
-	// Retrieve original configuration settings.
-	linkctrl_reg = pcipriv->linkctrl_reg;
-	pcibridge_linkctrlreg = pcipriv->pcibridge_linkctrlreg;
-
-	// Set corresponding value.
-	aspmlevel |= BIT(0) | BIT(1);
-	linkctrl_reg &= ~aspmlevel;
-	pcibridge_linkctrlreg &= ~(BIT(0) | BIT(1));
-
-	rtw_pci_platform_switch_device_pci_aspm(padapter, linkctrl_reg);
-	rtw_udelay_os(50);
-
-	//When there exists anyone's busnum, devnum, and funcnum that are set to 0xff,
-	// we do not execute any action and return.
-	if ((pcipriv->busnumber == 0xff &&
-		pcipriv->devnumber == 0xff &&
-		pcipriv->funcnumber == 0xff) ||
-		(pcipriv->pcibridge_busnum == 0xff &&
-		pcipriv->pcibridge_devnum == 0xff
-		&& pcipriv->pcibridge_funcnum == 0xff))
-	{
-		//Do Nothing!!
-	}
-	else
-	{
-		//4 //Disable Pci Bridge ASPM
-		pcicfg_addrport = (pcipriv->pcibridge_busnum << 16) |
-						(pcipriv->pcibridge_devnum << 11) |
-						(pcipriv->pcibridge_funcnum << 8) | (1 << 31);
-		num4bytes = (pcipriv->pcibridge_pciehdr_offset + 0x10) / 4;
-
-		// set up address port at 0xCF8 offset field= 0 (dev|vend)
-		NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (num4bytes << 2));
-
-		// now grab data port with device|vendor 4 byte dword
-		NdisRawWritePortUchar(PCI_CONF_DATA, pcibridge_linkctrlreg);
-
-		DBG_871X("rtw_pci_disable_aspm():PciBridge busnumber[%x], DevNumbe[%x], funcnumber[%x], Write reg[%x] = %x\n",
-			pcipriv->pcibridge_busnum, pcipriv->pcibridge_devnum,
-			pcipriv->pcibridge_funcnum,
-			(pcipriv->pcibridge_pciehdr_offset+0x10), pcibridge_linkctrlreg);
-
-		rtw_udelay_os(50);
-	}
-}
-
-//[ASPM]
-//Description:
-//              Enable RTL8192SE ASPM & Enable Pci Bridge ASPM for power saving
-//              We should follow the sequence to enable RTL8192SE first then enable Pci Bridge ASPM
-//              or the system will show bluescreen.
-void rtw_pci_enable_aspm(_adapter *padapter)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pwrctrl_priv	*pwrpriv = &padapter->pwrctrlpriv;
-	struct pci_priv	*pcipriv = &(pdvobjpriv->pcipriv);
-	u16	aspmlevel = 0;
-	u32	pcicfg_addrport = 0;
-	u8	num4bytes;
-	u8	u_pcibridge_aspmsetting = 0;
-	u8	u_device_aspmsetting = 0;
-
-	// When there exists anyone's busnum, devnum, and funcnum that are set to 0xff,
-	// we do not execute any action and return.
-	// if it is not intel bus then don't enable ASPM.
-
-	if ((pcipriv->busnumber == 0xff
-		&& pcipriv->devnumber == 0xff
-		&& pcipriv->funcnumber == 0xff)
-		|| (pcipriv->pcibridge_busnum == 0xff
-		&& pcipriv->pcibridge_devnum == 0xff
-		&& pcipriv->pcibridge_funcnum == 0xff))
-	{
-		DBG_871X("PlatformEnableASPM(): Fail to enable ASPM. Cannot find the Bus of PCI(Bridge).\n");
-		return;
-	}
-
-	//4 Enable Pci Bridge ASPM
-	pcicfg_addrport = (pcipriv->pcibridge_busnum << 16)
-					| (pcipriv->pcibridge_devnum << 11)
-					| (pcipriv->pcibridge_funcnum << 8) | (1 << 31);
-	num4bytes = (pcipriv->pcibridge_pciehdr_offset + 0x10) / 4;
-	// set up address port at 0xCF8 offset field= 0 (dev|vend)
-	NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (num4bytes << 2));
-	// now grab data port with device|vendor 4 byte dword
-
-	u_pcibridge_aspmsetting = pcipriv->pcibridge_linkctrlreg | pdvobjpriv->const_hostpci_aspm_setting;
-
-	if (pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_INTEL ||
-		pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_SIS)
-		u_pcibridge_aspmsetting &= ~BIT(0);
-
-	NdisRawWritePortUchar(PCI_CONF_DATA, u_pcibridge_aspmsetting);
-
-	DBG_871X("PlatformEnableASPM():PciBridge busnumber[%x], DevNumbe[%x], funcnumber[%x], Write reg[%x] = %x\n",
-		pcipriv->pcibridge_busnum,
-		pcipriv->pcibridge_devnum,
-		pcipriv->pcibridge_funcnum,
-		(pcipriv->pcibridge_pciehdr_offset+0x10),
-		u_pcibridge_aspmsetting);
-
-	rtw_udelay_os(50);
-
-	// Get ASPM level (with/without Clock Req)
-	aspmlevel |= pdvobjpriv->const_devicepci_aspm_setting;
-	u_device_aspmsetting = pcipriv->linkctrl_reg;
-	u_device_aspmsetting |= aspmlevel;
-
-	rtw_pci_platform_switch_device_pci_aspm(padapter, u_device_aspmsetting);	//(priv->linkctrl_reg | ASPMLevel));
-
-	if (pwrpriv->reg_rfps_level & RT_RF_OFF_LEVL_CLK_REQ) {
-		rtw_pci_switch_clk_req(padapter, (pwrpriv->reg_rfps_level & RT_RF_OFF_LEVL_CLK_REQ) ? 1 : 0);
-		RT_SET_PS_LEVEL(pwrpriv, RT_RF_OFF_LEVL_CLK_REQ);
-	}
-
-	rtw_udelay_os(50);
-}
-
-//
-//Description:
-//To get link control field by searching from PCIe capability lists.
-//
-static u8
-rtw_get_link_control_field(_adapter *padapter, u8 busnum, u8 devnum,
-				u8 funcnum)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pci_priv	*pcipriv = &(pdvobjpriv->pcipriv);
-	struct rt_pci_capabilities_header capability_hdr;
-	u8	capability_offset, num4bytes;
-	u32	pcicfg_addrport = 0;
-	u8	linkctrl_reg;
-	u8	status = _FALSE;
-
-	//If busnum, devnum, funcnum are set to 0xff.
-	if (busnum == 0xff && devnum == 0xff && funcnum == 0xff) {
-		DBG_871X("GetLinkControlField(): Fail to find PCIe Capability\n");
-		return _FALSE;
-	}
-
-	pcicfg_addrport = (busnum << 16) | (devnum << 11) | (funcnum << 8) | (1 << 31);
-
-	//2PCIeCap
-
-	// The device supports capability lists. Find the capabilities.
-	num4bytes = 0x34 / 4;
-	//get capability_offset
-	// set up address port at 0xCF8 offset field= 0 (dev|vend)
-	NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (num4bytes << 2));
-	// now grab data port with device|vendor 4 byte dword
-	NdisRawReadPortUchar(PCI_CONF_DATA, &capability_offset);
-
-	// Loop through the capabilities in search of the power management capability.
-	// The list is NULL-terminated, so the last offset will always be zero.
-
-	while (capability_offset != 0) {
-		// First find the number of 4 Byte.
-		num4bytes = capability_offset / 4;
-
-		// Read the header of the capability at  this offset. If the retrieved capability is not
-		// the power management capability that we are looking for, follow the link to the
-		// next capability and continue looping.
-
-		//4 get capability_hdr
-		// set up address port at 0xCF8 offset field= 0 (dev|vend)
-		NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (num4bytes << 2));
-		// now grab data port with device|vendor 4 byte dword
-		NdisRawReadPortUshort(PCI_CONF_DATA, (u16 *) & capability_hdr);
-
-		// Found the PCI express capability
-		if (capability_hdr.capability_id == PCI_CAPABILITY_ID_PCI_EXPRESS)
-		{
-			break;
-		}
-		else
-		{
-			// This is some other capability. Keep looking for the PCI express capability.
-			capability_offset = capability_hdr.next;
-		}
-	}
-
-	if (capability_hdr.capability_id == PCI_CAPABILITY_ID_PCI_EXPRESS)	//
-	{
-		num4bytes = (capability_offset + 0x10) / 4;
-
-		//4 Read  Link Control Register
-		// set up address port at 0xCF8 offset field= 0 (dev|vend)
-		NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (num4bytes << 2));
-		// now grab data port with device|vendor 4 byte dword
-		NdisRawReadPortUchar(PCI_CONF_DATA, &linkctrl_reg);
-
-		pcipriv->pcibridge_pciehdr_offset = capability_offset;
-		pcipriv->pcibridge_linkctrlreg = linkctrl_reg;
-
-		status = _TRUE;
-	}
-	else
-	{
-		// We didn't find a PCIe capability.
-		DBG_871X("GetLinkControlField(): Cannot Find PCIe Capability\n");
-	}
-
-	return status;
-}
-
-//
-//Description:
-//To get PCI bus infomation and return busnum, devnum, and funcnum about
-//the bus(bridge) which the device binds.
-//
-static u8
-rtw_get_pci_bus_info(_adapter *padapter,
-			  u16 vendorid,
-			  u16 deviceid,
-			  u8 irql, u8 basecode, u8 subclass, u8 filed19val,
-			  u8 * busnum, u8 * devnum, u8 * funcnum)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pci_dev	*pdev = pdvobjpriv->ppcidev;
-	u8	busnum_idx, devicenum_idx, functionnum_idx;
-	u32	pcicfg_addrport = 0;
-	u32	dev_venid = 0, classcode, field19, headertype;
-	u16	venId, devId;
-	u8	basec, subc, irqline;
-	u16	regoffset;
-	u8	b_singlefunc = _FALSE;
-	u8	b_bridgechk = _FALSE;
-
-	*busnum = 0xFF;
-	*devnum = 0xFF;
-	*funcnum = 0xFF;
-
-	//DBG_871X("==============>vendorid:%x,deviceid:%x,irql:%x\n", vendorid,deviceid,irql);
-	if ((basecode == PCI_CLASS_BRIDGE_DEV) &&
-		(subclass == PCI_SUBCLASS_BR_PCI_TO_PCI)
-		&& (filed19val == U1DONTCARE))
-		b_bridgechk = _TRUE;
-
-	// perform a complete pci bus scan operation
-	for (busnum_idx = 0; busnum_idx < PCI_MAX_BRIDGE_NUMBER; busnum_idx++)	//255
-	{
-		for (devicenum_idx = 0; devicenum_idx < PCI_MAX_DEVICES; devicenum_idx++)	//32
-		{
-			b_singlefunc = _FALSE;
-			for (functionnum_idx = 0; functionnum_idx < PCI_MAX_FUNCTION; functionnum_idx++)	//8
-			{
-				//
-				// <Roger_Notes> We have to skip redundant Bus scan to prevent unexpected system hang
-				// if single function is present in this device.
-				// 2009.02.26.
-				//
-				if (functionnum_idx == 0) {
-					//4 get header type (DWORD #3)
-					pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31);
-					NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (3 << 2));
-					NdisRawReadPortUlong(PCI_CONF_DATA, &headertype);
-					headertype = ((headertype >> 16) & 0x0080) >> 7;	// address 0x0e[7].
-					if (headertype == 0)	//Single function
-						b_singlefunc = _TRUE;
-				}
-				else
-				{//By pass the following scan process.
-					if (b_singlefunc == _TRUE)
-						break;
-				}
-
-				// Set access enable control.
-				pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31);
-
-				//4 // Get vendorid/ deviceid
-				// set up address port at 0xCF8 offset field= 0 (dev|vend)
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport);
-				// now grab data port with device|vendor 4 byte dword
-				NdisRawReadPortUlong(PCI_CONF_DATA, &dev_venid);
-
-				// if data port is full of 1s, no device is present
-				// some broken boards return 0 if a slot is empty:
-				if (dev_venid == 0xFFFFFFFF || dev_venid == 0)
-					continue;	//PCI_INVALID_VENDORID
-
-				// 4 // Get irql
-				regoffset = 0x3C;
-				pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31) | (regoffset & 0xFFFFFFFC);
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport);
-				NdisRawReadPortUchar((PCI_CONF_DATA +(regoffset & 0x3)), &irqline);
-
-				venId = (u16) (dev_venid >> 0) & 0xFFFF;
-				devId = (u16) (dev_venid >> 16) & 0xFFFF;
-
-				// Check Vendor ID
-				if (!b_bridgechk && (venId != vendorid) && (vendorid != U2DONTCARE))
-					continue;
-
-				// Check Device ID
-				if (!b_bridgechk && (devId != deviceid) && (deviceid != U2DONTCARE))
-					continue;
-
-				// Check irql
-				if (!b_bridgechk && (irqline != irql) && (irql != U1DONTCARE))
-					continue;
-
-				//4 get Class Code
-				pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31);
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (2 << 2));
-				NdisRawReadPortUlong(PCI_CONF_DATA, &classcode);
-				classcode = classcode >> 8;
-
-				basec = (u8) (classcode >> 16) & 0xFF;
-				subc = (u8) (classcode >> 8) & 0xFF;
-				if (b_bridgechk && (venId != vendorid) && (basec == basecode) && (subc == subclass))
-					return _TRUE;
-
-				// Check Vendor ID
-				if (b_bridgechk && (venId != vendorid) && (vendorid != U2DONTCARE))
-					continue;
-
-				// Check Device ID
-				if (b_bridgechk && (devId != deviceid) && (deviceid != U2DONTCARE))
-					continue;
-
-				// Check irql
-				if (b_bridgechk && (irqline != irql) && (irql != U1DONTCARE))
-					continue;
-
-				//4 get field 0x19 value  (DWORD #6)
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (6 << 2));
-				NdisRawReadPortUlong(PCI_CONF_DATA, &field19);
-				field19 = (field19 >> 8) & 0xFF;
-
-				//4 Matching Class Code and filed19.
-				if ((basec == basecode) && (subc == subclass) && ((field19 == filed19val) || (filed19val == U1DONTCARE))) {
-					*busnum = busnum_idx;
-					*devnum = devicenum_idx;
-					*funcnum = functionnum_idx;
-
-					DBG_871X("GetPciBusInfo(): Find Device(%X:%X)  bus=%d dev=%d, func=%d\n",
-						vendorid, deviceid, busnum_idx, devicenum_idx, functionnum_idx);
-					return _TRUE;
-				}
-			}
-		}
-	}
-
-	DBG_871X("GetPciBusInfo(): Cannot Find Device(%X:%X:%X)\n", vendorid, deviceid, dev_venid);
-
-	return _FALSE;
-}
-
-static u8
-rtw_get_pci_brideg_info(_adapter *padapter,
-			     u8 basecode,
-			     u8 subclass,
-			     u8 filed19val, u8 * busnum, u8 * devnum,
-			     u8 * funcnum, u16 * vendorid, u16 * deviceid)
-{
-	u8	busnum_idx, devicenum_idx, functionnum_idx;
-	u32	pcicfg_addrport = 0;
-	u32	dev_venid, classcode, field19, headertype;
-	u16	venId, devId;
-	u8	basec, subc, irqline;
-	u16	regoffset;
-	u8	b_singlefunc = _FALSE;
-
-	*busnum = 0xFF;
-	*devnum = 0xFF;
-	*funcnum = 0xFF;
-
-	// perform a complete pci bus scan operation
-	for (busnum_idx = 0; busnum_idx < PCI_MAX_BRIDGE_NUMBER; busnum_idx++)	//255
-	{
-		for (devicenum_idx = 0; devicenum_idx < PCI_MAX_DEVICES; devicenum_idx++)	//32
-		{
-			b_singlefunc = _FALSE;
-			for (functionnum_idx = 0; functionnum_idx < PCI_MAX_FUNCTION; functionnum_idx++)	//8
-			{
-				//
-				// <Roger_Notes> We have to skip redundant Bus scan to prevent unexpected system hang
-				// if single function is present in this device.
-				// 2009.02.26.
-				//
-				if (functionnum_idx == 0)
-				{
-					//4 get header type (DWORD #3)
-					pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31);
-					//NdisRawWritePortUlong((ULONG_PTR)PCI_CONF_ADDRESS ,  pcicfg_addrport + (3 << 2));
-					//NdisRawReadPortUlong((ULONG_PTR)PCI_CONF_DATA, &headertype);
-					NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (3 << 2));
-					NdisRawReadPortUlong(PCI_CONF_DATA, &headertype);
-					headertype = ((headertype >> 16) & 0x0080) >> 7;	// address 0x0e[7].
-					if (headertype == 0)	//Single function
-						b_singlefunc = _TRUE;
-				}
-				else
-				{//By pass the following scan process.
-					if (b_singlefunc == _TRUE)
-						break;
-				}
-
-				pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31);
-
-				//4 // Get vendorid/ deviceid
-				// set up address port at 0xCF8 offset field= 0 (dev|vend)
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport);
-				// now grab data port with device|vendor 4 byte dword
-				NdisRawReadPortUlong(PCI_CONF_DATA, &dev_venid);
-
-				//4 Get irql
-				regoffset = 0x3C;
-				pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31) | (regoffset & 0xFFFFFFFC);
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport);
-				NdisRawReadPortUchar((PCI_CONF_DATA + (regoffset & 0x3)), &irqline);
-
-				venId = (u16) (dev_venid >> 0) & 0xFFFF;
-				devId = (u16) (dev_venid >> 16) & 0xFFFF;
-
-				//4 get Class Code
-				pcicfg_addrport = (busnum_idx << 16) | (devicenum_idx << 11) | (functionnum_idx << 8) | (1 << 31);
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (2 << 2));
-				NdisRawReadPortUlong(PCI_CONF_DATA, &classcode);
-				classcode = classcode >> 8;
-
-				basec = (u8) (classcode >> 16) & 0xFF;
-				subc = (u8) (classcode >> 8) & 0xFF;
-
-				//4 get field 0x19 value  (DWORD #6)
-				NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (6 << 2));
-				NdisRawReadPortUlong(PCI_CONF_DATA, &field19);
-				field19 = (field19 >> 8) & 0xFF;
-
-				//4 Matching Class Code and filed19.
-				if ((basec == basecode) && (subc == subclass) && ((field19 == filed19val) || (filed19val == U1DONTCARE))) {
-					*busnum = busnum_idx;
-					*devnum = devicenum_idx;
-					*funcnum = functionnum_idx;
-					*vendorid = venId;
-					*deviceid = devId;
-
-					DBG_871X("GetPciBridegInfo : Find Device(%X:%X)  bus=%d dev=%d, func=%d\n",
-						venId, devId, busnum_idx, devicenum_idx, functionnum_idx);
-
-					return _TRUE;
-				}
-			}
-		}
-	}
-
-	DBG_871X("GetPciBridegInfo(): Cannot Find PciBridge for Device\n");
-
-	return _FALSE;
-}				// end of GetPciBridegInfo
-
-//
-//Description:
-//To find specific bridge information.
-//
-static void rtw_find_bridge_info(_adapter *padapter)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pci_priv	*pcipriv = &(pdvobjpriv->pcipriv);
-	u8	pcibridge_busnum = 0xff;
-	u8	pcibridge_devnum = 0xff;
-	u8	pcibridge_funcnum = 0xff;
-	u16	pcibridge_vendorid = 0xff;
-	u16	pcibridge_deviceid = 0xff;
-	u8	tmp = 0;
-
-	rtw_get_pci_brideg_info(padapter,
-				     PCI_CLASS_BRIDGE_DEV,
-				     PCI_SUBCLASS_BR_PCI_TO_PCI,
-				     pcipriv->busnumber,
-				     &pcibridge_busnum,
-				     &pcibridge_devnum, &pcibridge_funcnum,
-				     &pcibridge_vendorid, &pcibridge_deviceid);
-
-	// match the array of vendor id and regonize which chipset is used.
-	pcipriv->pcibridge_vendor = PCI_BRIDGE_VENDOR_UNKNOWN;
-
-	for (tmp = 0; tmp < PCI_BRIDGE_VENDOR_MAX; tmp++) {
-		if (pcibridge_vendorid == pcibridge_vendors[tmp]) {
-			pcipriv->pcibridge_vendor = tmp;
-			DBG_871X("Pci Bridge Vendor is found index: %d\n", tmp);
-			break;
-		}
-	}
-	DBG_871X("Pci Bridge Vendor is %x\n", pcibridge_vendors[tmp]);
-
-	// Update corresponding PCI bus info.
-	pcipriv->pcibridge_busnum = pcibridge_busnum;
-	pcipriv->pcibridge_devnum = pcibridge_devnum;
-	pcipriv->pcibridge_funcnum = pcibridge_funcnum;
-	pcipriv->pcibridge_vendorid = pcibridge_vendorid;
-	pcipriv->pcibridge_deviceid = pcibridge_deviceid;
-
-}
-
-static u8
-rtw_get_amd_l1_patch(_adapter *padapter, u8 busnum, u8 devnum,
-			  u8 funcnum)
-{
-	u8	status = _FALSE;
-	u8	offset_e0;
-	unsigned	offset_e4;
-	u32	pcicfg_addrport = 0;
-
-	pcicfg_addrport = (busnum << 16) | (devnum << 11) | (funcnum << 8) | (1 << 31);
-
-	NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + 0xE0);
-	NdisRawWritePortUchar(PCI_CONF_DATA, 0xA0);
-
-	NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + 0xE0);
-	NdisRawReadPortUchar(PCI_CONF_DATA, &offset_e0);
-
-	if (offset_e0 == 0xA0)
-	{
-		NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + 0xE4);
-		NdisRawReadPortUlong(PCI_CONF_DATA, &offset_e4);
-		//DbgPrint("Offset E4 %x\n", offset_e4);
-		if (offset_e4 & BIT(23))
-			status = _TRUE;
-	}
-
-	return status;
-}
-#else
-/*Disable RTL8192SE ASPM & Disable Pci Bridge ASPM*/
-void rtw_pci_disable_aspm(_adapter *padapter)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pwrctrl_priv	*pwrpriv = &padapter->pwrctrlpriv;
-	struct pci_dev	*pdev = pdvobjpriv->ppcidev;
-	struct pci_dev	*bridge_pdev = pdev->bus->self;
-	struct pci_priv	*pcipriv = &(pdvobjpriv->pcipriv);
-	u8	linkctrl_reg;
-	u16	pcibridge_linkctrlreg;
-	u16	aspmlevel = 0;
-
-	// We do not diable/enable ASPM by driver, in the future, the BIOS will enable host and NIC ASPM.
-	// Advertised by SD1 victorh. Added by tynli. 2009.11.23.
-	if(pdvobjpriv->const_pci_aspm == 0)
-		return;
-
-	if(!padapter->hw_init_completed)
-		return;
-
-	if (pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_UNKNOWN) {
-		RT_TRACE(_module_hci_intfs_c_, _drv_err_, ("%s(): PCI(Bridge) UNKNOWN.\n", __FUNCTION__));
-		return;
-	}
-
-	linkctrl_reg = pcipriv->linkctrl_reg;
-	pcibridge_linkctrlreg = pcipriv->pcibridge_linkctrlreg;
-
-	// Set corresponding value.
-	aspmlevel |= BIT(0) | BIT(1);
-	linkctrl_reg &=~aspmlevel;
-	pcibridge_linkctrlreg &=~aspmlevel;
-
-	if (pwrpriv->reg_rfps_level & RT_RF_OFF_LEVL_CLK_REQ) {
-		RT_CLEAR_PS_LEVEL(pwrpriv, RT_RF_OFF_LEVL_CLK_REQ);
-		rtw_pci_switch_clk_req(padapter, 0x0);
-	}
-
-	{
-		/*for promising device will in L0 state after an I/O.*/
-		u8 tmp_u1b;
-		pci_read_config_byte(pdev, 0x80, &tmp_u1b);
-	}
-
-	rtw_pci_platform_switch_device_pci_aspm(padapter, linkctrl_reg);
-	rtw_udelay_os(50);
-
-	//When there exists anyone's BusNum, DevNum, and FuncNum that are set to 0xff,
-	// we do not execute any action and return. Added by tynli.
-	if( (pcipriv->busnumber == 0xff && pcipriv->devnumber == 0xff && pcipriv->funcnumber == 0xff) ||
-		(pcipriv->pcibridge_busnum == 0xff && pcipriv->pcibridge_devnum == 0xff && pcipriv->pcibridge_funcnum == 0xff) )
-	{
-		// Do Nothing!!
-	}
-	else
-	{
-		/*Disable Pci Bridge ASPM*/
-		//NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + (num4bytes << 2));
-		//NdisRawWritePortUchar(PCI_CONF_DATA, pcibridge_linkctrlreg);
-		pci_write_config_byte(bridge_pdev, pcipriv->pcibridge_pciehdr_offset + 0x10, pcibridge_linkctrlreg);
-
-		DBG_871X("rtw_pci_disable_aspm():PciBridge busnumber[%x], DevNumbe[%x], funcnumber[%x], Write reg[%x] = %x\n",
-			pcipriv->pcibridge_busnum, pcipriv->pcibridge_devnum,
-			pcipriv->pcibridge_funcnum,
-			(pcipriv->pcibridge_pciehdr_offset+0x10), pcibridge_linkctrlreg);
-
-		rtw_udelay_os(50);
-	}
-
-}
-
-/*Enable RTL8192SE ASPM & Enable Pci Bridge ASPM for
-power saving We should follow the sequence to enable
-RTL8192SE first then enable Pci Bridge ASPM
-or the system will show bluescreen.*/
-void rtw_pci_enable_aspm(_adapter *padapter)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pwrctrl_priv	*pwrpriv = &padapter->pwrctrlpriv;
-	struct pci_dev	*pdev = pdvobjpriv->ppcidev;
-	struct pci_dev	*bridge_pdev = pdev->bus->self;
-	struct pci_priv	*pcipriv = &(pdvobjpriv->pcipriv);
-	u16	aspmlevel = 0;
-	u8	u_pcibridge_aspmsetting = 0;
-	u8	u_device_aspmsetting = 0;
-	u32	u_device_aspmsupportsetting = 0;
-
-	// We do not diable/enable ASPM by driver, in the future, the BIOS will enable host and NIC ASPM.
-	// Advertised by SD1 victorh. Added by tynli. 2009.11.23.
-	if(pdvobjpriv->const_pci_aspm == 0)
-		return;
-
-	//When there exists anyone's BusNum, DevNum, and FuncNum that are set to 0xff,
-	// we do not execute any action and return. Added by tynli.
-	if( (pcipriv->busnumber == 0xff && pcipriv->devnumber == 0xff && pcipriv->funcnumber == 0xff) ||
-		(pcipriv->pcibridge_busnum == 0xff && pcipriv->pcibridge_devnum == 0xff && pcipriv->pcibridge_funcnum == 0xff) )
-	{
-		DBG_871X("rtw_pci_enable_aspm(): Fail to enable ASPM. Cannot find the Bus of PCI(Bridge).\n");
-		return;
-	}
-
-//Get Bridge ASPM Support
-//not to enable bridge aspm if bridge does not support
-//Added by sherry 20100803
-	if (IS_HARDWARE_TYPE_8192DE(padapter))
-	{
-		//PciCfgAddrPort = (pcipriv->pcibridge_busnum << 16)|(pcipriv->pcibridge_devnum<< 11)|(pcipriv->pcibridge_funcnum <<  8)|(1 << 31);
-		//Num4Bytes = (pcipriv->pcibridge_pciehdr_offset+0x0C)/4;
-		//NdisRawWritePortUlong((ULONG_PTR)PCI_CONF_ADDRESS , PciCfgAddrPort+(Num4Bytes << 2));
-		//NdisRawReadPortUlong((ULONG_PTR)PCI_CONF_DATA,&uDeviceASPMSupportSetting);
-		pci_read_config_dword(bridge_pdev, (pcipriv->pcibridge_pciehdr_offset+0x0C), &u_device_aspmsupportsetting);
-		DBG_871X("rtw_pci_enable_aspm(): Bridge ASPM support %x \n",u_device_aspmsupportsetting);
-		if(((u_device_aspmsupportsetting & BIT(11)) != BIT(11)) || ((u_device_aspmsupportsetting & BIT(10)) != BIT(10)))
-		{
-			if(pdvobjpriv->const_devicepci_aspm_setting == 3)
-			{
-				DBG_871X("rtw_pci_enable_aspm(): Bridge not support L0S or L1\n");
-				return;
-			}
-			else if(pdvobjpriv->const_devicepci_aspm_setting == 2)
-			{
-				if((u_device_aspmsupportsetting & BIT(11)) != BIT(11))
-				{
-					DBG_871X("rtw_pci_enable_aspm(): Bridge not support L1 \n");
-					return;
-				}
-			}
-			else if(pdvobjpriv->const_devicepci_aspm_setting == 1)
-			{
-				if((u_device_aspmsupportsetting & BIT(10)) != BIT(10))
-				{
-					DBG_871X("rtw_pci_enable_aspm(): Bridge not support L0s \n");
-					return;
-				}
-
-			}
-		}
-		else
-		{
-			DBG_871X("rtw_pci_enable_aspm(): Bridge support L0s and L1 \n");
-		}
-	}
-
-
-	/*Enable Pci Bridge ASPM*/
-	//PciCfgAddrPort = (pcipriv->pcibridge_busnum << 16)|(pcipriv->pcibridge_devnum<< 11) |(pcipriv->pcibridge_funcnum <<  8)|(1 << 31);
-	//Num4Bytes = (pcipriv->pcibridge_pciehdr_offset+0x10)/4;
-	// set up address port at 0xCF8 offset field= 0 (dev|vend)
-	//NdisRawWritePortUlong(PCI_CONF_ADDRESS, PciCfgAddrPort + (Num4Bytes << 2));
-	// now grab data port with device|vendor 4 byte dword
-
-	u_pcibridge_aspmsetting = pcipriv->pcibridge_linkctrlreg;
-	u_pcibridge_aspmsetting |= pdvobjpriv->const_hostpci_aspm_setting;
-
-	if (pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_INTEL ||
-		pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_SIS )
-		u_pcibridge_aspmsetting &= ~BIT(0); // for intel host 42 device 43
-
-	//NdisRawWritePortUchar(PCI_CONF_DATA, u_pcibridge_aspmsetting);
-	pci_write_config_byte(bridge_pdev, (pcipriv->pcibridge_pciehdr_offset+0x10), u_pcibridge_aspmsetting);
-
-	DBG_871X("PlatformEnableASPM():PciBridge busnumber[%x], DevNumbe[%x], funcnumber[%x], Write reg[%x] = %x\n",
-		pcipriv->pcibridge_busnum, pcipriv->pcibridge_devnum, pcipriv->pcibridge_funcnum,
-		(pcipriv->pcibridge_pciehdr_offset+0x10),
-		u_pcibridge_aspmsetting);
-
-	rtw_udelay_os(50);
-
-	/*Get ASPM level (with/without Clock Req)*/
-	aspmlevel |= pdvobjpriv->const_devicepci_aspm_setting;
-	u_device_aspmsetting = pcipriv->linkctrl_reg;
-	u_device_aspmsetting |= aspmlevel; // device 43
-
-	rtw_pci_platform_switch_device_pci_aspm(padapter, u_device_aspmsetting);
-
-	if (pwrpriv->reg_rfps_level & RT_RF_OFF_LEVL_CLK_REQ) {
-		rtw_pci_switch_clk_req(padapter, (pwrpriv->reg_rfps_level & RT_RF_OFF_LEVL_CLK_REQ) ? 1 : 0);
-		RT_SET_PS_LEVEL(pwrpriv, RT_RF_OFF_LEVL_CLK_REQ);
-	}
-
-	rtw_udelay_os(50);
-}
-
-static u8 rtw_pci_get_amd_l1_patch(struct dvobj_priv *dvobj)
-{
-	struct pci_dev	*pdev = dvobj->ppcidev;
-	struct pci_dev	*bridge_pdev = pdev->bus->self;
-	u8	status = _FALSE;
-	u8	offset_e0;
-	u32	offset_e4;
-
-	//NdisRawWritePortUlong(PCI_CONF_ADDRESS,pcicfg_addrport + 0xE0);
-	//NdisRawWritePortUchar(PCI_CONF_DATA, 0xA0);
-	pci_write_config_byte(bridge_pdev, 0xE0, 0xA0);
-
-	//NdisRawWritePortUlong(PCI_CONF_ADDRESS,pcicfg_addrport + 0xE0);
-	//NdisRawReadPortUchar(PCI_CONF_DATA, &offset_e0);
-	pci_read_config_byte(bridge_pdev, 0xE0, &offset_e0);
-
-	if (offset_e0 == 0xA0) {
-		//NdisRawWritePortUlong(PCI_CONF_ADDRESS, pcicfg_addrport + 0xE4);
-		//NdisRawReadPortUlong(PCI_CONF_DATA, &offset_e4);
-		pci_read_config_dword(bridge_pdev, 0xE4, &offset_e4);
-		if (offset_e4 & BIT(23))
-			status = _TRUE;
-	}
-
-	return status;
-}
-
-static void rtw_pci_get_linkcontrol_field(struct dvobj_priv *dvobj)
-{
-	struct pci_priv	*pcipriv = &(dvobj->pcipriv);
-	struct pci_dev	*pdev = dvobj->ppcidev;
-	struct pci_dev	*bridge_pdev = pdev->bus->self;
-	u8	capabilityoffset = pcipriv->pcibridge_pciehdr_offset;
-	u8	linkctrl_reg;
-
-	/*Read  Link Control Register*/
-	pci_read_config_byte(bridge_pdev, capabilityoffset + PCI_EXP_LNKCTL, &linkctrl_reg);
-
-	pcipriv->pcibridge_linkctrlreg = linkctrl_reg;
-}
-#endif
-
-static void rtw_pci_parse_configuration(struct dvobj_priv *dvobj)
-{
-	struct pci_dev	*pdev = dvobj->ppcidev;
-	struct pci_priv	*pcipriv = &(dvobj->pcipriv);
-	u8 tmp;
-	int pos;
-	u8 linkctrl_reg;
-
-	//Link Control Register
-	pos = pci_find_capability(pdev, PCI_CAP_ID_EXP);
-	pci_read_config_byte(pdev, pos + PCI_EXP_LNKCTL, &linkctrl_reg);
-	pcipriv->linkctrl_reg = linkctrl_reg;
-
-	//DBG_871X("Link Control Register = %x\n", pcipriv->linkctrl_reg);
-
-	pci_read_config_byte(pdev, 0x98, &tmp);
-	tmp |= BIT(4);
-	pci_write_config_byte(pdev, 0x98, tmp);
-
-	//tmp = 0x17;
-	//pci_write_config_byte(pdev, 0x70f, tmp);
-}
-
-//
-// Update PCI dependent default settings.
-//
-static void rtw_pci_update_default_setting(_adapter *padapter)
-{
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-	struct pci_priv	*pcipriv = &(pdvobjpriv->pcipriv);
-	struct pwrctrl_priv	*pwrpriv = &padapter->pwrctrlpriv;
-
-	//reset pPSC->reg_rfps_level & priv->b_support_aspm
-	pwrpriv->reg_rfps_level = 0;
-	pwrpriv->b_support_aspm = 0;
-
-	// Dynamic Mechanism,
-	//rtw_hal_set_def_var(pAdapter, HAL_DEF_INIT_GAIN, &(pDevice->InitGainState));
-
-	// Update PCI ASPM setting
-	pwrpriv->const_amdpci_aspm = pdvobjpriv->const_amdpci_aspm;
-	switch (pdvobjpriv->const_pci_aspm) {
-		case 0:		// No ASPM
-			break;
-
-		case 1:		// ASPM dynamically enabled/disable.
-			pwrpriv->reg_rfps_level |= RT_RF_LPS_LEVEL_ASPM;
-			break;
-
-		case 2:		// ASPM with Clock Req dynamically enabled/disable.
-			pwrpriv->reg_rfps_level |= (RT_RF_LPS_LEVEL_ASPM | RT_RF_OFF_LEVL_CLK_REQ);
-			break;
-
-		case 3:		// Always enable ASPM and Clock Req from initialization to halt.
-			pwrpriv->reg_rfps_level &= ~(RT_RF_LPS_LEVEL_ASPM);
-			pwrpriv->reg_rfps_level |= (RT_RF_PS_LEVEL_ALWAYS_ASPM | RT_RF_OFF_LEVL_CLK_REQ);
-			break;
-
-		case 4:		// Always enable ASPM without Clock Req from initialization to halt.
-			pwrpriv->reg_rfps_level &= ~(RT_RF_LPS_LEVEL_ASPM | RT_RF_OFF_LEVL_CLK_REQ);
-			pwrpriv->reg_rfps_level |= RT_RF_PS_LEVEL_ALWAYS_ASPM;
-			break;
-	}
-
-	pwrpriv->reg_rfps_level |= RT_RF_OFF_LEVL_HALT_NIC;
-
-	// Update Radio OFF setting
-	switch (pdvobjpriv->const_hwsw_rfoff_d3) {
-		case 1:
-			if (pwrpriv->reg_rfps_level & RT_RF_LPS_LEVEL_ASPM)
-				pwrpriv->reg_rfps_level |= RT_RF_OFF_LEVL_ASPM;
-			break;
-
-		case 2:
-			if (pwrpriv->reg_rfps_level & RT_RF_LPS_LEVEL_ASPM)
-				pwrpriv->reg_rfps_level |= RT_RF_OFF_LEVL_ASPM;
-			pwrpriv->reg_rfps_level |= RT_RF_OFF_LEVL_HALT_NIC;
-			break;
-
-		case 3:
-			pwrpriv->reg_rfps_level |= RT_RF_OFF_LEVL_PCI_D3;
-			break;
-	}
-
-	// Update Rx 2R setting
-	//pPSC->reg_rfps_level |= ((pDevice->RegLPS2RDisable) ? RT_RF_LPS_DISALBE_2R : 0);
-
-	//
-	// Set HW definition to determine if it supports ASPM.
-	//
-	switch (pdvobjpriv->const_support_pciaspm) {
-		case 0:	// Not support ASPM.
-			{
-				u8	b_support_aspm = _FALSE;
-				pwrpriv->b_support_aspm = b_support_aspm;
-			}
-			break;
-
-		case 1:	// Support ASPM.
-			{
-				u8	b_support_aspm = _TRUE;
-				u8	b_support_backdoor = _TRUE;
-
-				pwrpriv->b_support_aspm = b_support_aspm;
-
-				/*if(pAdapter->MgntInfo.CustomerID == RT_CID_TOSHIBA &&
-					pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_AMD &&
-					!pcipriv->amd_l1_patch)
-					b_support_backdoor = _FALSE;*/
-
-				pwrpriv->b_support_backdoor = b_support_backdoor;
-			}
-			break;
-
-		case 2:	// Set by Chipset.
-			// ASPM value set by chipset.
-			if (pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_INTEL) {
-				u8	b_support_aspm = _TRUE;
-				pwrpriv->b_support_aspm = b_support_aspm;
-			}
-			break;
-
-		default:
-			// Do nothing. Set when finding the chipset.
-			break;
-	}
-}
-
-static void rtw_pci_initialize_adapter_common(_adapter *padapter)
-{
-	struct pwrctrl_priv	*pwrpriv = &padapter->pwrctrlpriv;
-
-	rtw_pci_update_default_setting(padapter);
-
-	if (pwrpriv->reg_rfps_level & RT_RF_PS_LEVEL_ALWAYS_ASPM) {
-		// Always enable ASPM & Clock Req.
-		rtw_pci_enable_aspm(padapter);
-		RT_SET_PS_LEVEL(pwrpriv, RT_RF_PS_LEVEL_ALWAYS_ASPM);
-	}
-
-}
-
-#if (LINUX_VERSION_CODE < KERNEL_VERSION(2,5,0)) || (LINUX_VERSION_CODE > KERNEL_VERSION(2,6,18))
-#define rtw_pci_interrupt(x,y,z) rtw_pci_interrupt(x,y)
-#endif
-
-static irqreturn_t rtw_pci_interrupt(int irq, void *priv, struct pt_regs *regs)
-{
-	struct dvobj_priv *dvobj = (struct dvobj_priv *)priv;
-	_adapter *adapter = dvobj->if1;
-
-	if (dvobj->irq_enabled == 0) {
-		return IRQ_HANDLED;
-	}
-
-	if(rtw_hal_interrupt_handler(adapter) == _FAIL)
-		return IRQ_HANDLED;
-		//return IRQ_NONE;
-
-	return IRQ_HANDLED;
-}
-
-#ifdef RTK_DMP_PLATFORM
-#define pci_iounmap(x,y) iounmap(y)
-#endif
-
-int pci_alloc_irq(struct dvobj_priv *dvobj)
-{
-	int err;
-	struct pci_dev *pdev = dvobj->ppcidev;
-
-#if defined(IRQF_SHARED)
-	err = request_irq(pdev->irq, &rtw_pci_interrupt, IRQF_SHARED, DRV_NAME, dvobj);
-#else
-	err = request_irq(pdev->irq, &rtw_pci_interrupt, SA_SHIRQ, DRV_NAME, dvobj);
-#endif
-	if (err) {
-		DBG_871X("Error allocating IRQ %d",pdev->irq);
-	} else {
-		dvobj->irq_alloc = 1;
-		DBG_871X("Request_irq OK, IRQ %d\n",pdev->irq);
-	}
-
-	return err?_FAIL:_SUCCESS;
-}
-
-static struct dvobj_priv *pci_dvobj_init(struct pci_dev *pdev)
-{
-	int err;
-	u32	status = _FAIL;
-	struct dvobj_priv *dvobj = NULL;
-	struct pci_priv	*pcipriv = NULL;
-	struct pci_dev *bridge_pdev = pdev->bus->self;
-	unsigned long pmem_start, pmem_len, pmem_flags;
-	u8	tmp;
-
-_func_enter_;
-
-	if ((dvobj = (struct dvobj_priv*)rtw_zmalloc(sizeof(*dvobj))) == NULL) {
-		goto exit;
-	}
-	dvobj->ppcidev = pdev;
-	pcipriv = &(dvobj->pcipriv);
-	pci_set_drvdata(pdev, dvobj);
-
-	_rtw_mutex_init(&dvobj->hw_init_mutex);
-	_rtw_mutex_init(&dvobj->h2c_fwcmd_mutex);
-	_rtw_mutex_init(&dvobj->setch_mutex);
-	_rtw_mutex_init(&dvobj->setbw_mutex);
-
-
-	if ( (err = pci_enable_device(pdev)) != 0) {
-		DBG_871X(KERN_ERR "%s : Cannot enable new PCI device\n", pci_name(pdev));
-		goto free_dvobj;
-	}
-
-#ifdef CONFIG_64BIT_DMA
-	if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
-		DBG_871X("RTL819xCE: Using 64bit DMA\n");
-		if ((err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64))) != 0) {
-			DBG_871X(KERN_ERR "Unable to obtain 64bit DMA for consistent allocations\n");
-			goto disable_picdev;
-		}
-		dvobj->bdma64 = _TRUE;
-	} else
-#endif
-	{
-		if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(32))) {
-			if ((err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32))) != 0) {
-				DBG_871X(KERN_ERR "Unable to obtain 32bit DMA for consistent allocations\n");
-				goto disable_picdev;
-			}
-		}
-	}
-
-	pci_set_master(pdev);
-
-	if ((err = pci_request_regions(pdev, DRV_NAME)) != 0) {
-		DBG_871X(KERN_ERR "Can't obtain PCI resources\n");
-		goto disable_picdev;
-	}
-	//MEM map
-	pmem_start = pci_resource_start(pdev, 2);
-	pmem_len = pci_resource_len(pdev, 2);
-	pmem_flags = pci_resource_flags(pdev, 2);
-
-#ifdef RTK_DMP_PLATFORM
-	dvobj->pci_mem_start = (unsigned long)ioremap_nocache(pmem_start, pmem_len);
-#else
-	dvobj->pci_mem_start = (unsigned long)pci_iomap(pdev, 2, pmem_len); /* shared mem start */
-#endif
-	if (dvobj->pci_mem_start == 0) {
-		DBG_871X(KERN_ERR "Can't map PCI mem\n");
-		goto release_regions;
-	}
-
-	DBG_871X("Memory mapped space start: 0x%08lx len:%08lx flags:%08lx, after map:0x%08lx\n",
-		pmem_start, pmem_len, pmem_flags, dvobj->pci_mem_start);
-
-	// Disable Clk Request */
-	pci_write_config_byte(pdev, 0x81, 0);
-	// leave D3 mode */
-	pci_write_config_byte(pdev, 0x44, 0);
-	pci_write_config_byte(pdev, 0x04, 0x06);
-	pci_write_config_byte(pdev, 0x04, 0x07);
-
-
-#if 1
-	/*find bus info*/
-	pcipriv->busnumber = pdev->bus->number;
-	pcipriv->devnumber = PCI_SLOT(pdev->devfn);
-	pcipriv->funcnumber = PCI_FUNC(pdev->devfn);
-
-	/*find bridge info*/
-	pcipriv->pcibridge_vendor = PCI_BRIDGE_VENDOR_UNKNOWN;
-	if(bridge_pdev){
-		pcipriv->pcibridge_vendorid = bridge_pdev->vendor;
-		for (tmp = 0; tmp < PCI_BRIDGE_VENDOR_MAX; tmp++) {
-			if (bridge_pdev->vendor == pcibridge_vendors[tmp]) {
-				pcipriv->pcibridge_vendor = tmp;
-				DBG_871X("Pci Bridge Vendor is found index: %d, %x\n", tmp, pcibridge_vendors[tmp]);
-				break;
-			}
-		}
-	}
-
-	//if (pcipriv->pcibridge_vendor != PCI_BRIDGE_VENDOR_UNKNOWN) {
-	if(bridge_pdev){
-		pcipriv->pcibridge_busnum = bridge_pdev->bus->number;
-		pcipriv->pcibridge_devnum = PCI_SLOT(bridge_pdev->devfn);
-		pcipriv->pcibridge_funcnum = PCI_FUNC(bridge_pdev->devfn);
-
-#if (LINUX_VERSION_CODE < KERNEL_VERSION(2,6,34))
-		pcipriv->pcibridge_pciehdr_offset = pci_find_capability(bridge_pdev, PCI_CAP_ID_EXP);
-#else
-		pcipriv->pcibridge_pciehdr_offset = bridge_pdev->pcie_cap;
-#endif
-
-		rtw_pci_get_linkcontrol_field(dvobj);
-
-		if (pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_AMD) {
-			pcipriv->amd_l1_patch = rtw_pci_get_amd_l1_patch(dvobj);
-		}
-	}
-#else
-	//
-	// Find bridge related info.
-	//
-	rtw_get_pci_bus_info(padapter,
-				  pdev->vendor,
-				  pdev->device,
-				  (u8) pdvobjpriv->irqline,
-				  0x02, 0x80, U1DONTCARE,
-				  &pcipriv->busnumber,
-				  &pcipriv->devnumber,
-				  &pcipriv->funcnumber);
-
-	rtw_find_bridge_info(padapter);
-
-	if (pcipriv->pcibridge_vendor != PCI_BRIDGE_VENDOR_UNKNOWN) {
-		rtw_get_link_control_field(padapter,
-						pcipriv->pcibridge_busnum,
-						pcipriv->pcibridge_devnum,
-						pcipriv->pcibridge_funcnum);
-
-		if (pcipriv->pcibridge_vendor == PCI_BRIDGE_VENDOR_AMD) {
-			pcipriv->amd_l1_patch =
-				rtw_get_amd_l1_patch(padapter,
-							pcipriv->pcibridge_busnum,
-							pcipriv->pcibridge_devnum,
-							pcipriv->pcibridge_funcnum);
-		}
-	}
-#endif
-
-	//
-	// Allow the hardware to look at PCI config information.
-	//
-	rtw_pci_parse_configuration(dvobj);
-
-	DBG_871X("pcidev busnumber:devnumber:funcnumber:"
-		"vendor:link_ctl %d:%d:%d:%x:%x\n",
-		pcipriv->busnumber,
-		pcipriv->devnumber,
-		pcipriv->funcnumber,
-		pdev->vendor,
-		pcipriv->linkctrl_reg);
-
-	DBG_871X("pci_bridge busnumber:devnumber:funcnumber:vendor:"
-		"pcie_cap:link_ctl_reg: %d:%d:%d:%x:%x:%x:%x\n",
-		pcipriv->pcibridge_busnum,
-		pcipriv->pcibridge_devnum,
-		pcipriv->pcibridge_funcnum,
-		pcibridge_vendors[pcipriv->pcibridge_vendor],
-		pcipriv->pcibridge_pciehdr_offset,
-		pcipriv->pcibridge_linkctrlreg,
-		pcipriv->amd_l1_patch);
-
-	status = _SUCCESS;
-
-iounmap:
-	if (status != _SUCCESS && dvobj->pci_mem_start != 0) {
-		pci_iounmap(pdev, (void *)dvobj->pci_mem_start);
-		dvobj->pci_mem_start = 0;
-	}
-release_regions:
-	if (status != _SUCCESS)
-		pci_release_regions(pdev);
-disable_picdev:
-	if (status != _SUCCESS)
-		pci_disable_device(pdev);
-free_dvobj:
-	if (status != _SUCCESS && dvobj) {
-		pci_set_drvdata(pdev, NULL);
-		_rtw_mutex_free(&dvobj->hw_init_mutex);
-		_rtw_mutex_free(&dvobj->h2c_fwcmd_mutex);
-		_rtw_mutex_free(&dvobj->setch_mutex);
-		_rtw_mutex_free(&dvobj->setbw_mutex);
-		rtw_mfree((u8*)dvobj, sizeof(*dvobj));
-		dvobj = NULL;
-	}
-exit:
-_func_exit_;
-	return dvobj;
-}
-
-static void pci_dvobj_deinit(struct pci_dev *pdev)
-{
-	struct dvobj_priv *dvobj = pci_get_drvdata(pdev);
-_func_enter_;
-
-	pci_set_drvdata(pdev, NULL);
-	if (dvobj) {
-		if (dvobj->irq_alloc) {
-			free_irq(pdev->irq, dvobj);
-			dvobj->irq_alloc = 0;
-		}
-
-		if (dvobj->pci_mem_start != 0) {
-			pci_iounmap(pdev, (void *)dvobj->pci_mem_start);
-			dvobj->pci_mem_start = 0;
-		}
-
-		_rtw_mutex_free(&dvobj->hw_init_mutex);
-		_rtw_mutex_free(&dvobj->h2c_fwcmd_mutex);
-		_rtw_mutex_free(&dvobj->setch_mutex);
-		_rtw_mutex_free(&dvobj->setbw_mutex);
-
-		rtw_mfree((u8*)dvobj, sizeof(*dvobj));
-	}
-
-	pci_release_regions(pdev);
-	pci_disable_device(pdev);
-
-_func_exit_;
-}
-
-static void decide_chip_type_by_pci_device_id(_adapter *padapter, struct pci_dev *pdev)
-{
-	u16	venderid, deviceid, irqline;
-	u8	revisionid;
-	struct dvobj_priv	*pdvobjpriv = adapter_to_dvobj(padapter);
-
-
-	venderid = pdev->vendor;
-	deviceid = pdev->device;
-#if (LINUX_VERSION_CODE < KERNEL_VERSION(2,6,23))
-	pci_read_config_byte(pdev, PCI_REVISION_ID, &revisionid); // PCI_REVISION_ID 0x08
-#else
-	revisionid = pdev->revision;
-#endif
-	pci_read_config_word(pdev, PCI_INTERRUPT_LINE, &irqline); // PCI_INTERRUPT_LINE 0x3c
-	pdvobjpriv->irqline = irqline;
-
-
-	//
-	// Decide hardware type here.
-	//
-	if( deviceid == HAL_HW_PCI_8185_DEVICE_ID ||
-	    deviceid == HAL_HW_PCI_8188_DEVICE_ID ||
-	    deviceid == HAL_HW_PCI_8198_DEVICE_ID)
-	{
-		DBG_871X("Adapter (8185/8185B) is found- VendorID/DeviceID=%x/%x\n", venderid, deviceid);
-		padapter->HardwareType=HARDWARE_TYPE_RTL8185;
-	}
-	else if (deviceid == HAL_HW_PCI_8190_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_0045_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_0046_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_DLINK_DEVICE_ID)
-	{
-		DBG_871X("Adapter(8190 PCI) is found - vendorid/deviceid=%x/%x\n", venderid, deviceid);
-		padapter->HardwareType = HARDWARE_TYPE_RTL8190P;
-	}
-	else if (deviceid == HAL_HW_PCI_8192_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_0044_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_0047_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8192SE_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8174_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8173_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8172_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8171_DEVICE_ID)
-	{
-		// 8192e and and 8192se may have the same device ID 8192. However, their Revision
-		// ID is different
-		// Added for 92DE. We deferentiate it from SVID,SDID.
-		if( pdev->subsystem_vendor == 0x10EC && pdev->subsystem_device == 0xE020){
-			padapter->HardwareType = HARDWARE_TYPE_RTL8192DE;
-			DBG_871X("Adapter(8192DE) is found - VendorID/DeviceID/RID=%X/%X/%X\n", venderid, deviceid, revisionid);
-		}else{
-			switch (revisionid) {
-				case HAL_HW_PCI_REVISION_ID_8192PCIE:
-					DBG_871X("Adapter(8192 PCI-E) is found - vendorid/deviceid=%x/%x\n", venderid, deviceid);
-					padapter->HardwareType = HARDWARE_TYPE_RTL8192E;
-					break;
-				case HAL_HW_PCI_REVISION_ID_8192SE:
-					DBG_871X("Adapter(8192SE) is found - vendorid/deviceid=%x/%x\n", venderid, deviceid);
-					padapter->HardwareType = HARDWARE_TYPE_RTL8192SE;
-					break;
-				default:
-					DBG_871X("Err: Unknown device - vendorid/deviceid=%x/%x\n", venderid, deviceid);
-					padapter->HardwareType = HARDWARE_TYPE_RTL8192SE;
-					break;
-			}
-		}
-	}
-	else if(deviceid==HAL_HW_PCI_8723E_DEVICE_ID )
-	{//RTL8723E may have the same device ID with RTL8192CET
-		padapter->HardwareType = HARDWARE_TYPE_RTL8723AE;
-		DBG_871X("Adapter(8723 PCI-E) is found - VendorID/DeviceID=%x/%x\n", venderid, deviceid);
-	}
-	else if (deviceid == HAL_HW_PCI_8192CET_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8192CE_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8191CE_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_8188CE_DEVICE_ID)
-	{
-		DBG_871X("Adapter(8192C PCI-E) is found - vendorid/deviceid=%x/%x\n", venderid, deviceid);
-		padapter->HardwareType = HARDWARE_TYPE_RTL8192CE;
-	}
-	else if (deviceid == HAL_HW_PCI_8192DE_DEVICE_ID ||
-		deviceid == HAL_HW_PCI_002B_DEVICE_ID ){
-		padapter->HardwareType = HARDWARE_TYPE_RTL8192DE;
-		DBG_871X("Adapter(8192DE) is found - VendorID/DeviceID/RID=%X/%X/%X\n", venderid, deviceid, revisionid);
-	}
-	else
-	{
-		DBG_871X("Err: Unknown device - vendorid/deviceid=%x/%x\n", venderid, deviceid);
-		//padapter->HardwareType = HAL_DEFAULT_HARDWARE_TYPE;
-	}
-
-
-	padapter->chip_type = NULL_CHIP_TYPE;
-
-	//TODO:
-#ifdef CONFIG_RTL8192C
-	padapter->chip_type = RTL8188C_8192C;
-	padapter->HardwareType = HARDWARE_TYPE_RTL8192CE;
-#endif
-#ifdef CONFIG_RTL8192D
-	pdvobjpriv->InterfaceNumber = revisionid;
-
-	padapter->chip_type = RTL8192D;
-	padapter->HardwareType = HARDWARE_TYPE_RTL8192DE;
-#endif
-
-}
-
-static void pci_intf_start(_adapter *padapter)
-{
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("+pci_intf_start\n"));
-	DBG_871X("+pci_intf_start\n");
-
-	//Enable hw interrupt
-	rtw_hal_enable_interrupt(padapter);
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("-pci_intf_start\n"));
-	DBG_871X("-pci_intf_start\n");
-}
-
-static void pci_intf_stop(_adapter *padapter)
-{
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("+pci_intf_stop\n"));
-
-	//Disable hw interrupt
-	if(padapter->bSurpriseRemoved == _FALSE)
-	{
-		//device still exists, so driver can do i/o operation
-		rtw_hal_disable_interrupt(padapter);
-		tasklet_disable(&(padapter->recvpriv.recv_tasklet));
-		tasklet_disable(&(padapter->recvpriv.irq_prepare_beacon_tasklet));
-		tasklet_disable(&(padapter->xmitpriv.xmit_tasklet));
-
-#ifdef CONFIG_CONCURRENT_MODE
-		/*	This function only be called at driver removing. disable buddy_adapter too
-			don't disable interrupt of buddy_adapter because it is same as primary.
-		*/
-		if (padapter->pbuddy_adapter){
-			tasklet_disable(&(padapter->pbuddy_adapter->recvpriv.recv_tasklet));
-			tasklet_disable(&(padapter->pbuddy_adapter->recvpriv.irq_prepare_beacon_tasklet));
-			tasklet_disable(&(padapter->pbuddy_adapter->xmitpriv.xmit_tasklet));
-		}
-#endif
-		RT_TRACE(_module_hci_intfs_c_,_drv_err_,("pci_intf_stop: SurpriseRemoved==_FALSE\n"));
-	}
-	else
-	{
-		// Clear irq_enabled to prevent handle interrupt function.
-		adapter_to_dvobj(padapter)->irq_enabled = 0;
-	}
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("-pci_intf_stop\n"));
-
-}
-
-
-static void rtw_dev_unload(_adapter *padapter)
-{
-	struct net_device *pnetdev= (struct net_device*)padapter->pnetdev;
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("+rtw_dev_unload\n"));
-
-	if(padapter->bup == _TRUE)
-	{
-		DBG_871X("+rtw_dev_unload\n");
-
-		padapter->bDriverStopped = _TRUE;
-		#ifdef CONFIG_XMIT_ACK
-		if (padapter->xmitpriv.ack_tx)
-			rtw_ack_tx_done(&padapter->xmitpriv, RTW_SCTX_DONE_DRV_STOP);
-		#endif
-
-		//s3.
-		if(padapter->intf_stop)
-		{
-			padapter->intf_stop(padapter);
-		}
-
-		//s4.
-		rtw_stop_drv_threads(padapter);
-
-
-		//s5.
-		if(padapter->bSurpriseRemoved == _FALSE)
-		{
-			DBG_871X("r871x_dev_unload()->rtl871x_hal_deinit()\n");
-			rtw_hal_deinit(padapter);
-
-			padapter->bSurpriseRemoved = _TRUE;
-		}
-
-		padapter->bup = _FALSE;
-
-	}
-	else
-	{
-		RT_TRACE(_module_hci_intfs_c_,_drv_err_,("r871x_dev_unload():padapter->bup == _FALSE\n" ));
-	}
-
-	DBG_871X("-rtw_dev_unload\n");
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("-rtw_dev_unload\n"));
-
-}
-
-static void disable_ht_for_spec_devid(const struct pci_device_id *pdid)
-{
-#ifdef CONFIG_80211N_HT
-	u16 vid, pid;
-	u32 flags;
-	int i;
-	int num = sizeof(specific_device_id_tbl)/sizeof(struct specific_device_id);
-
-	for(i=0; i<num; i++)
-	{
-		vid = specific_device_id_tbl[i].idVendor;
-		pid = specific_device_id_tbl[i].idProduct;
-		flags = specific_device_id_tbl[i].flags;
-
-		if((pdid->vendor==vid) && (pdid->device==pid) && (flags&SPEC_DEV_ID_DISABLE_HT))
-		{
-			 rtw_ht_enable = 0;
-			 rtw_cbw40_enable = 0;
-			 rtw_ampdu_enable = 0;
-		}
-
-	}
-#endif
-}
-
-#ifdef CONFIG_PM
-static int rtw_suspend(struct pci_dev *pdev, pm_message_t state)
-{
-	_func_enter_;
-
-
-	_func_exit_;
-	return 0;
-}
-
-static int rtw_resume(struct pci_dev *pdev)
-{
-	_func_enter_;
-
-
-	_func_exit_;
-
-	return 0;
-}
-#endif
-
-_adapter *rtw_pci_if1_init(struct dvobj_priv * dvobj, struct pci_dev *pdev,
-	const struct pci_device_id *pdid)
-{
-	_adapter *padapter = NULL;
-	struct net_device *pnetdev = NULL;
-	int status = _FAIL;
-
-	if ((padapter = (_adapter *)rtw_zvmalloc(sizeof(*padapter))) == NULL) {
-		goto exit;
-	}
-	padapter->dvobj = dvobj;
-	dvobj->if1 = padapter;
-
-	padapter->bDriverStopped=_TRUE;
-
-#if defined(CONFIG_CONCURRENT_MODE) || defined(CONFIG_DUALMAC_CONCURRENT)
-	//set adapter_type/iface type for primary padapter
-	padapter->isprimary = _TRUE;
-	padapter->adapter_type = PRIMARY_ADAPTER;
-	#ifndef CONFIG_HWPORT_SWAP
-	padapter->iface_type = IFACE_PORT0;
-	#else
-	padapter->iface_type = IFACE_PORT1;
-	#endif
-#endif
-
-	padapter->hw_init_mutex = &pci_drvpriv.hw_init_mutex;
-#ifdef CONFIG_CONCURRENT_MODE
-	//set global variable to primary adapter
-	padapter->ph2c_fwcmd_mutex = &pci_drvpriv.h2c_fwcmd_mutex;
-	padapter->psetch_mutex = &pci_drvpriv.setch_mutex;
-	padapter->psetbw_mutex = &pci_drvpriv.setbw_mutex;
-#endif
-
-	//step 1-1., decide the chip_type via vid/pid
-	padapter->interface_type = RTW_PCIE;
-	decide_chip_type_by_pci_device_id(padapter, pdev);
-
-	if (rtw_handle_dualmac(padapter, 1) != _SUCCESS)
-		goto free_adapter;
-
-	if((pnetdev = rtw_init_netdev(padapter)) == NULL) {
-		goto handle_dualmac;
-	}
-	if (dvobj->bdma64)
-		pnetdev->features |= NETIF_F_HIGHDMA;
-	pnetdev->irq = pdev->irq;
-	SET_NETDEV_DEV(pnetdev, dvobj_to_dev(dvobj));
-	padapter = rtw_netdev_priv(pnetdev);
-
-#ifdef CONFIG_IOCTL_CFG80211
-	if(rtw_wdev_alloc(padapter, dvobj_to_dev(dvobj)) != 0) {
-		goto handle_dualmac;
-	}
-#endif
-
-	//step 2. hook HalFunc, allocate HalData
-	if (padapter->chip_type == RTL8188C_8192C) {
-		#ifdef CONFIG_RTL8192C
-		rtl8192ce_set_hal_ops(padapter);
-		#endif
-	} else if (padapter->chip_type == RTL8192D) {
-		#ifdef CONFIG_RTL8192D
-		rtl8192de_set_hal_ops(padapter);
-		#endif
-	} else {
-		DBG_871X("Detect NULL_CHIP_TYPE\n");
-		goto free_wdev;
-	}
-
-	//step 3.	initialize the dvobj_priv
-	padapter->intf_start=&pci_intf_start;
-	padapter->intf_stop=&pci_intf_stop;
-
-
-	//.2
-	if ((rtw_init_io_priv(padapter, pci_set_intf_ops)) == _FAIL) {
-		RT_TRACE(_module_hci_intfs_c_,_drv_err_,(" \n Can't init io_reqs\n"));
-		goto free_hal_data;
-	}
-
-	//.3
-	rtw_hal_read_chip_version(padapter);
-
-	//.4
-	rtw_hal_chip_configure(padapter);
-
-	//step 4. read efuse/eeprom data and get mac_addr
-	rtw_hal_read_chip_info(padapter);
-
-	//step 5.
-	if (rtw_init_drv_sw(padapter) == _FAIL) {
-		RT_TRACE(_module_hci_intfs_c_,_drv_err_,("Initialize driver software resource Failed!\n"));
-		goto free_hal_data;
-	}
-
-	status = rtw_hal_inirp_init(padapter);
-	if(status ==_FAIL){
-		RT_TRACE(_module_hci_intfs_c_,_drv_err_,("Initialize PCI desc ring Failed!\n"));
-		goto free_drv_sw;
-	}
-
-	rtw_init_netdev_name(pnetdev, padapter->registrypriv.ifname);
-	rtw_macaddr_cfg(padapter->eeprompriv.mac_addr);
-	rtw_init_wifidirect_addrs(padapter, padapter->eeprompriv.mac_addr, padapter->eeprompriv.mac_addr);
-
-	_rtw_memcpy(pnetdev->dev_addr, padapter->eeprompriv.mac_addr, ETH_ALEN);
-	DBG_871X("MAC Address from pnetdev->dev_addr= "MAC_FMT"\n", MAC_ARG(pnetdev->dev_addr));
-
-
-	rtw_hal_disable_interrupt(padapter);
-
-	//step 6. Init pci related configuration
-	rtw_pci_initialize_adapter_common(padapter);
-
-	//step 7.
-	/* Tell the network stack we exist */
-	if (register_netdev(pnetdev) != 0) {
-		RT_TRACE(_module_hci_intfs_c_,_drv_err_,("register_netdev() failed\n"));
-		goto inirp_deinit;
-	}
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("-drv_init - Adapter->bDriverStopped=%d, Adapter->bSurpriseRemoved=%d\n",padapter->bDriverStopped, padapter->bSurpriseRemoved));
-
-#ifdef CONFIG_HOSTAPD_MLME
-	hostapd_mode_init(padapter);
-#endif
-
-#ifdef CONFIG_PLATFORM_RTD2880B
-	DBG_871X("wlan link up\n");
-	rtd2885_wlan_netlink_sendMsg("linkup", "8712");
-#endif
-
-#ifdef RTK_DMP_PLATFORM
-	rtw_proc_init_one(pnetdev);
-#endif
-
-	status = _SUCCESS;
-
-inirp_deinit:
-	if (status != _SUCCESS)
-		rtw_hal_inirp_deinit(padapter);
-free_drv_sw:
-	if (status != _SUCCESS)
-		rtw_free_drv_sw(padapter);
-free_hal_data:
-	if (status != _SUCCESS && padapter->HalData)
-		rtw_mfree(padapter->HalData, sizeof(*(padapter->HalData)));
-free_wdev:
-	if (status != _SUCCESS) {
-		#ifdef CONFIG_IOCTL_CFG80211
-		rtw_wdev_unregister(padapter->rtw_wdev);
-		rtw_wdev_free(padapter->rtw_wdev);
-		#endif
-	}
-handle_dualmac:
-	if (status != _SUCCESS)
-		rtw_handle_dualmac(padapter, 0);
-free_adapter:
-	if (status != _SUCCESS) {
-		if (pnetdev)
-			rtw_free_netdev(pnetdev);
-		else if (padapter)
-			rtw_vmfree((u8*)padapter, sizeof(*padapter));
-		padapter = NULL;
-	}
-exit:
-	return padapter;
-}
-
-static void rtw_pci_if1_deinit(_adapter *if1)
-{
-	struct net_device *pnetdev = if1->pnetdev;
-	struct mlme_priv *pmlmepriv= &if1->mlmepriv;
-
-	//	padapter->intf_stop(padapter);
-
-	if(check_fwstate(pmlmepriv, _FW_LINKED))
-		rtw_disassoc_cmd(if1, 0, _FALSE);
-
-#ifdef CONFIG_AP_MODE
-	free_mlme_ap_info(if1);
-	#ifdef CONFIG_HOSTAPD_MLME
-	hostapd_mode_unload(if1);
-	#endif
-#endif
-
-	if (if1->DriverState != DRIVER_DISAPPEAR) {
-		if(pnetdev) {
-			unregister_netdev(pnetdev); //will call netdev_close()
-			rtw_proc_remove_one(pnetdev);
-		}
-	}
-
-	rtw_cancel_all_timer(if1);
-#ifdef CONFIG_WOWLAN
-	if1->pwrctrlpriv.wowlan_mode=_FALSE;
-#endif //CONFIG_WOWLAN
-	rtw_dev_unload(if1);
-
-	DBG_871X("%s, hw_init_completed=%d\n", __func__, if1->hw_init_completed);
-
-	//s6.
-	rtw_handle_dualmac(if1, 0);
-
-#ifdef CONFIG_IOCTL_CFG80211
-	rtw_wdev_unregister(if1->rtw_wdev);
-	rtw_wdev_free(if1->rtw_wdev);
-#endif //CONFIG_IOCTL_CFG80211
-
-	rtw_hal_inirp_deinit(if1);
-	rtw_free_drv_sw(if1);
-
-	if(pnetdev)
-		rtw_free_netdev(pnetdev);
-
-#ifdef CONFIG_PLATFORM_RTD2880B
-	DBG_871X("wlan link down\n");
-	rtd2885_wlan_netlink_sendMsg("linkdown", "8712");
-#endif
-}
-
-/*
- * drv_init() - a device potentially for us
- *
- * notes: drv_init() is called when the bus driver has located a card for us to support.
- *        We accept the new device by returning 0.
-*/
-static int rtw_drv_init(struct pci_dev *pdev, const struct pci_device_id *did)
-{
-	int i, err = -ENODEV;
-
-	int status;
-	_adapter *if1 = NULL, *if2 = NULL;
-	struct dvobj_priv *dvobj;
-	struct net_device *pnetdev;
-
-	RT_TRACE(_module_hci_intfs_c_, _drv_err_, ("+rtw_drv_init\n"));
-
-	//step 0.
-	disable_ht_for_spec_devid(did);
-
-	/* Initialize dvobj_priv */
-	if ((dvobj = pci_dvobj_init(pdev)) == NULL) {
-		RT_TRACE(_module_hci_intfs_c_, _drv_err_, ("initialize device object priv Failed!\n"));
-		goto exit;
-	}
-
-	/* Initialize if1 */
-	if ((if1 = rtw_pci_if1_init(dvobj, pdev, did)) == NULL) {
-		DBG_871X("rtw_usb_if1_init Failed!\n");
-		goto free_dvobj;
-	}
-
-	/* Initialize if2 */
-#ifdef CONFIG_CONCURRENT_MODE
-	if((if2 = rtw_drv_if2_init(if1, NULL, pci_set_intf_ops)) == NULL) {
-		goto free_if1;
-	}
-#endif
-
-#ifdef CONFIG_GLOBAL_UI_PID
-	if (ui_pid[1]!=0) {
-		DBG_871X("ui_pid[1]:%d\n",ui_pid[1]);
-		rtw_signal_process(ui_pid[1], SIGUSR2);
-	}
-#endif
-
-	/* alloc irq */
-	if (pci_alloc_irq(dvobj) != _SUCCESS)
-		goto free_if2;
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("-871x_drv - drv_init, success!\n"));
-	//DBG_871X("-871x_drv - drv_init, success!\n");
-
-	status = _SUCCESS;
-
-free_if2:
-	if(status != _SUCCESS && if2) {
-		#ifdef CONFIG_CONCURRENT_MODE
-		rtw_drv_if2_stop(if2);
-		rtw_drv_if2_free(if2);
-		#endif
-	}
-free_if1:
-	if (status != _SUCCESS && if1) {
-		rtw_pci_if1_deinit(if1);
-	}
-free_dvobj:
-	if (status != _SUCCESS)
-		pci_dvobj_deinit(pdev);
-exit:
-	return status == _SUCCESS?0:-ENODEV;
-}
-
-/*
- * dev_remove() - our device is being removed
-*/
-//rmmod module & unplug(SurpriseRemoved) will call r871xu_dev_remove() => how to recognize both
-static void rtw_dev_remove(struct pci_dev *pdev)
-{
-	struct dvobj_priv *pdvobjpriv = pci_get_drvdata(pdev);
-	_adapter *padapter = pdvobjpriv->if1;
-	struct net_device *pnetdev = padapter->pnetdev;
-
-_func_exit_;
-
-	DBG_871X("+rtw_dev_remove\n");
-
-	if (unlikely(!padapter)) {
-		return;
-	}
-
-	#if 0
-#ifdef RTK_DMP_PLATFORM
-	padapter->bSurpriseRemoved = _FALSE;	// always trate as device exists
-											// this will let the driver to disable it's interrupt
-#else
-	if(pci_drvpriv.drv_registered == _TRUE)
-	{
-		//DBG_871X("r871xu_dev_remove():padapter->bSurpriseRemoved == _TRUE\n");
-		padapter->bSurpriseRemoved = _TRUE;
-	}
-	/*else
-	{
-		//DBG_871X("r871xu_dev_remove():module removed\n");
-		padapter->hw_init_completed = _FALSE;
-	}*/
-#endif
-	#endif
-
-#if defined(CONFIG_HAS_EARLYSUSPEND) || defined(CONFIG_ANDROID_POWER)
-	rtw_unregister_early_suspend(&padapter->pwrctrlpriv);
-#endif
-
-	rtw_pm_set_ips(padapter, IPS_NONE);
-	rtw_pm_set_lps(padapter, PS_MODE_ACTIVE);
-
-	LeaveAllPowerSaveMode(padapter);
-
-	rtw_hal_disable_interrupt(padapter);
-
-#ifdef CONFIG_CONCURRENT_MODE
-	rtw_drv_if2_stop(pdvobjpriv->if2);
-#endif //CONFIG_CONCURRENT_MODE
-
-	rtw_pci_if1_deinit(padapter);
-
-#ifdef CONFIG_CONCURRENT_MODE
-	rtw_drv_if2_free(pdvobjpriv->if2);
-#endif
-
-	pci_dvobj_deinit(pdev);
-
-	DBG_871X("-r871xu_dev_remove, done\n");
-
-_func_exit_;
-	return;
-}
-
-
-static int __init rtw_drv_entry(void)
-{
-	int ret = 0;
-
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("+rtw_drv_entry\n"));
-	DBG_871X("rtw driver version=%s\n", DRIVERVERSION);
-	DBG_871X("Build at: %s %s\n", __DATE__, __TIME__);
-	pci_drvpriv.drv_registered = _TRUE;
-
-	rtw_suspend_lock_init();
-
-	ret = pci_register_driver(&pci_drvpriv.rtw_pci_drv);
-	if (ret) {
-		RT_TRACE(_module_hci_intfs_c_, _drv_err_, (": No device found\n"));
-	}
-
-	return ret;
-}
-
-static void __exit rtw_drv_halt(void)
-{
-	RT_TRACE(_module_hci_intfs_c_,_drv_err_,("+rtw_drv_halt\n"));
-	DBG_871X("+rtw_drv_halt\n");
-
-	rtw_suspend_lock_uninit();
-	pci_drvpriv.drv_registered = _FALSE;
-
-	pci_unregister_driver(&pci_drvpriv.rtw_pci_drv);
-
-	DBG_871X("-rtw_drv_halt\n");
-}
-
-
-module_init(rtw_drv_entry);
-module_exit(rtw_drv_halt);
--- a/drivers/staging/rtl8192du/os_dep/pci_ops_linux.c
+++ /dev/null
@@ -1,21 +0,0 @@
-/******************************************************************************
- *
- * Copyright(c) 2007 - 2012 Realtek Corporation. All rights reserved.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of version 2 of the GNU General Public License as
- * published by the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program; if not, write to the Free Software Foundation, Inc.,
- * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
- *
- *******************************************************************************/
-#define _PCI_OPS_LINUX_C_
-
-#include <drv_types.h>
