
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2831.566 ; gain = 2.016 ; free physical = 313980 ; free virtual = 397199
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16" "*.svh"]] 
# }
# synth_design -top top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12331
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2831.715 ; gain = 0.000 ; free physical = 306709 ; free virtual = 389946
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:75]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:100]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_38' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5965]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_38' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5965]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_32' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5646]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_33' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5701]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_34' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5756]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_35' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5811]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_36' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5866]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_37' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5916]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_37' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5916]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_36' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5866]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_35' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5811]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_34' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5756]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_33' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5701]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_32' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5646]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:165]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_22' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3129]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_23' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3273]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_24' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3405]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_25' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3525]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_26' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3633]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_27' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3729]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_28' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3813]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_30' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:4745]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_31' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5599]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_31' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:5599]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_30' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:4745]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_29' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3891]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_29' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3891]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_28' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3813]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_27' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3729]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_26' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_25' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3525]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_24' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3405]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_23' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3273]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_22' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:3129]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:342]
INFO: [Synth 8-6157] synthesizing module 'cf_rca_16_4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:516]
WARNING: [Synth 8-3848] Net s23_2 in module/entity cf_rca_16_4 does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:577]
WARNING: [Synth 8-3848] Net s23_3 in module/entity cf_rca_16_4 does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:578]
WARNING: [Synth 8-3848] Net s23_4 in module/entity cf_rca_16_4 does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:579]
WARNING: [Synth 8-3848] Net s23_1 in module/entity cf_rca_16_4 does not have driver. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:576]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_4' (18#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:516]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_3' (19#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:342]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_2' (20#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:165]
INFO: [Synth 8-6155] done synthesizing module 'cf_rca_16_1' (21#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:100]
INFO: [Synth 8-6155] done synthesizing module 'top' (22#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/cf_rca_16.v:75]
WARNING: [Synth 8-7129] Port o2[15] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[14] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[13] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[12] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[11] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[10] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[9] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[8] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[7] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[6] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[5] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[4] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[3] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[2] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[1] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o2[0] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[13] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[12] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[11] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[10] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[9] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[8] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[7] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[6] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[5] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[4] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[3] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[2] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o3[1] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[13] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[12] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[11] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[10] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[9] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[8] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[7] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[6] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[5] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[4] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[3] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[2] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o4[1] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[15] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[14] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[13] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[12] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[11] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[10] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[9] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[8] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[7] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[6] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[5] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[4] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[3] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[2] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[1] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i4[0] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[13] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[12] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[11] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[10] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[9] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[8] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[7] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[6] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[5] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[4] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[3] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[2] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i8[1] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[13] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[12] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[11] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[10] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[9] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[8] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[7] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[6] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[5] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[4] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[3] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[2] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i9[1] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[13] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[12] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[11] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[10] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[9] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[8] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[7] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[6] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[5] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[4] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[3] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[2] in module cf_rca_16_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i10[1] in module cf_rca_16_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2831.715 ; gain = 0.000 ; free physical = 309547 ; free virtual = 392795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2831.715 ; gain = 0.000 ; free physical = 309011 ; free virtual = 392259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2839.574 ; gain = 7.859 ; free physical = 308833 ; free virtual = 392080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2839.574 ; gain = 7.859 ; free physical = 308188 ; free virtual = 391476
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 192   
	                1 Bit    Registers := 384   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 20    
	   6 Input   16 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 5568  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port south_o[15] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port south_o[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port south_o[13] in module top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 304236 ; free virtual = 387698
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:01:57 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 305737 ; free virtual = 389155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 307574 ; free virtual = 391070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 304326 ; free virtual = 387740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 304316 ; free virtual = 387726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 306050 ; free virtual = 389451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 306044 ; free virtual = 389445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 306173 ; free virtual = 389574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 306203 ; free virtual = 389604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT2  |     1|
|3     |LUT3  |   320|
|4     |LUT5  |   231|
|5     |LUT6  |  1392|
|6     |MUXF7 |   768|
|7     |FDRE  |  3808|
|8     |IBUF  |    53|
|9     |OBUF  |    22|
|10    |OBUFT |    42|
+------+------+------+

Report Instance Areas: 
+------+----------------------------+----------------+------+
|      |Instance                    |Module          |Cells |
+------+----------------------------+----------------+------+
|1     |top                         |                |  6639|
|2     |  s1                        |cf_rca_16_1     |  6520|
|3     |    s10                     |cf_rca_16_2     |  6520|
|4     |      s21                   |cf_rca_16_22    |  2053|
|5     |        s17                 |cf_rca_16_23_39 |  1780|
|6     |          s17               |cf_rca_16_24_42 |  1506|
|7     |            s17             |cf_rca_16_25_45 |  1232|
|8     |              s17           |cf_rca_16_26_48 |   959|
|9     |                s17         |cf_rca_16_27_51 |   686|
|10    |                  s17       |cf_rca_16_28_54 |   412|
|11    |                    s20     |cf_rca_16_30_57 |   137|
|12    |                    s21     |cf_rca_16_29_58 |   138|
|13    |                    s22     |cf_rca_16_29_59 |   137|
|14    |                  s18       |cf_rca_16_29_55 |   137|
|15    |                  s19       |cf_rca_16_29_56 |   137|
|16    |                s18         |cf_rca_16_29_52 |   136|
|17    |                s19         |cf_rca_16_29_53 |   137|
|18    |              s18           |cf_rca_16_29_49 |   136|
|19    |              s19           |cf_rca_16_29_50 |   137|
|20    |            s18             |cf_rca_16_29_46 |   137|
|21    |            s19             |cf_rca_16_29_47 |   137|
|22    |          s18               |cf_rca_16_29_43 |   137|
|23    |          s19               |cf_rca_16_29_44 |   137|
|24    |        s18                 |cf_rca_16_29_40 |   136|
|25    |        s19                 |cf_rca_16_29_41 |   137|
|26    |      s22                   |cf_rca_16_29    |   136|
|27    |      s23                   |cf_rca_16_3     |  4331|
|28    |        s21                 |cf_rca_16_22_0  |  2053|
|29    |          s17               |cf_rca_16_23_18 |  1780|
|30    |            s17             |cf_rca_16_24_21 |  1506|
|31    |              s17           |cf_rca_16_25_24 |  1232|
|32    |                s17         |cf_rca_16_26_27 |   959|
|33    |                  s17       |cf_rca_16_27_30 |   686|
|34    |                    s17     |cf_rca_16_28_33 |   412|
|35    |                      s20   |cf_rca_16_30_36 |   137|
|36    |                      s21   |cf_rca_16_29_37 |   138|
|37    |                      s22   |cf_rca_16_29_38 |   137|
|38    |                    s18     |cf_rca_16_29_34 |   137|
|39    |                    s19     |cf_rca_16_29_35 |   137|
|40    |                  s18       |cf_rca_16_29_31 |   136|
|41    |                  s19       |cf_rca_16_29_32 |   137|
|42    |                s18         |cf_rca_16_29_28 |   136|
|43    |                s19         |cf_rca_16_29_29 |   137|
|44    |              s18           |cf_rca_16_29_25 |   137|
|45    |              s19           |cf_rca_16_29_26 |   137|
|46    |            s18             |cf_rca_16_29_22 |   137|
|47    |            s19             |cf_rca_16_29_23 |   137|
|48    |          s18               |cf_rca_16_29_19 |   136|
|49    |          s19               |cf_rca_16_29_20 |   137|
|50    |        s22                 |cf_rca_16_29_1  |   136|
|51    |        s23                 |cf_rca_16_4     |  2142|
|52    |          s21               |cf_rca_16_22_2  |  2009|
|53    |            s17             |cf_rca_16_23    |  1742|
|54    |              s17           |cf_rca_16_24    |  1474|
|55    |                s17         |cf_rca_16_25    |  1206|
|56    |                  s17       |cf_rca_16_26    |   939|
|57    |                    s17     |cf_rca_16_27    |   671|
|58    |                      s17   |cf_rca_16_28    |   403|
|59    |                        s20 |cf_rca_16_30    |   134|
|60    |                        s21 |cf_rca_16_29_16 |   135|
|61    |                        s22 |cf_rca_16_29_17 |   134|
|62    |                      s18   |cf_rca_16_29_14 |   134|
|63    |                      s19   |cf_rca_16_29_15 |   134|
|64    |                    s18     |cf_rca_16_29_12 |   134|
|65    |                    s19     |cf_rca_16_29_13 |   134|
|66    |                  s18       |cf_rca_16_29_10 |   133|
|67    |                  s19       |cf_rca_16_29_11 |   134|
|68    |                s18         |cf_rca_16_29_8  |   134|
|69    |                s19         |cf_rca_16_29_9  |   134|
|70    |              s18           |cf_rca_16_29_6  |   134|
|71    |              s19           |cf_rca_16_29_7  |   134|
|72    |            s18             |cf_rca_16_29_4  |   133|
|73    |            s19             |cf_rca_16_29_5  |   134|
|74    |          s22               |cf_rca_16_29_3  |   133|
+------+----------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 306234 ; free virtual = 389635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 186 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 306280 ; free virtual = 389681
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 2839.578 ; gain = 7.863 ; free physical = 306266 ; free virtual = 389667
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2860.676 ; gain = 0.000 ; free physical = 308554 ; free virtual = 391968
INFO: [Netlist 29-17] Analyzing 768 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.676 ; gain = 0.000 ; free physical = 305358 ; free virtual = 388774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ce933279
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:24 ; elapsed = 00:02:18 . Memory (MB): peak = 2860.676 ; gain = 29.109 ; free physical = 307377 ; free virtual = 390793
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/util_temp_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/timing_temp_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2981.340 ; gain = 120.664 ; free physical = 303210 ; free virtual = 386717
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/power_temp_top_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/cf_rca_16/power_temp_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:53:44 2022...
real 183.04
user 190.50
sys 9.40
