// Seed: 1150471002
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    input tri id_4
    , id_6
);
  wire id_7;
  wand id_8, id_9;
  wor id_10 = 1'b0;
  reg id_11;
  assign id_9 = id_11 - 1;
  initial if (1) id_11 <= 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri1 id_2
    , id_6, id_7,
    input tri1 id_3,
    input supply1 id_4
);
  uwire id_8 = &id_7 == 1;
  module_0(
      id_1, id_0, id_4, id_0, id_3
  ); id_9(
      .id_0(id_8), .id_1(id_4 == id_6), .id_2(id_2), .id_3(id_8), .id_4((id_6))
  );
endmodule
