--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml topMod.twx topMod.ncd -o topMod.twr topMod.pcf -ucf
Org-Sword.ucf

Design file:              topMod.ncd
Physical constraint file: topMod.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10179 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.758ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X44Y65.A4), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.578ns (Levels of Logic = 7)
  Clock Path Skew:      -0.145ns (0.991 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y55.D1      net (fanout=1)        0.699   ram_data_out<31>
    SLICE_X54Y55.D       Tilo                  0.043   U10/counter0_Lock<23>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X55Y56.B1      net (fanout=3)        0.444   Data_in<31>
    SLICE_X55Y56.B       Tilo                  0.043   U5/disp_data<31>
                                                       U5/M0/Mmux_o21
    SLICE_X55Y56.A4      net (fanout=1)        0.232   U5/M0/Mmux_o2
    SLICE_X55Y56.A       Tilo                  0.043   U5/disp_data<31>
                                                       U5/M0/Mmux_o22
    SLICE_X47Y64.A2      net (fanout=14)       0.954   Disp_num<31>
    SLICE_X47Y64.A       Tilo                  0.043   U6/SM1/M5/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_6
    SLICE_X47Y65.D1      net (fanout=2)        0.449   U6/SM1/M7/MSEG/XLXN_26
    SLICE_X47Y65.D       Tilo                  0.043   U6/XLXN_6<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X44Y65.B2      net (fanout=1)        0.519   U6/XLXN_6<7>
    SLICE_X44Y65.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X44Y65.A4      net (fanout=1)        0.244   U6/SEGMENT<7>
    SLICE_X44Y65.CLK     Tas                  -0.021   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.578ns (2.037ns logic, 3.541ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.385ns (Levels of Logic = 7)
  Clock Path Skew:      -0.145ns (0.991 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y55.D1      net (fanout=1)        0.699   ram_data_out<31>
    SLICE_X54Y55.D       Tilo                  0.043   U10/counter0_Lock<23>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X55Y56.B1      net (fanout=3)        0.444   Data_in<31>
    SLICE_X55Y56.B       Tilo                  0.043   U5/disp_data<31>
                                                       U5/M0/Mmux_o21
    SLICE_X55Y56.A4      net (fanout=1)        0.232   U5/M0/Mmux_o2
    SLICE_X55Y56.A       Tilo                  0.043   U5/disp_data<31>
                                                       U5/M0/Mmux_o22
    SLICE_X47Y65.A1      net (fanout=14)       0.886   Disp_num<31>
    SLICE_X47Y65.A       Tilo                  0.043   U6/XLXN_6<7>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X47Y65.D5      net (fanout=2)        0.324   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X47Y65.D       Tilo                  0.043   U6/XLXN_6<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X44Y65.B2      net (fanout=1)        0.519   U6/XLXN_6<7>
    SLICE_X44Y65.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X44Y65.A4      net (fanout=1)        0.244   U6/SEGMENT<7>
    SLICE_X44Y65.CLK     Tas                  -0.021   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (2.037ns logic, 3.348ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.145ns (0.991 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y55.D1      net (fanout=1)        0.699   ram_data_out<31>
    SLICE_X54Y55.D       Tilo                  0.043   U10/counter0_Lock<23>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X55Y56.B1      net (fanout=3)        0.444   Data_in<31>
    SLICE_X55Y56.B       Tilo                  0.043   U5/disp_data<31>
                                                       U5/M0/Mmux_o21
    SLICE_X55Y56.A4      net (fanout=1)        0.232   U5/M0/Mmux_o2
    SLICE_X55Y56.A       Tilo                  0.043   U5/disp_data<31>
                                                       U5/M0/Mmux_o22
    SLICE_X48Y65.D2      net (fanout=14)       0.716   Disp_num<31>
    SLICE_X48Y65.D       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_28
                                                       U6/SM1/M7/MSEG/XLXI_8
    SLICE_X47Y65.D3      net (fanout=1)        0.401   U6/SM1/M7/MSEG/XLXN_28
    SLICE_X47Y65.D       Tilo                  0.043   U6/XLXN_6<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X44Y65.B2      net (fanout=1)        0.519   U6/XLXN_6<7>
    SLICE_X44Y65.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X44Y65.A4      net (fanout=1)        0.244   U6/SEGMENT<7>
    SLICE_X44Y65.CLK     Tas                  -0.021   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (2.037ns logic, 3.255ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X42Y62.A4), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.463ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.994 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO15 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y50.B1      net (fanout=1)        0.752   ram_data_out<15>
    SLICE_X61Y50.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X61Y50.C6      net (fanout=3)        0.104   Data_in<15>
    SLICE_X61Y50.CMUX    Tilo                  0.244   Data_in<15>
                                                       U5/M0/Mmux_o_36
                                                       U5/M0/Mmux_o_2_f7_5
    SLICE_X47Y58.C2      net (fanout=14)       1.043   Disp_num<15>
    SLICE_X47Y58.C       Tilo                  0.043   U6/XLXN_6<34>
                                                       U6/SM1/M3/MSEG/XLXI_7
    SLICE_X47Y57.B2      net (fanout=2)        0.625   U6/SM1/M3/MSEG/XLXN_27
    SLICE_X47Y57.B       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_26
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X42Y62.B3      net (fanout=1)        0.500   U6/XLXN_6<39>
    SLICE_X42Y62.B       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/MUXSH2M/Mmux_o331
    SLICE_X42Y62.A4      net (fanout=1)        0.244   U6/SEGMENT<39>
    SLICE_X42Y62.CLK     Tas                  -0.021   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (2.195ns logic, 3.268ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.189ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.994 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO12 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y51.B4      net (fanout=1)        0.506   ram_data_out<12>
    SLICE_X62Y51.B       Tilo                  0.043   Data_in<12>
                                                       U4/Mmux_Cpu_data4bus41
    SLICE_X62Y51.C6      net (fanout=3)        0.113   Data_in<12>
    SLICE_X62Y51.CMUX    Tilo                  0.239   Data_in<12>
                                                       U5/M0/Mmux_o_33
                                                       U5/M0/Mmux_o_2_f7_2
    SLICE_X47Y58.C5      net (fanout=15)       1.011   Disp_num<12>
    SLICE_X47Y58.C       Tilo                  0.043   U6/XLXN_6<34>
                                                       U6/SM1/M3/MSEG/XLXI_7
    SLICE_X47Y57.B2      net (fanout=2)        0.625   U6/SM1/M3/MSEG/XLXN_27
    SLICE_X47Y57.B       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_26
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X42Y62.B3      net (fanout=1)        0.500   U6/XLXN_6<39>
    SLICE_X42Y62.B       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/MUXSH2M/Mmux_o331
    SLICE_X42Y62.A4      net (fanout=1)        0.244   U6/SEGMENT<39>
    SLICE_X42Y62.CLK     Tas                  -0.021   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (2.190ns logic, 2.999ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.173ns (Levels of Logic = 6)
  Clock Path Skew:      -0.142ns (0.994 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO13 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y52.B4      net (fanout=1)        0.535   ram_data_out<13>
    SLICE_X60Y52.B       Tilo                  0.043   Data_in<13>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X60Y52.C6      net (fanout=3)        0.110   Data_in<13>
    SLICE_X60Y52.CMUX    Tilo                  0.244   Data_in<13>
                                                       U5/M0/Mmux_o_34
                                                       U5/M0/Mmux_o_2_f7_3
    SLICE_X47Y58.C3      net (fanout=14)       0.964   Disp_num<13>
    SLICE_X47Y58.C       Tilo                  0.043   U6/XLXN_6<34>
                                                       U6/SM1/M3/MSEG/XLXI_7
    SLICE_X47Y57.B2      net (fanout=2)        0.625   U6/SM1/M3/MSEG/XLXN_27
    SLICE_X47Y57.B       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_26
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X42Y62.B3      net (fanout=1)        0.500   U6/XLXN_6<39>
    SLICE_X42Y62.B       Tilo                  0.043   U6/M2/buffer<39>
                                                       U6/MUXSH2M/Mmux_o331
    SLICE_X42Y62.A4      net (fanout=1)        0.244   U6/SEGMENT<39>
    SLICE_X42Y62.CLK     Tas                  -0.021   U6/M2/buffer<39>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (2.195ns logic, 2.978ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X51Y63.A2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.178ns (Levels of Logic = 2)
  Clock Path Skew:      -0.392ns (0.987 - 1.379)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y30.AQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X23Y64.D2      net (fanout=331)      3.280   rst
    SLICE_X23Y64.CMUX    Topdc                 0.242   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X51Y63.A2      net (fanout=64)       1.388   U6/M2/_n0103_inv
    SLICE_X51Y63.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.178ns (0.510ns logic, 4.668ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.063ns (Levels of Logic = 2)
  Clock Path Skew:      -0.392ns (0.987 - 1.379)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y30.AQ     Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X23Y64.C4      net (fanout=331)      3.163   rst
    SLICE_X23Y64.CMUX    Tilo                  0.244   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X51Y63.A2      net (fanout=64)       1.388   U6/M2/_n0103_inv
    SLICE_X51Y63.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      5.063ns (0.512ns logic, 4.551ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_2 (FF)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.548 - 0.643)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_2 to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y66.DQ      Tcko                  0.259   U6/M2/shift_count<2>
                                                       U6/M2/shift_count_2
    SLICE_X23Y64.B1      net (fanout=4)        0.537   U6/M2/shift_count<2>
    SLICE_X23Y64.B       Tilo                  0.043   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0075_inv31
    SLICE_X23Y64.C6      net (fanout=1)        0.098   U6/M2/_n0075_inv_bdd3
    SLICE_X23Y64.CMUX    Tilo                  0.244   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X51Y63.A2      net (fanout=64)       1.388   U6/M2/_n0103_inv
    SLICE_X51Y63.CLK     Tas                   0.009   U6/M2/buffer<13>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.555ns logic, 2.023ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X22Y64.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y65.CQ      Tcko                  0.118   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X22Y64.B6      net (fanout=4)        0.114   U6/M2/shift_count<5>
    SLICE_X22Y64.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.059ns logic, 0.114ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_6 (SLICE_X79Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_6 (FF)
  Destination:          U9/SW_OK_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_6 to U9/SW_OK_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y55.DQ      Tcko                  0.100   SW_OK<6>
                                                       U9/SW_OK_6
    SLICE_X79Y55.D6      net (fanout=83)       0.101   SW_OK<6>
    SLICE_X79Y55.CLK     Tah         (-Th)     0.033   SW_OK<6>
                                                       U9/SW_OK_6_dpot1
                                                       U9/SW_OK_6
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.067ns logic, 0.101ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_59 (SLICE_X43Y61.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_59 (FF)
  Destination:          U6/M2/buffer_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_59 to U6/M2/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y61.AQ      Tcko                  0.100   U6/M2/buffer<60>
                                                       U6/M2/buffer_59
    SLICE_X43Y61.A6      net (fanout=2)        0.101   U6/M2/buffer<59>
    SLICE_X43Y61.CLK     Tah         (-Th)     0.032   U6/M2/buffer<60>
                                                       U6/M2/buffer_59_rstpot
                                                       U6/M2/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.758|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10179 paths, 0 nets, and 2124 connections

Design statistics:
   Minimum period:   5.758ns{1}   (Maximum frequency: 173.671MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 30 10:46:38 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5118 MB



