// Seed: 1748302854
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  parameter id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3[1 : 1'b0!=-1],
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 (
      id_6,
      id_1
  );
  input wire id_2;
  inout uwire id_1;
  assign id_1 = id_2;
  wire id_7;
  assign id_1 = -1;
  logic id_8[1 : -1];
  assign id_8 = id_5[(-1|1)];
  assign id_8 = 1 << id_8;
endmodule
