Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
Start time: 12:44:51 on Mar 20,2024
vlog -work work ./design/design.v ./design/tb.v -l vcompile.txt 
-- Compiling module div_16bit
** Error (suppressible): ./design/design.v(11): (vlog-2401) Extra semicolon found. This is permitted in SystemVerilog, but not permitted in Verilog.
-- Compiling module tb
End time: 12:44:51 on Mar 20,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
