// Seed: 2934392188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4, id_5, id_6, id_7, id_8 = id_7, id_9, id_10, id_11, id_12, id_13;
  always begin
    id_3 <= id_2;
  end
  logic id_14;
  assign id_7  = 1'b0;
  defparam id_15.id_16 = id_7;
  assign id_15 = id_14 == id_9;
endmodule
