Transfer Net,Driver,Receiver,R / F,Min Etch Delay (ns),Max Etch Delay (ns),AC-DC Slew Rate (V/ns),Corner,Edge #,Time (ns),Pulse Width (ns),Delay Variation (ns),Driver Probe Point,Receiver Node,Min Raw Etch Delay (ns),Max Raw Etch Delay (ns),Min Derate (ns),Max Derate (ns),Standard Load Delay (ns),Simulation,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN
ADR,designator1,designator2,F,0.301,1.401,1.091,SSSE,2,23.363,10.000,1.100,SL_PAD/,designator2_pad,2.820,3.920,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.233,0.948,1.680,SSSE,3,33.234,10.000,0.715,SL_PAD/,designator2_pad,2.823,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.302,1.401,1.092,SSSE,4,43.364,10.000,1.099,SL_PAD/,designator2_pad,2.821,3.920,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.947,1.683,SSSE,5,53.234,10.000,0.713,SL_PAD/,designator2_pad,2.824,3.537,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.302,1.402,1.091,SSSE,6,63.364,10.000,1.100,SL_PAD/,designator2_pad,2.821,3.921,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.233,0.947,1.681,SSSE,7,73.234,10.000,0.714,SL_PAD/,designator2_pad,2.823,3.537,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.303,1.403,1.091,SSSE,8,83.365,10.000,1.100,SL_PAD/,designator2_pad,2.822,3.922,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.948,1.682,SSSE,9,93.234,10.000,0.714,SL_PAD/,designator2_pad,2.824,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.303,1.403,1.091,SSSE,10,103.365,10.000,1.100,SL_PAD/,designator2_pad,2.822,3.922,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.948,1.681,SSSE,11,113.234,10.000,0.714,SL_PAD/,designator2_pad,2.824,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.303,1.402,1.092,SSSE,12,123.366,10.000,1.099,SL_PAD/,designator2_pad,2.822,3.921,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.234,0.948,1.680,SSSE,13,133.233,10.000,0.714,SL_PAD/,designator2_pad,2.824,3.538,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.302,1.403,1.090,SSSE,14,143.364,10.000,1.101,SL_PAD/,designator2_pad,2.821,3.922,0.000,0.000,2.519,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.233,0.949,1.675,SSSE,15,153.235,10.000,0.716,SL_PAD/,designator2_pad,2.823,3.539,0.000,0.000,2.590,designator1_ssse_2\designator1_ssse_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.534,1.496,1.247,SSSE,2,23.513,10.000,0.962,SL_PAD/,designator2_pad,3.053,4.015,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.135,1.645,SSSE,3,33.424,10.000,0.730,SL_PAD/,designator2_pad,2.995,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.535,1.500,1.243,SSSE,4,43.515,10.000,0.965,SL_PAD/,designator2_pad,3.054,4.019,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.135,1.645,SSSE,5,53.424,10.000,0.730,SL_PAD/,designator2_pad,2.995,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.534,1.499,1.243,SSSE,6,63.514,10.000,0.965,SL_PAD/,designator2_pad,3.053,4.018,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.404,1.135,1.643,SSSE,7,73.424,10.000,0.731,SL_PAD/,designator2_pad,2.994,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.535,1.501,1.242,SSSE,8,83.515,10.000,0.966,SL_PAD/,designator2_pad,3.054,4.020,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.406,1.135,1.645,SSSE,9,93.424,10.000,0.729,SL_PAD/,designator2_pad,2.996,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.535,1.500,1.244,SSSE,10,103.515,10.000,0.965,SL_PAD/,designator2_pad,3.054,4.019,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.135,1.643,SSSE,11,113.425,10.000,0.730,SL_PAD/,designator2_pad,2.995,3.725,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.534,1.498,1.245,SSSE,12,123.515,10.000,0.964,SL_PAD/,designator2_pad,3.053,4.017,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.404,1.136,1.641,SSSE,13,133.424,10.000,0.732,SL_PAD/,designator2_pad,2.994,3.726,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.533,1.497,1.246,SSSE,14,143.515,10.000,0.964,SL_PAD/,designator2_pad,3.052,4.016,0.000,0.000,2.519,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.405,1.134,1.645,SSSE,15,153.424,10.000,0.729,SL_PAD/,designator2_pad,2.995,3.724,0.000,0.000,2.590,designator1_ssse_3\designator1_ssse_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.664,1.559,1.341,SSSE,2,23.686,10.000,0.895,SL_PAD/,designator2_pad,3.183,4.078,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,1.275,1.614,SSSE,3,33.556,10.000,0.743,SL_PAD/,designator2_pad,3.122,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.666,1.560,1.343,SSSE,4,43.688,10.000,0.894,SL_PAD/,designator2_pad,3.185,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.531,1.275,1.613,SSSE,5,53.556,10.000,0.744,SL_PAD/,designator2_pad,3.121,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.560,1.344,SSSE,6,63.688,10.000,0.893,SL_PAD/,designator2_pad,3.186,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,1.275,1.618,SSSE,7,73.555,10.000,0.742,SL_PAD/,designator2_pad,3.123,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.560,1.343,SSSE,8,83.688,10.000,0.893,SL_PAD/,designator2_pad,3.186,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,1.275,1.613,SSSE,9,93.556,10.000,0.743,SL_PAD/,designator2_pad,3.122,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.561,1.342,SSSE,10,103.688,10.000,0.894,SL_PAD/,designator2_pad,3.186,4.080,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,1.275,1.614,SSSE,11,113.555,10.000,0.743,SL_PAD/,designator2_pad,3.122,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.667,1.560,1.343,SSSE,12,123.688,10.000,0.893,SL_PAD/,designator2_pad,3.186,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.531,1.275,1.615,SSSE,13,133.556,10.000,0.744,SL_PAD/,designator2_pad,3.121,3.865,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.666,1.560,1.343,SSSE,14,143.688,10.000,0.894,SL_PAD/,designator2_pad,3.185,4.079,0.000,0.000,2.519,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.531,1.276,1.612,SSSE,15,153.556,10.000,0.745,SL_PAD/,designator2_pad,3.121,3.866,0.000,0.000,2.590,designator1_ssse_4\designator1_ssse_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.825,1.703,1.367,SSSE,2,23.816,10.000,0.878,SL_PAD/,designator2_pad,3.344,4.222,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.727,1.456,1.646,SSSE,3,33.739,10.000,0.729,SL_PAD/,designator2_pad,3.317,4.046,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.707,1.363,SSSE,4,43.819,10.000,0.881,SL_PAD/,designator2_pad,3.345,4.226,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.455,1.651,SSSE,5,53.739,10.000,0.727,SL_PAD/,designator2_pad,3.318,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.363,SSSE,6,63.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.455,1.649,SSSE,7,73.739,10.000,0.727,SL_PAD/,designator2_pad,3.318,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.364,SSSE,8,83.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.727,1.455,1.649,SSSE,9,93.739,10.000,0.728,SL_PAD/,designator2_pad,3.317,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.363,SSSE,10,103.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.729,1.455,1.653,SSSE,11,113.739,10.000,0.726,SL_PAD/,designator2_pad,3.319,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.363,SSSE,12,123.819,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.456,1.648,SSSE,13,133.739,10.000,0.728,SL_PAD/,designator2_pad,3.318,4.046,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.706,1.364,SSSE,14,143.820,10.000,0.880,SL_PAD/,designator2_pad,3.345,4.225,0.000,0.000,2.519,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.728,1.455,1.650,SSSE,15,153.739,10.000,0.727,SL_PAD/,designator2_pad,3.318,4.045,0.000,0.000,2.590,designator1_ssse_5\designator1_ssse_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,1.070,1.890,1.463,SSSE,2,24.039,10.000,0.820,SL_PAD/,designator2_pad,3.589,4.409,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.674,1.732,SSSE,3,33.979,10.000,0.693,SL_PAD/,designator2_pad,3.571,4.264,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.887,1.460,SSSE,4,44.035,10.000,0.822,SL_PAD/,designator2_pad,3.584,4.406,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.729,SSSE,5,53.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.887,1.460,SSSE,6,64.035,10.000,0.822,SL_PAD/,designator2_pad,3.584,4.406,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.730,SSSE,7,73.977,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.066,1.889,1.459,SSSE,8,84.034,10.000,0.823,SL_PAD/,designator2_pad,3.585,4.408,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.727,SSSE,9,93.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.888,1.458,SSSE,10,104.034,10.000,0.823,SL_PAD/,designator2_pad,3.584,4.407,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.728,SSSE,11,113.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.887,1.460,SSSE,12,124.034,10.000,0.822,SL_PAD/,designator2_pad,3.584,4.406,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.981,1.675,1.729,SSSE,13,133.978,10.000,0.694,SL_PAD/,designator2_pad,3.571,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,1.065,1.888,1.459,SSSE,14,144.034,10.000,0.823,SL_PAD/,designator2_pad,3.584,4.407,0.000,0.000,2.519,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.982,1.675,1.730,SSSE,15,153.978,10.000,0.693,SL_PAD/,designator2_pad,3.572,4.265,0.000,0.000,2.590,designator1_ssse_6\designator1_ssse_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.200,0.490,4.140,FFFE,2,21.937,10.000,0.290,SL_PAD/,designator2_pad,1.735,2.025,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.513,3.795,FFFE,3,31.875,10.000,0.316,SL_PAD/,designator2_pad,1.660,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.200,0.492,4.122,FFFE,4,41.938,10.000,0.292,SL_PAD/,designator2_pad,1.735,2.027,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.512,3.809,FFFE,5,51.875,10.000,0.315,SL_PAD/,designator2_pad,1.660,1.975,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.200,0.491,4.120,FFFE,6,61.939,10.000,0.291,SL_PAD/,designator2_pad,1.735,2.026,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.512,3.801,FFFE,7,71.875,10.000,0.315,SL_PAD/,designator2_pad,1.660,1.975,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.201,0.490,4.145,FFFE,8,81.938,10.000,0.289,SL_PAD/,designator2_pad,1.736,2.025,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.198,0.514,3.803,FFFE,9,91.875,10.000,0.316,SL_PAD/,designator2_pad,1.661,1.977,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.201,0.492,4.125,FFFE,10,101.939,10.000,0.291,SL_PAD/,designator2_pad,1.736,2.027,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.198,0.513,3.805,FFFE,11,111.875,10.000,0.315,SL_PAD/,designator2_pad,1.661,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.200,0.490,4.142,FFFE,12,121.938,10.000,0.290,SL_PAD/,designator2_pad,1.735,2.025,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.197,0.513,3.806,FFFE,13,131.876,10.000,0.316,SL_PAD/,designator2_pad,1.660,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.199,0.491,4.112,FFFE,14,141.939,10.000,0.292,SL_PAD/,designator2_pad,1.734,2.026,0.000,0.000,1.535,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,R,0.198,0.513,3.799,FFFE,15,151.876,10.000,0.315,SL_PAD/,designator2_pad,1.661,1.976,0.000,0.000,1.463,designator1_fffe_2\designator1_fffe_2.csd,0.00V,tnet,2in,default_clock
ADR,designator1,designator2,F,0.331,0.648,3.778,FFFE,2,22.075,10.000,0.317,SL_PAD/,designator2_pad,1.866,2.183,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.336,0.659,3.720,FFFE,3,32.016,10.000,0.323,SL_PAD/,designator2_pad,1.799,2.122,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.787,FFFE,4,42.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.337,0.659,3.725,FFFE,5,52.016,10.000,0.322,SL_PAD/,designator2_pad,1.800,2.122,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.788,FFFE,6,62.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.337,0.660,3.717,FFFE,7,72.016,10.000,0.323,SL_PAD/,designator2_pad,1.800,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.788,FFFE,8,82.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.336,0.660,3.711,FFFE,9,92.016,10.000,0.324,SL_PAD/,designator2_pad,1.799,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.783,FFFE,10,102.077,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.338,0.660,3.732,FFFE,11,112.016,10.000,0.322,SL_PAD/,designator2_pad,1.801,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.648,3.794,FFFE,12,122.076,10.000,0.316,SL_PAD/,designator2_pad,1.867,2.183,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.337,0.660,3.711,FFFE,13,132.016,10.000,0.323,SL_PAD/,designator2_pad,1.800,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.332,0.649,3.791,FFFE,14,142.076,10.000,0.317,SL_PAD/,designator2_pad,1.867,2.184,0.000,0.000,1.535,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,R,0.336,0.660,3.710,FFFE,15,152.016,10.000,0.324,SL_PAD/,designator2_pad,1.799,2.123,0.000,0.000,1.463,designator1_fffe_3\designator1_fffe_3.csd,0.00V,tnet,3in,default_clock
ADR,designator1,designator2,F,0.532,0.838,3.922,FFFE,2,22.277,10.000,0.306,SL_PAD/,designator2_pad,2.067,2.373,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,0.842,3.870,FFFE,3,32.208,10.000,0.310,SL_PAD/,designator2_pad,1.995,2.305,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.910,FFFE,4,42.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.869,FFFE,5,52.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.531,0.840,3.890,FFFE,6,62.277,10.000,0.309,SL_PAD/,designator2_pad,2.066,2.375,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.532,0.843,3.861,FFFE,7,72.211,10.000,0.311,SL_PAD/,designator2_pad,1.995,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.905,FFFE,8,82.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.534,0.843,3.880,FFFE,9,92.209,10.000,0.309,SL_PAD/,designator2_pad,1.997,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.904,FFFE,10,102.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.870,FFFE,11,112.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.533,0.840,3.902,FFFE,12,122.278,10.000,0.307,SL_PAD/,designator2_pad,2.068,2.375,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.866,FFFE,13,132.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.532,0.839,3.908,FFFE,14,142.278,10.000,0.307,SL_PAD/,designator2_pad,2.067,2.374,0.000,0.000,1.535,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,R,0.533,0.843,3.873,FFFE,15,152.209,10.000,0.310,SL_PAD/,designator2_pad,1.996,2.306,0.000,0.000,1.463,designator1_fffe_4\designator1_fffe_4.csd,0.00V,tnet,4in,default_clock
ADR,designator1,designator2,F,0.704,1.012,3.887,FFFE,2,22.451,10.000,0.308,SL_PAD/,designator2_pad,2.239,2.547,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.004,3.902,FFFE,3,32.367,10.000,0.308,SL_PAD/,designator2_pad,2.159,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.705,1.013,3.888,FFFE,4,42.451,10.000,0.308,SL_PAD/,designator2_pad,2.240,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.697,1.005,3.895,FFFE,5,52.367,10.000,0.308,SL_PAD/,designator2_pad,2.160,2.468,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.706,1.012,3.916,FFFE,6,62.451,10.000,0.306,SL_PAD/,designator2_pad,2.241,2.547,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.697,1.004,3.902,FFFE,7,72.367,10.000,0.307,SL_PAD/,designator2_pad,2.160,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.706,1.013,3.912,FFFE,8,82.451,10.000,0.307,SL_PAD/,designator2_pad,2.241,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.004,3.896,FFFE,9,92.367,10.000,0.308,SL_PAD/,designator2_pad,2.159,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.705,1.013,3.903,FFFE,10,102.451,10.000,0.308,SL_PAD/,designator2_pad,2.240,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.004,3.897,FFFE,11,112.366,10.000,0.308,SL_PAD/,designator2_pad,2.159,2.467,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.706,1.012,3.915,FFFE,12,122.451,10.000,0.306,SL_PAD/,designator2_pad,2.241,2.547,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.005,3.893,FFFE,13,132.367,10.000,0.309,SL_PAD/,designator2_pad,2.159,2.468,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.705,1.013,3.901,FFFE,14,142.451,10.000,0.308,SL_PAD/,designator2_pad,2.240,2.548,0.000,0.000,1.535,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,R,0.696,1.005,3.890,FFFE,15,152.367,10.000,0.309,SL_PAD/,designator2_pad,2.159,2.468,0.000,0.000,1.463,designator1_fffe_5\designator1_fffe_5.csd,0.00V,tnet,5in,default_clock
ADR,designator1,designator2,F,0.826,1.126,4.000,FFFE,2,22.563,10.000,0.300,SL_PAD/,designator2_pad,2.361,2.661,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.824,1.143,3.759,FFFE,3,32.501,10.000,0.319,SL_PAD/,designator2_pad,2.287,2.606,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.127,3.987,FFFE,4,42.563,10.000,0.301,SL_PAD/,designator2_pad,2.361,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.825,1.144,3.762,FFFE,5,52.501,10.000,0.319,SL_PAD/,designator2_pad,2.288,2.607,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.127,3.990,FFFE,6,62.563,10.000,0.301,SL_PAD/,designator2_pad,2.361,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.826,1.144,3.765,FFFE,7,72.501,10.000,0.318,SL_PAD/,designator2_pad,2.289,2.607,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.127,3.984,FFFE,8,82.564,10.000,0.301,SL_PAD/,designator2_pad,2.361,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.825,1.144,3.752,FFFE,9,92.501,10.000,0.319,SL_PAD/,designator2_pad,2.288,2.607,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.128,3.973,FFFE,10,102.564,10.000,0.302,SL_PAD/,designator2_pad,2.361,2.663,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.826,1.145,3.762,FFFE,11,112.501,10.000,0.319,SL_PAD/,designator2_pad,2.289,2.608,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.825,1.127,3.977,FFFE,12,122.564,10.000,0.302,SL_PAD/,designator2_pad,2.360,2.662,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.827,1.145,3.771,FFFE,13,132.502,10.000,0.318,SL_PAD/,designator2_pad,2.290,2.608,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,F,0.826,1.126,3.994,FFFE,14,142.563,10.000,0.300,SL_PAD/,designator2_pad,2.361,2.661,0.000,0.000,1.535,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
ADR,designator1,designator2,R,0.827,1.145,3.768,FFFE,15,152.502,10.000,0.318,SL_PAD/,designator2_pad,2.290,2.608,0.000,0.000,1.463,designator1_fffe_6\designator1_fffe_6.csd,0.00V,tnet,6in,default_clock
