// Seed: 1796704946
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_4 = id_2;
  tri0 id_5 = id_4;
  reg id_6;
  reg id_7;
  wire id_8, id_9;
  wire id_10;
  assign id_4 = 1;
  initial id_7 <= !1'b0 & 1;
  id_11(
      1, 1'b0 - id_4.sum
  );
  wire id_12;
  reg  id_13 = id_7;
  wire id_14;
  assign id_2 = 1;
  initial $display(1);
  always id_6 <= 1'b0 == id_6;
  wire id_15, id_16;
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20, id_21, id_22, id_23;
  wire id_24;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2
);
  assign id_1 = 1;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
