==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 842.527 MB.
INFO: [HLS 200-10] Analyzing design file 'fft_baseline/fft_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fft_baseline/fft.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (fft_baseline/fft.cpp:66:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fft_baseline/fft.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.99 seconds. CPU system time: 1.43 seconds. Elapsed time: 5.89 seconds; current allocated memory: 842.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'stage_loop' (fft_baseline/fft.cpp:73:3) in function 'fft_streaming' completely with a factor of 9 (fft_baseline/fft.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'reverse_bits(unsigned int)' into 'bit_reverse(float*, float*, float*, float*)' (fft_baseline/fft.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'Stage_R': Complete partitioning on dimension 1. (fft_baseline/fft.cpp:67:8)
INFO: [HLS 214-248] Applying array_partition to 'Stage_I': Complete partitioning on dimension 1. (fft_baseline/fft.cpp:67:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.87 seconds. Elapsed time: 5.08 seconds; current allocated memory: 842.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 842.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 842.527 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.527 MB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly_loop' (fft_baseline/fft.cpp:43) in function 'fft_stage.9' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_1' (fft_baseline/fft.cpp:20) in function 'bit_reverse' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_1' (fft_baseline/fft.cpp:20) in function 'bit_reverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_7_1' (fft_baseline/fft.cpp:6) in function 'bit_reverse' completely with a factor of 10.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_streaming' (fft_baseline/fft.cpp:64:1), detected/extracted 11 process function(s): 
	 'bit_reverse'
	 'fft_stage'
	 'fft_stage.1'
	 'fft_stage.2'
	 'fft_stage.3'
	 'fft_stage.4'
	 'fft_stage.5'
	 'fft_stage.6'
	 'fft_stage.7'
	 'fft_stage.8'
	 'fft_stage.9'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.3 seconds; current allocated memory: 906.527 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.7'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (fft_baseline/fft.cpp:43:12) in function 'fft_stage.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:57:22)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_R' (fft_baseline/fft.cpp:58:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Out_I' (fft_baseline/fft.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R' (fft_baseline/fft.cpp:25:13)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_R' (fft_baseline/fft.cpp:26:20)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I' (fft_baseline/fft.cpp:30:13)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT_I' (fft_baseline/fft.cpp:31:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.41 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_streaming' ...
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.1' to 'fft_stage_1'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.2' to 'fft_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.3' to 'fft_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.4' to 'fft_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.5' to 'fft_stage_5'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.6' to 'fft_stage_6'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.7' to 'fft_stage_7'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.8' to 'fft_stage_8'.
WARNING: [SYN 201-103] Legalizing function name 'fft_stage.9' to 'fft_stage_9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
WARNING: [HLS 200-880] The II Violation in module 'bit_reverse' (loop 'VITIS_LOOP_20_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_addr_2_write_ln31', fft_baseline/fft.cpp:31) of variable 'temp', fft_baseline/fft.cpp:29 on array 'OUT_I' and 'store' operation ('OUT_I_addr_write_ln30', fft_baseline/fft.cpp:30) of variable 'bitcast_ln30', fft_baseline/fft.cpp:30 on array 'OUT_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'butterfly_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 970.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bit_reverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bit_reverse' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bit_reverse'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage' pipeline 'dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_1' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_1'.
INFO: [RTMG 210-279] Implementing memory 'fft_streaming_fft_stage_1_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_streaming_fft_stage_1_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_2' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_3' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 970.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_4' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_5' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_6' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_7' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_8' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_9' pipeline 'butterfly_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_3_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_streaming' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_streaming/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_streaming/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500]