---
title: Wire trivial allocator into compile.zig
status: closed
priority: 2
issue-type: task
created-at: "2026-01-05T16:49:55.104009+02:00"
closed-at: "2026-01-05T17:01:27.318812+02:00"
---

File: src/codegen/compile.zig - After lowerAArch64() at line ~395: create TrivialAllocator, iterate vcode.insns, call getOperands(), for each vreg call allocator.allocate(). Store allocator in Context or pass to emit phase. Pattern from Cranelift compile.rs:58-80 but simplified. ~25 LOC.
