<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="matrixmul_prj" solutionName="solution1" date="2022-10-14T01:52:25.054+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="matrixmul_prj" solutionName="solution1" date="2022-10-14T01:52:24.783+0800"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="matrixmul_prj" solutionName="solution1" date="2022-10-14T01:52:24.773+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [XFORM 203-124] Array  'b': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="matrixmul_prj" solutionName="solution1_wo_rewind" date="2022-10-14T02:03:58.386+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'a': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="matrixmul_prj" solutionName="solution1_wo_rewind" date="2022-10-14T02:03:58.346+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'b': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="matrixmul_prj" solutionName="solution1" date="2022-10-14T01:52:03.710+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'a': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="matrixmul_prj" solutionName="solution1" date="2022-10-14T01:52:03.674+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'b': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="matrixmul_prj" solutionName="solution1_flattenB" date="2022-10-14T01:30:10.077+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-124] Array  'a': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order." projectName="matrixmul_prj" solutionName="solution1_flattenB" date="2022-10-14T01:30:10.028+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set res_group [add_wave_group res(fifo) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_write -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_full_n -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_din -into $res_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set b_group [add_wave_group b(fifo) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_read -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_empty_n -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_dout -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(fifo) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_read -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_empty_n -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_dout -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_res_group [add_wave_group res(fifo) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_write -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_full_n -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_din -into $tb_res_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_b_group [add_wave_group b(fifo) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_read -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_empty_n -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_dout -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(fifo) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_read -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_empty_n -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_dout -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;127000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;313000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 366850 ps : File &quot;C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1_wo_rewind/sim/verilog/matrixmul.autotb.v&quot; Line 326&#xD;&#xA;## quit" projectName="matrixmul_prj" solutionName="solution1_wo_rewind" date="2022-10-14T02:04:51.088+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set res_group [add_wave_group res(fifo) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_write -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_full_n -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/res_din -into $res_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set b_group [add_wave_group b(fifo) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_read -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_empty_n -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/b_dout -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(fifo) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_read -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_empty_n -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/a_dout -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AESL_inst_matrixmul/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/LENGTH_res -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_res_group [add_wave_group res(fifo) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_write -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_full_n -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/res_din -into $tb_res_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_b_group [add_wave_group b(fifo) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_read -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_empty_n -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/b_dout -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(fifo) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_read -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_empty_n -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrixmul_top/a_dout -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config matrixmul.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;127000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;287000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 340170 ps : File &quot;C:/Users/kevin/Desktop/Vivado_HLS_Tutorial/lab2/matrixmul_prj/solution1/sim/verilog/matrixmul.autotb.v&quot; Line 326&#xD;&#xA;## quit" projectName="matrixmul_prj" solutionName="solution1" date="2022-10-14T01:53:13.426+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
