#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jan 13 17:35:25 2017
# Process ID: 5876
# Current directory: D:/Document/Verilog/VGA/VGA.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Document/Verilog/VGA/VGA.runs/synth_1/top.vds
# Journal file: D:/Document/Verilog/VGA/VGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9052 
WARNING: [Synth 8-992] gamestate is already implicitly declared earlier [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:124]
WARNING: [Synth 8-992] slow is already implicitly declared earlier [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:214]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 298.141 ; gain = 86.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:2]
	Parameter DUTY_BEST bound to: 10'b1000000000 
	Parameter shadow_y bound to: 420 - type: integer 
	Parameter Width bound to: 640 - type: integer 
	Parameter Height bound to: 432 - type: integer 
	Parameter maxspeed bound to: 30 - type: integer 
	Parameter jumpspeed bound to: 27 - type: integer 
	Parameter acceleration bound to: 2 - type: integer 
	Parameter mid_height bound to: 280 - type: integer 
	Parameter up bound to: 0 - type: integer 
	Parameter down bound to: 1 - type: integer 
	Parameter xspeed_init bound to: 8 - type: integer 
	Parameter mid_width bound to: 322 - type: integer 
	Parameter mid_left bound to: 317 - type: integer 
	Parameter mid_right bound to: 327 - type: integer 
	Parameter superxspeed bound to: 20 - type: integer 
	Parameter superyspeedup bound to: 20 - type: integer 
	Parameter superyspeeddown bound to: 5 - type: integer 
	Parameter pikachu_down_h bound to: 69 - type: integer 
	Parameter pikachu_w bound to: 81 - type: integer 
	Parameter pikachu_h bound to: 84 - type: integer 
	Parameter ball_size bound to: 60 - type: integer 
	Parameter move_range bound to: 316 - type: integer 
	Parameter slide_init bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PWM_gen' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/pwm.v:10]
INFO: [Synth 8-256] done synthesizing module 'PWM_gen' (1#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/pwm.v:10]
INFO: [Synth 8-638] synthesizing module 'PlayerCtrl' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/control.v:6]
	Parameter BEATLEAGTH bound to: 207 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PlayerCtrl' (2#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/control.v:6]
INFO: [Synth 8-638] synthesizing module 'Music' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/music.v:16]
	Parameter C bound to: 523 - type: integer 
	Parameter D bound to: 587 - type: integer 
	Parameter E bound to: 660 - type: integer 
	Parameter F bound to: 698 - type: integer 
	Parameter Fs bound to: 745 - type: integer 
	Parameter G bound to: 784 - type: integer 
	Parameter A bound to: 880 - type: integer 
	Parameter As bound to: 932 - type: integer 
	Parameter B bound to: 988 - type: integer 
	Parameter ss bound to: 20000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/music.v:33]
INFO: [Synth 8-256] done synthesizing module 'Music' (3#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/music.v:16]
INFO: [Synth 8-638] synthesizing module 'clock_divisor' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/clock_divisor.v:1]
WARNING: [Synth 8-324] index 27 out of range [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/clock_divisor.v:19]
INFO: [Synth 8-256] done synthesizing module 'clock_divisor' (4#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/clock_divisor.v:1]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/7seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (5#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/7seg.v:1]
INFO: [Synth 8-638] synthesizing module 'KeyboardDecoder' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/kbd.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-638] synthesizing module 'KeyboardCtrl_0' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'KeyboardCtrl_0' (6#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/kbd.v:64]
INFO: [Synth 8-256] done synthesizing module 'KeyboardDecoder' (7#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/kbd.v:1]
INFO: [Synth 8-638] synthesizing module 'mem_addr_gen' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:1]
	Parameter Width bound to: 640 - type: integer 
	Parameter Height bound to: 432 - type: integer 
	Parameter shadow_y bound to: 420 - type: integer 
	Parameter mid_width bound to: 322 - type: integer 
	Parameter title1_y bound to: 130 - type: integer 
	Parameter title1_w bound to: 208 - type: integer 
	Parameter title1_h bound to: 63 - type: integer 
	Parameter title3_x bound to: 250 - type: integer 
	Parameter title3_y bound to: 60 - type: integer 
	Parameter title3_w bound to: 149 - type: integer 
	Parameter title3_h bound to: 25 - type: integer 
	Parameter select2_y bound to: 350 - type: integer 
	Parameter pikachu_w bound to: 81 - type: integer 
	Parameter pikachu_h bound to: 84 - type: integer 
	Parameter ball_size bound to: 60 - type: integer 
	Parameter shadow_w bound to: 72 - type: integer 
	Parameter shadow_h bound to: 15 - type: integer 
	Parameter pikachu_down_h bound to: 69 - type: integer 
	Parameter win_h bound to: 98 - type: integer 
	Parameter lose_h bound to: 82 - type: integer 
	Parameter win_y bound to: 334 - type: integer 
	Parameter lose_y bound to: 350 - type: integer 
	Parameter num_h bound to: 27 - type: integer 
	Parameter num_w0 bound to: 21 - type: integer 
	Parameter num_w1 bound to: 15 - type: integer 
	Parameter num_w2 bound to: 21 - type: integer 
	Parameter num_w3 bound to: 21 - type: integer 
	Parameter num_w4 bound to: 22 - type: integer 
	Parameter num_w5 bound to: 24 - type: integer 
	Parameter num_w6 bound to: 20 - type: integer 
	Parameter num_w7 bound to: 24 - type: integer 
	Parameter num_w8 bound to: 23 - type: integer 
	Parameter num_w9 bound to: 23 - type: integer 
	Parameter offset1 bound to: 21 - type: integer 
	Parameter offset2 bound to: 36 - type: integer 
	Parameter offset3 bound to: 57 - type: integer 
	Parameter offset4 bound to: 78 - type: integer 
	Parameter offset5 bound to: 100 - type: integer 
	Parameter offset6 bound to: 124 - type: integer 
	Parameter offset7 bound to: 144 - type: integer 
	Parameter offset8 bound to: 168 - type: integer 
	Parameter offset9 bound to: 191 - type: integer 
	Parameter score_y bound to: 20 - type: integer 
	Parameter score_x11 bound to: 40 - type: integer 
	Parameter score_x12 bound to: 70 - type: integer 
	Parameter score_x21 bound to: 545 - type: integer 
	Parameter score_x22 bound to: 575 - type: integer 
	Parameter maxspeed bound to: 30 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:282]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:294]
INFO: [Synth 8-638] synthesizing module 'num' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/num_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'num' (8#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/num_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (13) of module 'num' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:361]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:362]
INFO: [Synth 8-638] synthesizing module 'crash_pixel' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/crash_pixel_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'crash_pixel' (9#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/crash_pixel_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'crash_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:365]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:369]
INFO: [Synth 8-638] synthesizing module 'bg_rp' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_rp_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bg_rp' (10#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_rp_stub.v:6]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:376]
INFO: [Synth 8-638] synthesizing module 'win' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/win_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'win' (11#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/win_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'win' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:379]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:390]
INFO: [Synth 8-638] synthesizing module 'bg_low' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_low_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bg_low' (12#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_low_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (11) of module 'bg_low' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:393]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:397]
INFO: [Synth 8-638] synthesizing module 'bg_mid' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_mid_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bg_mid' (13#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_mid_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (15) of module 'bg_mid' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:400]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:404]
INFO: [Synth 8-638] synthesizing module 'bg_pole' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_pole_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bg_pole' (14#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/bg_pole_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (7) of module 'bg_pole' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:407]
INFO: [Synth 8-638] synthesizing module 'select1' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/select1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'select1' (15#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/select1_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'select1' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:414]
INFO: [Synth 8-638] synthesizing module 'select2' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/select2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'select2' (16#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/select2_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'select2' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:421]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:425]
INFO: [Synth 8-638] synthesizing module 'title3' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/title3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'title3' (17#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/title3_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'title3' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:428]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:432]
INFO: [Synth 8-638] synthesizing module 'title2' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/title2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'title2' (18#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/title2_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'title2' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:435]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:439]
INFO: [Synth 8-638] synthesizing module 'menu_bg' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/menu_bg_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'menu_bg' (19#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/menu_bg_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'menu_bg' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:442]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:446]
INFO: [Synth 8-638] synthesizing module 'pikachu_pixel' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/pikachu_pixel_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pikachu_pixel' (20#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/pikachu_pixel_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (13) of module 'pikachu_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:449]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:453]
INFO: [Synth 8-638] synthesizing module 'ball_pixel' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/ball_pixel_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ball_pixel' (21#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/ball_pixel_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (12) of module 'ball_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:456]
INFO: [Synth 8-638] synthesizing module 'shadow_pixel' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/shadow_pixel_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'shadow_pixel' (22#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/shadow_pixel_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (11) of module 'shadow_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:463]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (11) of module 'shadow_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:470]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:474]
INFO: [Synth 8-638] synthesizing module 'pikachu_jump_pixel' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/pikachu_jump_pixel_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pikachu_jump_pixel' (23#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/pikachu_jump_pixel_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (13) of module 'pikachu_jump_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:477]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:481]
INFO: [Synth 8-638] synthesizing module 'pikachu_down_pixel' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/pikachu_down_pixel_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pikachu_down_pixel' (24#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/pikachu_down_pixel_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (13) of module 'pikachu_down_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:484]
WARNING: [Synth 8-387] label required on module instance [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:488]
INFO: [Synth 8-638] synthesizing module 'title1' [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/title1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'title1' (25#1) [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/realtime/title1_stub.v:6]
WARNING: [Synth 8-689] width (17) of port connection 'addra' does not match port width (14) of module 'title1' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:491]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:546]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:669]
WARNING: [Synth 8-3848] Net data in module/entity mem_addr_gen does not have driver. [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:105]
INFO: [Synth 8-256] done synthesizing module 'mem_addr_gen' (26#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'OnePulse' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/op.v:1]
INFO: [Synth 8-256] done synthesizing module 'OnePulse' (27#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/op.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/vga.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (28#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/vga.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:243]
WARNING: [Synth 8-3848] Net reset in module/entity top does not have driver. [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:42]
INFO: [Synth 8-256] done synthesizing module 'top' (29#1) [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:2]
WARNING: [Synth 8-3917] design top has port pmod_2 driven by constant 1
WARNING: [Synth 8-3917] design top has port pmod_4 driven by constant 1
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port clka
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port y_dim
WARNING: [Synth 8-3331] design top has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 338.816 ; gain = 126.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin btSpeedGen:reset to constant 0 [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:41]
WARNING: [Synth 8-3295] tying undriven pin playerCtrl_00:reset to constant 0 [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:49]
WARNING: [Synth 8-3295] tying undriven pin toneGen:reset to constant 0 [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/top.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 338.816 ; gain = 126.828
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'KeyboardCtrl_0' instantiated as 'kbd/inst' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/new/kbd.v:33]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ball_pixel' instantiated as 'mem_addr_gen_inst/nolabel_line453' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:453]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bg_low' instantiated as 'mem_addr_gen_inst/nolabel_line390' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:390]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bg_mid' instantiated as 'mem_addr_gen_inst/nolabel_line397' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:397]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bg_pole' instantiated as 'mem_addr_gen_inst/nolabel_line404' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:404]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'bg_rp' instantiated as 'mem_addr_gen_inst/nolabel_line369' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:369]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'crash_pixel' instantiated as 'mem_addr_gen_inst/nolabel_line362' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:362]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'menu_bg' instantiated as 'mem_addr_gen_inst/nolabel_line439' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:439]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'num' instantiated as 'mem_addr_gen_inst/num_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:361]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pikachu_down_pixel' instantiated as 'mem_addr_gen_inst/nolabel_line481' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:481]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pikachu_jump_pixel' instantiated as 'mem_addr_gen_inst/nolabel_line474' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:474]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'pikachu_pixel' instantiated as 'mem_addr_gen_inst/nolabel_line446' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:446]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'select1' instantiated as 'mem_addr_gen_inst/select1_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:411]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'select2' instantiated as 'mem_addr_gen_inst/select2_pixel' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:418]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'shadow_pixel' instantiated as 'mem_addr_gen_inst/shadow_p1'. 2 instances of this cell are unresolved black boxes. [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:460]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'title1' instantiated as 'mem_addr_gen_inst/nolabel_line488' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:488]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'title2' instantiated as 'mem_addr_gen_inst/nolabel_line432' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:432]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'title3' instantiated as 'mem_addr_gen_inst/nolabel_line425' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:425]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'win' instantiated as 'mem_addr_gen_inst/nolabel_line376' [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:376]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp/KeyboardCtrl_0_in_context.xdc] for cell 'kbd/inst'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp/KeyboardCtrl_0_in_context.xdc] for cell 'kbd/inst'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_2/ball_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line453'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_2/ball_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line453'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_3/pikachu_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line446'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_3/pikachu_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line446'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_4/shadow_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/shadow_p1'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_4/shadow_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/shadow_p1'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_4/shadow_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/shadow_b'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_4/shadow_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/shadow_b'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_5/pikachu_jump_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line474'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_5/pikachu_jump_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line474'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_6/pikachu_down_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line481'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_6/pikachu_down_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line481'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_7/menu_bg_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line439'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_7/menu_bg_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line439'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_8/title1_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line488'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_8/title1_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line488'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_9/bg_rp_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line369'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_9/bg_rp_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line369'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_10/title2_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line432'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_10/title2_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line432'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_11/title3_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line425'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_11/title3_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line425'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_12/select1_in_context.xdc] for cell 'mem_addr_gen_inst/select1_pixel'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_12/select1_in_context.xdc] for cell 'mem_addr_gen_inst/select1_pixel'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_13/select2_in_context.xdc] for cell 'mem_addr_gen_inst/select2_pixel'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_13/select2_in_context.xdc] for cell 'mem_addr_gen_inst/select2_pixel'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_14/bg_mid_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line397'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_14/bg_mid_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line397'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_15/bg_low_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line390'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_15/bg_low_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line390'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_16/bg_pole_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line404'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_16/bg_pole_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line404'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_17/num_in_context.xdc] for cell 'mem_addr_gen_inst/num_pixel'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_17/num_in_context.xdc] for cell 'mem_addr_gen_inst/num_pixel'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_18/crash_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line362'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_18/crash_pixel_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line362'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_19/win_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line376'
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp_19/win_in_context.xdc] for cell 'mem_addr_gen_inst/nolabel_line376'
Parsing XDC File [D:/Document/Verilog/VGA/VGA.srcs/constrs_1/imports/demo2/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Document/Verilog/VGA/VGA.srcs/constrs_1/imports/demo2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Document/Verilog/VGA/VGA.srcs/constrs_1/imports/demo2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 643.578 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line362' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line369' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line376' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line390' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line397' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line404' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line425' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line432' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line439' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line446' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line453' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line474' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line481' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/nolabel_line488' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/num_pixel' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/select1_pixel' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/select2_pixel' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/shadow_b' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mem_addr_gen_inst/shadow_p1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 643.590 ; gain = 431.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 643.590 ; gain = 431.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  D:/Document/Verilog/VGA/VGA.runs/synth_1/.Xil/Vivado-5876-KLight-PC/dcp/KeyboardCtrl_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 643.590 ; gain = 431.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/new/pwm.v:19]
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:311]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:310]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:144]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:317]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:317]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:195]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:194]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:193]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:192]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:191]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:190]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:339]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:339]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:332]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:282]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:271]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:244]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:233]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:232]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:365]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:365]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:421]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:421]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:414]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:414]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:435]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:435]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:515]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:515]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:510]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:510]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:502]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:501]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:142]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:141]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:511]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:511]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:512]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:515]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:515]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:510]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:510]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:502]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:501]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:142]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:141]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:511]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:511]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:512]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:515]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:515]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:510]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:510]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:141]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:142]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:501]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:502]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:512]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:511]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Document/Verilog/VGA/VGA.srcs/sources_1/imports/Verilog/DEMO/DEMO/demo2/mem_addr_gen.v:511]
INFO: [Synth 8-5544] ROM "addr_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title2_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title2_x" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title2_y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crash_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Debug: swapped A/B pins for adder 0000007DB521E130
INFO: [Synth 8-5544] ROM "addr_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title2_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title2_x" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title2_y" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crash_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_b3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_b3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select1_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select1_y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select2_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select1_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select1_h" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select2_w" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select2_h" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rotateclk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title1_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "title1_x" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "gamestate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "side" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "side" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 643.590 ; gain = 431.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 20    
	   3 Input     32 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 12    
	   3 Input     17 Bit       Adders := 10    
	   4 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 33    
	   3 Input     11 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 22    
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 4     
	   5 Input      1 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 15    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 18    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 30    
+---Multipliers : 
	                 4x11  Multipliers := 2     
	                  7x7  Multipliers := 1     
	                  4x5  Multipliers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	 209 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 21    
	   4 Input     17 Bit        Muxes := 4     
	  12 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 38    
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 72    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 16    
	   3 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 164   
	   4 Input      1 Bit        Muxes := 49    
	  11 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 14    
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 60    
	   4 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 12    
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 14    
	   3 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 38    
	   2 Input      1 Bit        Muxes := 132   
Module PWM_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 4x11  Multipliers := 1     
Module PlayerCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Music 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 209 Input     32 Bit        Muxes := 1     
Module SevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 15    
	   3 Input     32 Bit       Adders := 8     
	   2 Input     17 Bit       Adders := 12    
	   3 Input     17 Bit       Adders := 10    
	   4 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 6     
	   2 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 19    
	   3 Input     11 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   5 Input      1 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 15    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                  7x7  Multipliers := 1     
	                  4x5  Multipliers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 21    
	   4 Input     17 Bit        Muxes := 4     
	  12 Input     17 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 38    
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module OnePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[0]' (FDR) to 'BEAT_FREQ_reg[4]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[1]' (FDR) to 'BEAT_FREQ_reg[2]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[4]' (FDR) to 'BEAT_FREQ_reg[5]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[5]' (FDR) to 'BEAT_FREQ_reg[6]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[6]' (FDR) to 'BEAT_FREQ_reg[7]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[7]' (FDR) to 'BEAT_FREQ_reg[8]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[8]' (FDR) to 'BEAT_FREQ_reg[9]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[9]' (FDR) to 'BEAT_FREQ_reg[10]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[10]' (FDR) to 'BEAT_FREQ_reg[11]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[11]' (FDR) to 'BEAT_FREQ_reg[12]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[12]' (FDR) to 'BEAT_FREQ_reg[13]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[13]' (FDR) to 'BEAT_FREQ_reg[14]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[14]' (FDR) to 'BEAT_FREQ_reg[15]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[15]' (FDR) to 'BEAT_FREQ_reg[16]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[16]' (FDR) to 'BEAT_FREQ_reg[17]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[17]' (FDR) to 'BEAT_FREQ_reg[18]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[18]' (FDR) to 'BEAT_FREQ_reg[19]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[19]' (FDR) to 'BEAT_FREQ_reg[20]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[20]' (FDR) to 'BEAT_FREQ_reg[21]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[21]' (FDR) to 'BEAT_FREQ_reg[22]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[22]' (FDR) to 'BEAT_FREQ_reg[23]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[23]' (FDR) to 'BEAT_FREQ_reg[24]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[24]' (FDR) to 'BEAT_FREQ_reg[25]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[25]' (FDR) to 'BEAT_FREQ_reg[26]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[26]' (FDR) to 'BEAT_FREQ_reg[27]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[27]' (FDR) to 'BEAT_FREQ_reg[28]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[28]' (FDR) to 'BEAT_FREQ_reg[29]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[29]' (FDR) to 'BEAT_FREQ_reg[30]'
INFO: [Synth 8-3886] merging instance 'BEAT_FREQ_reg[30]' (FDR) to 'BEAT_FREQ_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BEAT_FREQ_reg[31] )
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[11]' (FDE) to 'music00/tone_reg[14]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[12]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[13]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[15]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[16]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[17]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[18]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[19]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[20]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[21]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[22]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[23]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[24]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[25]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[26]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[27]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[28]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[29]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3886] merging instance 'music00/tone_reg[30]' (FDE) to 'music00/tone_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (music00/\tone_reg[31] )
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/crash_h_reg[0]' (FDE) to 'mem_addr_gen_inst/crash_w_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/crash_h_reg[1]' (FDE) to 'mem_addr_gen_inst/crash_h_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/crash_h_reg[4]' (FDE) to 'mem_addr_gen_inst/crash_w_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/crash_w_reg[0]' (FDE) to 'mem_addr_gen_inst/crash_w_reg[2]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/pixel_b3_reg[10]' (FDS) to 'mem_addr_gen_inst/pixel_b3_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/pixel_b3_reg[6]' (FDS) to 'mem_addr_gen_inst/pixel_b3_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/pixel_b3_reg[5]' (FDS) to 'mem_addr_gen_inst/pixel_b3_reg[7]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/pixel_b3_reg[11]' (FDR) to 'mem_addr_gen_inst/pixel_b3_reg[8]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/pixel_b3_reg[8]' (FDR) to 'mem_addr_gen_inst/pixel_b3_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_addr_gen_inst/\pixel_b3_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_addr_gen_inst/\title1_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_addr_gen_inst/\title1_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_addr_gen_inst/\title1_x_reg[2] )
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[0]' (FD) to 'mem_addr_gen_inst/title2_size_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[1]' (FD) to 'mem_addr_gen_inst/title2_y_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mem_addr_gen_inst/\title2_y_reg[2] )
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[3]' (FD) to 'mem_addr_gen_inst/title2_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[6]' (FD) to 'mem_addr_gen_inst/title2_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[7]' (FD) to 'mem_addr_gen_inst/title2_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[8]' (FD) to 'mem_addr_gen_inst/title2_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[9]' (FD) to 'mem_addr_gen_inst/title2_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_x_reg[0]' (FD) to 'mem_addr_gen_inst/title2_size_reg[2]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_size_reg[0]' (FD) to 'mem_addr_gen_inst/title2_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_size_reg[1]' (FD) to 'mem_addr_gen_inst/title2_size_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_x_reg[2]' (FD) to 'mem_addr_gen_inst/title2_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_size_reg[2]' (FD) to 'mem_addr_gen_inst/title2_size_reg[6]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_x_reg[3]' (FD) to 'mem_addr_gen_inst/title2_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_size_reg[3]' (FD) to 'mem_addr_gen_inst/title2_size_reg[7]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_x_reg[4]' (FD) to 'mem_addr_gen_inst/title2_size_reg[4]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_size_reg[4]' (FD) to 'mem_addr_gen_inst/title2_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_x_reg[7]' (FD) to 'mem_addr_gen_inst/title2_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_x_reg[8]' (FD) to 'mem_addr_gen_inst/title2_x_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_addr_gen_inst/\title2_x_reg[9] )
WARNING: [Synth 8-3332] Sequential element (tone_reg[31]) is unused and will be removed from module Music.
WARNING: [Synth 8-3332] Sequential element (num_reg[24]) is unused and will be removed from module clock_divisor.
WARNING: [Synth 8-3332] Sequential element (num_reg[25]) is unused and will be removed from module clock_divisor.
WARNING: [Synth 8-3332] Sequential element (num_reg[26]) is unused and will be removed from module clock_divisor.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[511]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[510]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[509]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[508]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[507]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[506]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[505]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[504]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[503]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[502]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[501]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[500]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[499]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[498]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[497]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[496]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[495]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[494]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[493]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[492]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[491]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[490]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[489]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[488]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[487]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[486]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[485]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[484]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[483]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[482]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[481]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[480]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[479]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[478]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[477]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[476]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[475]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[474]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[473]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[472]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[471]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[470]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[469]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[468]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[467]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[466]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[465]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[464]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[463]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[462]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[461]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[460]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[459]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[458]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[457]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[456]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[455]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[454]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[453]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[452]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[451]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[450]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[449]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[448]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[447]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[446]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[445]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[444]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[443]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[442]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[441]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[440]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[439]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[438]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[437]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[436]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[435]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[434]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[433]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[432]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[431]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[430]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[429]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[428]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[427]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[426]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[425]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[424]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[423]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[422]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[421]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[420]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[419]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[418]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[417]) is unused and will be removed from module KeyboardDecoder.
WARNING: [Synth 8-3332] Sequential element (key_down_reg[416]) is unused and will be removed from module KeyboardDecoder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/crash_h_reg[5]' (FDE) to 'mem_addr_gen_inst/crash_w_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/crash_h_reg[6]' (FDE) to 'mem_addr_gen_inst/crash_w_reg[6]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_y_reg[4]' (FD) to 'mem_addr_gen_inst/title2_size_reg[5]'
INFO: [Synth 8-3886] merging instance 'mem_addr_gen_inst/title2_size_reg[5]' (FD) to 'mem_addr_gen_inst/title2_x_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 660.195 ; gain = 448.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 760.441 ; gain = 548.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 844.020 ; gain = 632.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 844.020 ; gain = 632.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 844.020 ; gain = 632.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 844.020 ; gain = 632.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |KeyboardCtrl_0     |         1|
|2     |num                |         1|
|3     |crash_pixel        |         1|
|4     |bg_rp              |         1|
|5     |win                |         1|
|6     |bg_low             |         1|
|7     |bg_mid             |         1|
|8     |bg_pole            |         1|
|9     |select1            |         1|
|10    |select2            |         1|
|11    |title3             |         1|
|12    |title2             |         1|
|13    |menu_bg            |         1|
|14    |pikachu_pixel      |         1|
|15    |ball_pixel         |         1|
|16    |shadow_pixel       |         2|
|17    |pikachu_jump_pixel |         1|
|18    |pikachu_down_pixel |         1|
|19    |title1             |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |KeyboardCtrl_0     |     1|
|2     |ball_pixel         |     1|
|3     |bg_low             |     1|
|4     |bg_mid             |     1|
|5     |bg_pole            |     1|
|6     |bg_rp              |     1|
|7     |crash_pixel        |     1|
|8     |menu_bg            |     1|
|9     |num                |     1|
|10    |pikachu_down_pixel |     1|
|11    |pikachu_jump_pixel |     1|
|12    |pikachu_pixel      |     1|
|13    |select1            |     1|
|14    |select2            |     1|
|15    |shadow_pixel       |     1|
|16    |shadow_pixel__1    |     1|
|17    |title1             |     1|
|18    |title2             |     1|
|19    |title3             |     1|
|20    |win                |     1|
|21    |BUFG               |     3|
|22    |CARRY4             |   814|
|23    |DSP48E1            |    16|
|24    |DSP48E1_1          |     5|
|25    |DSP48E1_2          |     5|
|26    |DSP48E1_3          |     7|
|27    |DSP48E1_4          |     3|
|28    |DSP48E1_5          |     3|
|29    |DSP48E1_6          |     2|
|30    |DSP48E1_7          |     1|
|31    |LUT1               |   470|
|32    |LUT2               |  1746|
|33    |LUT3               |   764|
|34    |LUT4               |   671|
|35    |LUT5               |   649|
|36    |LUT6               |   942|
|37    |MUXF7              |    27|
|38    |MUXF8              |    10|
|39    |XORCY              |    15|
|40    |FDCE               |    44|
|41    |FDPE               |     4|
|42    |FDRE               |   500|
|43    |FDSE               |    30|
|44    |IBUF               |     3|
|45    |OBUF               |    29|
+------+-------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  7003|
|2     |  btSpeedGen        |PWM_gen__1      |   721|
|3     |  playerCtrl_00     |PlayerCtrl      |    18|
|4     |  music00           |Music           |    92|
|5     |  toneGen           |PWM_gen         |  1090|
|6     |  clk_wiz_0_inst    |clock_divisor   |    54|
|7     |  sevenseg          |SevenSegment    |    61|
|8     |  kbd               |KeyboardDecoder |    71|
|9     |  mem_addr_gen_inst |mem_addr_gen    |  3498|
|10    |  selectop          |OnePulse__1     |     3|
|11    |  enterop           |OnePulse        |     3|
|12    |  vga_inst          |vga_controller  |    77|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 844.020 ; gain = 632.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 557 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 844.020 ; gain = 325.727
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 844.020 ; gain = 632.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 874 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 183 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 844.020 ; gain = 632.031
INFO: [Common 17-1381] The checkpoint 'D:/Document/Verilog/VGA/VGA.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 844.020 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 13 17:36:55 2017...
