Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 18 18:29:08 2022
| Host         : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_DelayTest_timing_summary_routed.rpt -rpx top_DelayTest_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_DelayTest
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.20 2017-11-03
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2352 register/latch pins with no clock driven by root clock pin: clk_100 (HIGH)

 There are 1016 register/latch pins with no clock driven by root clock pin: Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6797 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                 3224        0.076        0.000                      0                 3200        7.085        0.000                       0                  1375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
FTDI_CLK  {0.000 8.335}      16.670          59.988          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FTDI_CLK            0.029        0.000                      0                 3045        0.076        0.000                      0                 3045        7.085        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              FTDI_CLK          998.707        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  FTDI_CLK           FTDI_CLK                12.574        0.000                      0                  155        0.346        0.000                      0                  155  
**default**        FTDI_CLK                                   15.158        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[4]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 3.994ns (67.321%)  route 1.939ns (32.680%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.939     7.568    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/T
    P7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.538    11.105 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[4].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.105    FTDI_ADBUS[4]
    P7                                                                r  FTDI_ADBUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[5]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 3.960ns (67.335%)  route 1.921ns (32.665%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.921     7.550    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/T
    L10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.504    11.054 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[5].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.054    FTDI_ADBUS[5]
    L10                                                               r  FTDI_ADBUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[0]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 4.044ns (68.909%)  route 1.825ns (31.091%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.825     7.454    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/T
    N7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.588    11.043 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[0].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.043    FTDI_ADBUS[0]
    N7                                                                r  FTDI_ADBUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[3]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 4.032ns (68.840%)  route 1.825ns (31.160%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.825     7.454    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/T
    N8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.576    11.030 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[3].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    11.030    FTDI_ADBUS[3]
    N8                                                                r  FTDI_ADBUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[6]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 4.030ns (69.892%)  route 1.736ns (30.108%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.736     7.365    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/T
    N9                   OBUFT (TriStatE_obuft_T_O)
                                                      3.574    10.940 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[6].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.940    FTDI_ADBUS[6]
    N9                                                                r  FTDI_ADBUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.940    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[7]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 4.037ns (70.173%)  route 1.716ns (29.827%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.626     5.173    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X1Y12          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456     5.629 f  Inst_ftdi245_cdc/Inst_ftdi245/T_reg/Q
                         net (fo=8, routed)           1.716     7.345    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/T
    P10                  OBUFT (TriStatE_obuft_T_O)
                                                      3.581    10.926 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[7].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.926    FTDI_ADBUS[7]
    P10                                                               r  FTDI_ADBUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[1]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 3.997ns (69.697%)  route 1.738ns (30.303%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.619     5.166    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y18          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.622 r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[1]/Q
                         net (fo=1, routed)           1.738     7.360    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/I
    M7                   OBUFT (Prop_obuft_I_O)       3.541    10.901 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[1].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.901    FTDI_ADBUS[1]
    M7                                                                r  FTDI_ADBUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_ADBUS[2]
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 3.991ns (69.946%)  route 1.715ns (30.054%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.630     5.177    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y5           FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Inst_ftdi245_cdc/Inst_ftdi245/int_FTDI_DOUT_reg[2]/Q
                         net (fo=1, routed)           1.715     7.348    Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/I
    M8                   OBUFT (Prop_obuft_I_O)       3.535    10.883 r  Inst_ftdi245_cdc/Inst_ftdi245/GBUF[2].DRIVE_IO_BUS/OBUFT/O
                         net (fo=1, unset)            0.000    10.883    FTDI_ADBUS[2]
    M8                                                                r  FTDI_ADBUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_OEN_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_OEN
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 3.989ns (70.546%)  route 1.666ns (29.454%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.630     5.177    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y4           FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_OEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     5.633 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_OEN_reg/Q
                         net (fo=1, routed)           1.666     7.299    FTDI_OEN_OBUF
    R8                   OBUF (Prop_obuf_I_O)         3.533    10.832 r  FTDI_OEN_OBUF_inst/O
                         net (fo=0)                   0.000    10.832    FTDI_OEN
    R8                                                                r  FTDI_OEN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            FTDI_TXN
                            (output port clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 3.998ns (70.616%)  route 1.664ns (29.384%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.670 - 16.670 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.623     5.170    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X0Y15          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  Inst_ftdi245_cdc/Inst_ftdi245/FTDI_TXN_reg/Q
                         net (fo=1, routed)           1.664     7.290    FTDI_TXN_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.542    10.832 r  FTDI_TXN_OBUF_inst/O
                         net (fo=0)                   0.000    10.832    FTDI_TXN
    R10                                                               r  FTDI_TXN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
                         clock pessimism              0.000    16.670    
                         clock uncertainty           -0.035    16.635    
                         output delay                -5.500    11.135    
  -------------------------------------------------------------------
                         required time                         11.135    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.384%)  route 0.257ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.257     1.864    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X18Y16         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.824     1.978    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y16         RAMS32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.500     1.479    
    SLICE_X18Y16         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.788    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.580     1.490    Inst_ftdi245_cdc/Inst_ftdi245/FTDI_CLK
    SLICE_X5Y22          FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  Inst_ftdi245_cdc/Inst_ftdi245/addr_reg[26]/Q
                         net (fo=4, routed)           0.127     1.758    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB0
    SLICE_X2Y21          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.850     2.004    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X2Y21          RAMD32                                       r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.479     1.526    
    SLICE_X2Y21          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.672    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.365%)  route 0.181ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.556     1.466    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X17Y15         FDCE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDCE (Prop_fdce_C_Q)         0.128     1.594 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=50, routed)          0.181     1.775    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X18Y15         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.825     1.979    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X18Y15         RAMD32                                       r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.480    
    SLICE_X18Y15         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.667    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FTDI_CLK
Waveform(ns):       { 0.000 8.335 }
Period(ns):         16.670
Sources:            { FTDI_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         16.670      14.515     BUFGCTRL_X0Y1  FTDI_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X3Y24    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X1Y24    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X2Y23    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X1Y24    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X2Y23    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X2Y23    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X2Y23    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X1Y24    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/Inst_spi93lc56_16bit/dummytime_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         16.670      15.670     SLICE_X26Y7    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/iINFO_OPTIONS_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X2Y21    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X14Y18   Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y17    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y19    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         8.335       7.085      SLICE_X6Y19    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack      998.707ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.707ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.190ns  (logic 0.456ns (38.321%)  route 0.734ns (61.679%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.734     1.190    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X16Y14         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y14         FDRE (Setup_fdre_C_D)       -0.103   999.897    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.897    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                998.707    

Slack (MET) :             998.892ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.411%)  route 0.594ns (56.589%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.594     1.050    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X12Y21         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)       -0.058   999.942    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.942    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                998.892    

Slack (MET) :             998.909ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.061%)  route 0.453ns (51.939%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.453     0.872    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y21         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)       -0.219   999.781    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                998.909    

Slack (MET) :             999.005ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.643%)  route 0.444ns (49.358%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.444     0.900    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y17          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)       -0.095   999.905    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                999.005    

Slack (MET) :             999.005ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.780%)  route 0.306ns (42.220%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.306     0.725    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X16Y16         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X16Y16         FDRE (Setup_fdre_C_D)       -0.270   999.730    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                999.005    

Slack (MET) :             999.008ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.127%)  route 0.491ns (51.873%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.491     0.947    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X14Y21         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)       -0.045   999.955    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.947    
  -------------------------------------------------------------------
                         slack                                999.008    

Slack (MET) :             999.012ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.718    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X1Y18          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.270   999.730    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                999.012    

Slack (MET) :             999.019ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.713ns  (logic 0.419ns (58.802%)  route 0.294ns (41.198%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.713    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y18          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.268   999.732    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                999.019    

Slack (MET) :             999.023ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.710ns  (logic 0.419ns (59.020%)  route 0.291ns (40.980%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.291     0.710    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X19Y17         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y17         FDRE (Setup_fdre_C_D)       -0.267   999.733    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                999.023    

Slack (MET) :             999.071ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             FTDI_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.858ns  (logic 0.456ns (53.136%)  route 0.402ns (46.864%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE                         0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.402     0.858    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X17Y16         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y16         FDRE (Setup_fdre_C_D)       -0.071   999.929    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.929    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                999.071    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FTDI_CLK
  To Clock:  FTDI_CLK

Setup :            0  Failing Endpoints,  Worst Slack       12.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.574ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.456ns (12.628%)  route 3.155ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 21.475 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X17Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     5.565 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         3.155     8.720    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X23Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.437    21.475    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X23Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]/C
                         clock pessimism              0.259    21.734    
                         clock uncertainty           -0.035    21.699    
    SLICE_X23Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.294    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[0]
  -------------------------------------------------------------------
                         required time                         21.294    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                 12.574    

Slack (MET) :             12.574ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.456ns (12.628%)  route 3.155ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 21.475 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X17Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     5.565 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         3.155     8.720    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X23Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.437    21.475    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X23Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]/C
                         clock pessimism              0.259    21.734    
                         clock uncertainty           -0.035    21.699    
    SLICE_X23Y16         FDCE (Recov_fdce_C_CLR)     -0.405    21.294    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]
  -------------------------------------------------------------------
                         required time                         21.294    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                 12.574    

Slack (MET) :             12.588ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.518ns (14.255%)  route 3.116ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.612     5.159    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y27          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.677 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          3.116     8.793    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y14         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y14         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism              0.259    21.735    
                         clock uncertainty           -0.035    21.700    
    SLICE_X10Y14         FDCE (Recov_fdce_C_CLR)     -0.319    21.381    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         21.381    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 12.588    

Slack (MET) :             12.588ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.518ns (14.255%)  route 3.116ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.612     5.159    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y27          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.677 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          3.116     8.793    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y14         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y14         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
                         clock pessimism              0.259    21.735    
                         clock uncertainty           -0.035    21.700    
    SLICE_X10Y14         FDCE (Recov_fdce_C_CLR)     -0.319    21.381    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                         21.381    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 12.588    

Slack (MET) :             12.588ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.518ns (14.255%)  route 3.116ns (85.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.612     5.159    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y27          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.677 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          3.116     8.793    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y14         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y14         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.259    21.735    
                         clock uncertainty           -0.035    21.700    
    SLICE_X10Y14         FDCE (Recov_fdce_C_CLR)     -0.319    21.381    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         21.381    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                 12.588    

Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.456ns (12.628%)  route 3.155ns (87.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 21.475 - 16.670 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.562     5.109    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X17Y44         FDRE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     5.565 f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg/Q
                         net (fo=157, routed)         3.155     8.720    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/reset_reg_n_0
    SLICE_X22Y16         FDCE                                         f  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.437    21.475    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/clk_100
    SLICE_X22Y16         FDCE                                         r  Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0/C
                         clock pessimism              0.259    21.734    
                         clock uncertainty           -0.035    21.699    
    SLICE_X22Y16         FDCE (Recov_fdce_C_CLR)     -0.319    21.380    Inst_ftdi245_cdc/Inst_ftdi245/SEC_SYS/startupsm_eeprom_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         21.380    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.518ns (14.819%)  route 2.978ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.612     5.159    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y27          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.677 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.978     8.655    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y13         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y13         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.259    21.735    
                         clock uncertainty           -0.035    21.700    
    SLICE_X10Y13         FDCE (Recov_fdce_C_CLR)     -0.319    21.381    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         21.381    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.518ns (14.819%)  route 2.978ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.612     5.159    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y27          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.677 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.978     8.655    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y13         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y13         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism              0.259    21.735    
                         clock uncertainty           -0.035    21.700    
    SLICE_X10Y13         FDCE (Recov_fdce_C_CLR)     -0.319    21.381    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         21.381    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.726ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.518ns (14.819%)  route 2.978ns (85.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 21.476 - 16.670 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.612     5.159    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y27          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.677 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.978     8.655    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y13         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.438    21.476    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y13         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.259    21.735    
                         clock uncertainty           -0.035    21.700    
    SLICE_X10Y13         FDCE (Recov_fdce_C_CLR)     -0.319    21.381    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         21.381    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                 12.726    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CLR
                            (recovery check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.670ns  (FTDI_CLK rise@16.670ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.518ns (15.263%)  route 2.876ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 21.478 - 16.670 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.451    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.547 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.612     5.159    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y27          FDPE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDPE (Prop_fdpe_C_Q)         0.518     5.677 f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=84, routed)          2.876     8.553    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X10Y11         FDCE                                         f  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                     16.670    16.670 r  
    R13                                               0.000    16.670 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000    16.670    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         1.415    18.085 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.947    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.038 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        1.440    21.478    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X10Y11         FDCE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                         clock pessimism              0.259    21.737    
                         clock uncertainty           -0.035    21.702    
    SLICE_X10Y11         FDCE (Recov_fdce_C_CLR)     -0.361    21.341    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         21.341    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 12.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.119%)  route 0.152ns (51.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.586     1.496    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.637 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.152     1.789    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y16          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y16          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.119%)  route 0.152ns (51.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.586     1.496    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.637 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.152     1.789    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X2Y16          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X2Y16          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.443    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.751    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y16          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y16          FDCE (Remov_fdce_C_CLR)     -0.146     1.364    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.751    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y16          FDPE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y16          FDPE (Remov_fdpe_C_PRE)     -0.149     1.361    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.751    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y16          FDPE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y16          FDPE (Remov_fdpe_C_PRE)     -0.149     1.361    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.751    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y16          FDPE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y16          FDPE (Remov_fdpe_C_PRE)     -0.149     1.361    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.127     1.751    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X1Y16          FDPE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y16          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.500     1.510    
    SLICE_X1Y16          FDPE (Remov_fdpe_C_PRE)     -0.149     1.361    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.131     1.756    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y16          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y16          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y16          FDCE (Remov_fdce_C_CLR)     -0.146     1.364    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.131     1.756    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y16          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y16          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y16          FDCE (Remov_fdce_C_CLR)     -0.146     1.364    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FTDI_CLK rise@0.000ns - FTDI_CLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.436%)  route 0.131ns (50.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.910 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.587     1.497    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y15          FDPE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDPE (Prop_fdpe_C_Q)         0.128     1.625 f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.131     1.756    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y16          FDCE                                         f  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FTDI_CLK rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  FTDI_CLK (IN)
                         net (fo=0)                   0.000     0.000    FTDI_CLK
    R13                  IBUF (Prop_ibuf_I_O)         0.441     0.441 r  FTDI_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    FTDI_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.155 r  FTDI_CLK_IBUF_BUFG_inst/O
                         net (fo=1374, routed)        0.855     2.009    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y16          FDCE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X0Y16          FDCE (Remov_fdce_C_CLR)     -0.146     1.364    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FTDI_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       15.158ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.158ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.914%)  route 0.816ns (66.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.816     1.235    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X16Y24         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X16Y24         FDRE (Setup_fdre_C_D)       -0.277    16.393    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.393    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                 15.158    

Slack (MET) :             15.236ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.331ns  (logic 0.456ns (34.251%)  route 0.875ns (65.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.875     1.331    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y22         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)       -0.103    16.567    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                 15.236    

Slack (MET) :             15.304ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.113%)  route 0.807ns (63.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.807     1.263    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X16Y24         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X16Y24         FDRE (Setup_fdre_C_D)       -0.103    16.567    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                 15.304    

Slack (MET) :             15.403ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.997ns  (logic 0.419ns (42.012%)  route 0.578ns (57.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y23                                      0.000     0.000 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y23         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.578     0.997    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y23         FDRE                                         r  Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)       -0.270    16.400    Inst_ftdi245_cdc/DATA_READ_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.400    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                 15.403    

Slack (MET) :             15.432ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.191ns  (logic 0.518ns (43.480%)  route 0.673ns (56.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.673     1.191    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y26          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)       -0.047    16.623    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.623    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 15.432    

Slack (MET) :             15.468ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.936ns  (logic 0.478ns (51.081%)  route 0.458ns (48.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.458     0.936    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y22          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)       -0.266    16.404    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.404    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 15.468    

Slack (MET) :             15.524ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.386%)  route 0.595ns (56.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X21Y18         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.595     1.051    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X23Y18         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X23Y18         FDRE (Setup_fdre_C_D)       -0.095    16.575    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.575    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 15.524    

Slack (MET) :             15.677ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.725ns  (logic 0.419ns (57.764%)  route 0.306ns (42.236%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.306     0.725    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X16Y17         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X16Y17         FDRE (Setup_fdre_C_D)       -0.268    16.402    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 15.677    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.710ns  (logic 0.419ns (59.032%)  route 0.291ns (40.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19                                       0.000     0.000 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.291     0.710    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X1Y19          FDRE                                         r  Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)       -0.267    16.403    Inst_ftdi245_cdc/ADDRESS_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.403    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 15.693    

Slack (MET) :             15.819ns  (required time - arrival time)
  Source:                 Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FTDI_CLK  {rise@0.000ns fall@8.335ns period=16.670ns})
  Destination:            Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.670ns  (MaxDelay Path 16.670ns)
  Data Path Delay:        0.758ns  (logic 0.456ns (60.128%)  route 0.302ns (39.872%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.670ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16                                      0.000     0.000 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.302     0.758    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X16Y17         FDRE                                         r  Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.670    16.670    
    SLICE_X16Y17         FDRE (Setup_fdre_C_D)       -0.093    16.577    Inst_ftdi245_cdc/DATAWRITE_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.577    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 15.819    





