Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 28 17:56:28 2019
| Host         : LAPTOP-VQA3KK4R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8688 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.274     -237.252                    219                19728        0.032        0.000                      0                19728        3.000        0.000                       0                  8698  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0    {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
clk_virt                {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clk_out3_clk_wiz_0_1  {0.000 94.815}       189.630         5.273           
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
tck                     {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.796      -48.544                    123                18836        0.122        0.000                      0                18836        8.750        0.000                       0                  8508  
  clk_out2_clk_wiz_0          2.389        0.000                      0                  466        0.180        0.000                      0                  466        6.167        0.000                       0                   125  
  clk_out3_clk_wiz_0         90.923        0.000                      0                  104        0.202        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.794      -48.307                    123                18836        0.122        0.000                      0                18836        8.750        0.000                       0                  8508  
  clk_out2_clk_wiz_0_1        2.391        0.000                      0                  466        0.180        0.000                      0                  466        6.167        0.000                       0                   125  
  clk_out3_clk_wiz_0_1       90.928        0.000                      0                  104        0.202        0.000                      0                  104       23.730        0.000                       0                    61  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.142        0.000                      0                   22        0.190        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0         -1.752      -60.923                     37                   37        0.062        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.796      -48.544                    123                18836        0.032        0.000                      0                18836  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.142        0.000                      0                   22        0.190        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0         -1.748      -60.759                     37                   37        0.067        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.780        0.000                      0                  191        0.240        0.000                      0                  191  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.782        0.000                      0                  191        0.242        0.000                      0                  191  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          2.389        0.000                      0                  466        0.096        0.000                      0                  466  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0         -2.274     -127.785                     59                   59        0.117        0.000                      0                   59  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0         -2.274     -127.785                     59                   59        0.117        0.000                      0                   59  
clk_out3_clk_wiz_0_1  clk_out3_clk_wiz_0         90.923        0.000                      0                  104        0.068        0.000                      0                  104  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.796      -48.544                    123                18836        0.032        0.000                      0                18836  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.144        0.000                      0                   22        0.192        0.000                      0                   22  
clk_out3_clk_wiz_0    clk_out1_clk_wiz_0_1       -1.752      -60.923                     37                   37        0.062        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.144        0.000                      0                   22        0.192        0.000                      0                   22  
clk_out3_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -1.748      -60.759                     37                   37        0.067        0.000                      0                   37  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.780        0.000                      0                  191        0.240        0.000                      0                  191  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        2.389        0.000                      0                  466        0.096        0.000                      0                  466  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.782        0.000                      0                  191        0.242        0.000                      0                  191  
clk_out1_clk_wiz_0    clk_out3_clk_wiz_0_1       -2.269     -127.524                     59                   59        0.121        0.000                      0                   59  
clk_out3_clk_wiz_0    clk_out3_clk_wiz_0_1       90.923        0.000                      0                  104        0.068        0.000                      0                  104  
clk_out1_clk_wiz_0_1  clk_out3_clk_wiz_0_1       -2.269     -127.524                     59                   59        0.121        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         12.520        0.000                      0                  203        0.933        0.000                      0                  203  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.520        0.000                      0                  203        0.843        0.000                      0                  203  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.520        0.000                      0                  203        0.843        0.000                      0                  203  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       12.522        0.000                      0                  203        0.933        0.000                      0                  203  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          123  Failing Endpoints,  Worst Slack       -0.796ns,  Total Violation      -48.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.235    -0.529    
    SLICE_X27Y13         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.321    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.911    -0.762    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.075    -0.453    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y25          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/Q
                         net (fo=22, routed)          0.233    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.251    -0.476    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.051    -0.350    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__190/O
                         net (fo=1, routed)           0.000    -0.305    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.894    -0.779    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.251    -0.529    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.092    -0.437    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.302    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_LED_reg[15][14]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092    -0.391    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y50          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_pb4[3]
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091    -0.456    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X4Y46          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091    -0.391    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X0Y36          FDRE                                         r  debounce/shift_swtch6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch6_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.303    debounce/shift_swtch6[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  debounce/swtch_db[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    debounce/swtch_db[6]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/C
                         clock pessimism              0.247    -0.485    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.394    debounce/swtch_db_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y38         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[22]
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.256 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[22]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[22]
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.909    -0.764    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120    -0.396    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X43Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.299    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[7]
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[23]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[23]
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.248    -0.516    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121    -0.395    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.602ns (24.613%)  route 7.969ns (75.387%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           1.029     8.816    maze_bot/icon[1]_i_10_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.348     9.164 r  maze_bot/icon[1]_i_4/O
                         net (fo=1, routed)           0.641     9.806    icon1/pixel_column_reg[1]_2
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.930 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.930    icon1/icon[1]_i_1_n_0
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.084    12.242    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.077    12.319    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 2.602ns (25.647%)  route 7.543ns (74.353%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           0.811     8.599    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I3_O)        0.348     8.947 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.433     9.380    icon1/pixel_column_reg[2]
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.504    icon1/icon[0]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.084    12.242    
    SLICE_X15Y51         FDRE (Setup_fdre_C_D)        0.029    12.271    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.981%)  route 0.137ns (42.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.137    -0.217    maze_bot/LocX_reg[0]
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.048    -0.169 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    maze_bot/LocX_reg[3]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.133    -0.349    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.202%)  route 0.128ns (40.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[5]/Q
                         net (fo=18, routed)          0.128    -0.320    dtg/Q[5]
    SLICE_X8Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    dtg/p_0_in__0__0[6]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.455    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.189ns (27.372%)  route 0.501ns (72.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.576    -0.588    dtg/CLK
    SLICE_X9Y52          FDRE                                         r  dtg/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  dtg/pixel_row_reg[11]/Q
                         net (fo=17, routed)          0.199    -0.248    dtg/pixel_row[11]
    SLICE_X11Y53         LUT5 (Prop_lut5_I3_O)        0.048    -0.200 r  dtg/worldmap_level1_i_8/O
                         net (fo=7, routed)           0.302     0.102    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[13]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.958    -0.715    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.121    -0.090    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.344%)  route 0.295ns (67.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.295    -0.087    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.959    -0.714    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.463    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.280    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.150    -0.298    dtg/Q[2]
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.045    -0.253 r  dtg/pixel_row[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dtg/p_0_in__0__0[3]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.455    dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.963%)  route 0.108ns (34.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.108    -0.223    maze_bot/LocY_reg_reg[7]_0[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/LocY_reg[6]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.390    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.555%)  route 0.175ns (48.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.603    -0.561    dtg/CLK
    SLICE_X7Y54          FDRE                                         r  dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  dtg/pixel_column_reg[5]/Q
                         net (fo=12, routed)          0.175    -0.245    dtg/pixel_row_reg[0]_0[5]
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  dtg/pixel_column[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    dtg/pixel_column_0[6]
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.874    -0.799    dtg/CLK
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.121    -0.427    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.934%)  route 0.140ns (40.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.140    -0.286    dtg/Q[0]
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  dtg/pixel_row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    dtg/p_0_in__0__0[5]
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.092    -0.484    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.383%)  route 0.115ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  dtg/pixel_row_reg[9]/Q
                         net (fo=28, routed)          0.115    -0.346    dtg/Q[9]
    SLICE_X9Y54          LUT6 (Prop_lut6_I4_O)        0.099    -0.247 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    dtg/p_0_in__0__0[10]
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.092    -0.497    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.743%)  route 0.507ns (78.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.507     0.154    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.888    -0.785    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.098    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y8      worldmap_levelcomplete/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y8      worldmap_levelcomplete/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y8      worldmap_youwin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y8      worldmap_youwin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y52     dtg/video_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y47      maze_bot/LocX_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y52      dtg/pixel_column_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y52      dtg/pixel_column_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y54      dtg/horiz_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y53      dtg/pixel_column_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y53      dtg/pixel_column_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y54      dtg/pixel_column_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.923ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.964ns (25.271%)  route 2.851ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896    -0.644    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.225 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           1.424     1.199    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.297     1.496 r  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.452     1.948    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.072 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.975     3.047    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.171 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.171    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.082    94.094    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.094    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 90.923    

Slack (MET) :             91.919ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.533%)  route 1.994ns (77.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.527     1.338    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.124     1.462 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.467     1.929    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.164    93.848    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.848    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                 91.919    

Slack (MET) :             185.189ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.732ns (18.105%)  route 3.311ns (81.895%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.270     2.757    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.152     2.909 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.489     3.398    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.134   188.851    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.264   188.587    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                        188.587    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                185.189    

Slack (MET) :             185.441ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.704ns (17.546%)  route 3.308ns (82.454%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.272     2.759    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.124     2.883 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.485     3.368    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.134   188.851    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.043   188.808    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.808    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                185.441    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 f  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.120    -0.236    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.191 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1_n_0
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X4Y38          FDSE (Hold_fdse_C_D)         0.091    -0.393    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.260%)  route 0.145ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.145    -0.209    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.066    -0.417    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.550%)  route 0.156ns (52.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.200    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.070    -0.410    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.101    -0.268    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.098    -0.170 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.170    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.497    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.091    -0.406    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.746%)  route 0.214ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.214    -0.141    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.075    -0.382    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.086%)  route 0.211ns (59.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.211    -0.144    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.071    -0.386    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.190    -0.166    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.246    -0.484    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.075    -0.409    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.216%)  route 0.210ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.210    -0.145    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.063    -0.394    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.199    -0.156    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.072    -0.411    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.482%)  route 0.162ns (46.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          0.162    -0.194    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.092    -0.405    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X6Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X6Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X6Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          123  Failing Endpoints,  Worst Slack       -0.794ns,  Total Violation      -48.307ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.088    19.091    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.525    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.088    19.091    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.525    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.088    19.091    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.525    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.088    19.091    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.525    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.737ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.088    19.091    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.525    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (VIOLATED) :        -0.737ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.088    19.091    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.525    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (VIOLATED) :        -0.725ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.088    19.096    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.530    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.725    

Slack (VIOLATED) :        -0.725ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.088    19.096    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.530    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.725    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.088    19.096    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.530    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.088    19.096    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.530    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.235    -0.529    
    SLICE_X27Y13         FDRE (Hold_fdre_C_D)         0.075    -0.454    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.321    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.911    -0.762    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.075    -0.453    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y25          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/Q
                         net (fo=22, routed)          0.233    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.251    -0.476    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.293    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.051    -0.350    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__190/O
                         net (fo=1, routed)           0.000    -0.305    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.894    -0.779    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.251    -0.529    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.092    -0.437    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.302    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_LED_reg[15][14]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092    -0.391    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y50          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_pb4[3]
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091    -0.456    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X4Y46          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091    -0.391    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X0Y36          FDRE                                         r  debounce/shift_swtch6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch6_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.303    debounce/shift_swtch6[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  debounce/swtch_db[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    debounce/swtch_db[6]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/C
                         clock pessimism              0.247    -0.485    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.394    debounce/swtch_db_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y38         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[22]
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.256 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[22]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[22]
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.909    -0.764    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120    -0.396    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X43Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.299    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[7]
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[23]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[23]
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.248    -0.516    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121    -0.395    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y13     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.602ns (24.613%)  route 7.969ns (75.387%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           1.029     8.816    maze_bot/icon[1]_i_10_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.348     9.164 r  maze_bot/icon[1]_i_4/O
                         net (fo=1, routed)           0.641     9.806    icon1/pixel_column_reg[1]_2
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.930 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.930    icon1/icon[1]_i_1_n_0
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.082    12.243    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.077    12.320    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 2.602ns (25.647%)  route 7.543ns (74.353%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           0.811     8.599    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I3_O)        0.348     8.947 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.433     9.380    icon1/pixel_column_reg[2]
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.504    icon1/icon[0]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.082    12.243    
    SLICE_X15Y51         FDRE (Setup_fdre_C_D)        0.029    12.272    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.499    

Slack (MET) :             4.499ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.082    12.418    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.894    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         11.894    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.981%)  route 0.137ns (42.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.137    -0.217    maze_bot/LocX_reg[0]
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.048    -0.169 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    maze_bot/LocX_reg[3]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.133    -0.349    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.202%)  route 0.128ns (40.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[5]/Q
                         net (fo=18, routed)          0.128    -0.320    dtg/Q[5]
    SLICE_X8Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    dtg/p_0_in__0__0[6]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.455    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.189ns (27.372%)  route 0.501ns (72.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.576    -0.588    dtg/CLK
    SLICE_X9Y52          FDRE                                         r  dtg/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  dtg/pixel_row_reg[11]/Q
                         net (fo=17, routed)          0.199    -0.248    dtg/pixel_row[11]
    SLICE_X11Y53         LUT5 (Prop_lut5_I3_O)        0.048    -0.200 r  dtg/worldmap_level1_i_8/O
                         net (fo=7, routed)           0.302     0.102    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[13]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.958    -0.715    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.121    -0.090    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.344%)  route 0.295ns (67.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.295    -0.087    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.959    -0.714    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.463    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.280    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.150    -0.298    dtg/Q[2]
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.045    -0.253 r  dtg/pixel_row[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dtg/p_0_in__0__0[3]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.455    dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.963%)  route 0.108ns (34.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.108    -0.223    maze_bot/LocY_reg_reg[7]_0[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/LocY_reg[6]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.390    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.555%)  route 0.175ns (48.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.603    -0.561    dtg/CLK
    SLICE_X7Y54          FDRE                                         r  dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  dtg/pixel_column_reg[5]/Q
                         net (fo=12, routed)          0.175    -0.245    dtg/pixel_row_reg[0]_0[5]
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  dtg/pixel_column[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    dtg/pixel_column_0[6]
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.874    -0.799    dtg/CLK
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.121    -0.427    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.934%)  route 0.140ns (40.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.140    -0.286    dtg/Q[0]
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  dtg/pixel_row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    dtg/p_0_in__0__0[5]
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.092    -0.484    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.383%)  route 0.115ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  dtg/pixel_row_reg[9]/Q
                         net (fo=28, routed)          0.115    -0.346    dtg/Q[9]
    SLICE_X9Y54          LUT6 (Prop_lut6_I4_O)        0.099    -0.247 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    dtg/p_0_in__0__0[10]
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.092    -0.497    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.743%)  route 0.507ns (78.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.507     0.154    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.888    -0.785    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.098    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y11     worldmap_level1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y10     worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y9      worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y8      worldmap_levelcomplete/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X1Y8      worldmap_levelcomplete/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y8      worldmap_youwin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y8      worldmap_youwin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X10Y52     dtg/video_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y47      maze_bot/LocX_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X8Y38      maze_bot/counter_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y52      dtg/pixel_column_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y52      dtg/pixel_column_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y54      dtg/horiz_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y53      dtg/pixel_column_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y53      dtg/pixel_column_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X4Y52      dtg/pixel_column_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X7Y54      dtg/pixel_column_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X6Y54      dtg/pixel_column_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.928ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.964ns (25.271%)  route 2.851ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896    -0.644    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.225 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           1.424     1.199    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.297     1.496 r  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.452     1.948    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.072 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.975     3.047    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.171 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.171    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.129    94.017    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.082    94.099    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.099    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 90.928    

Slack (MET) :             91.924ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.533%)  route 1.994ns (77.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.527     1.338    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.124     1.462 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.467     1.929    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.129    94.017    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.164    93.853    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.853    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                 91.924    

Slack (MET) :             185.193ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.732ns (18.105%)  route 3.311ns (81.895%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.270     2.757    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.152     2.909 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.489     3.398    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.129   188.856    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.264   188.592    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                        188.592    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                185.193    

Slack (MET) :             185.445ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.704ns (17.546%)  route 3.308ns (82.454%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.272     2.759    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.124     2.883 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.485     3.368    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.129   188.856    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.043   188.813    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.813    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                185.445    

Slack (MET) :             185.867ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.129   188.830    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.625    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.625    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.867    

Slack (MET) :             185.867ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.129   188.830    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.625    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.625    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.867    

Slack (MET) :             185.867ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.129   188.830    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.625    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.625    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.867    

Slack (MET) :             185.867ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.129   188.830    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.625    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.625    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.867    

Slack (MET) :             185.867ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.129   188.830    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.625    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                        188.625    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.867    

Slack (MET) :             185.867ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.129   188.830    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.625    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                        188.625    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 f  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.120    -0.236    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.191 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1_n_0
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X4Y38          FDSE (Hold_fdse_C_D)         0.091    -0.393    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.260%)  route 0.145ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.145    -0.209    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.066    -0.417    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.550%)  route 0.156ns (52.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.200    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.070    -0.410    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.101    -0.268    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.098    -0.170 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.170    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.497    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.091    -0.406    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.746%)  route 0.214ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.214    -0.141    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.075    -0.382    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.086%)  route 0.211ns (59.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.211    -0.144    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.071    -0.386    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.190    -0.166    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.246    -0.484    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.075    -0.409    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.216%)  route 0.210ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.210    -0.145    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.063    -0.394    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.199    -0.156    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.072    -0.411    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.482%)  route 0.162ns (46.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          0.162    -0.194    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.092    -0.405    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 94.815 }
Period(ns):         189.630
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         189.630     187.474    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         189.630     188.381    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         189.630     188.630    SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X6Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         189.630     188.630    SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       189.630     23.730     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X6Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X6Y39      mhp_axd1362/SPI_driver/MOSI_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y40      mhp_axd1362/SPI_driver/accel_data_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/FSM_sequential_address_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/accel_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X5Y38      mhp_axd1362/SPI_driver/counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         94.815      94.315     SLICE_X4Y38      mhp_axd1362/SPI_driver/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.136%)  route 2.476ns (77.864%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=34, routed)          1.648    14.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.920 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3/O
                         net (fo=1, routed)           0.828    15.748    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.872 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.872    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[9]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.081    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.032ns  (logic 0.580ns (19.129%)  route 2.452ns (80.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          2.452    15.600    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.724 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[18]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.077    19.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.724    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.687ns  (logic 0.842ns (31.333%)  route 1.845ns (68.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    13.111 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=6, routed)           0.990    14.101    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.299    14.400 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4/O
                         net (fo=1, routed)           0.855    15.255    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.379 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[1]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.379    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.704ns (27.187%)  route 1.885ns (72.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=6, routed)           1.008    14.156    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           0.877    15.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.281 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[0]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.029    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.890ns (34.496%)  route 1.690ns (65.504%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/deadlock_reg/Q
                         net (fo=10, routed)          0.528    13.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.861 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.437    14.297    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.421 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.725    15.147    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.271 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.271    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[3]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.210    18.931    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.029    18.960    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.960    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.545ns  (logic 0.828ns (32.538%)  route 1.717ns (67.462%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.584    13.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.856 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3/O
                         net (fo=1, routed)           0.439    14.295    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.419 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.693    15.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.236 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.236    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[4]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.210    18.931    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.544ns  (logic 0.890ns (34.979%)  route 1.654ns (65.021%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.578    13.787    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124    13.911 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3/O
                         net (fo=1, routed)           0.492    14.402    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.526 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.585    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[5]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.210    18.931    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.815%)  route 1.962ns (77.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y44          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=17, routed)          1.962    15.110    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.234 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    15.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[22]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.079    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.418%)  route 1.773ns (71.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=40, routed)          1.199    14.347    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3/O
                         net (fo=1, routed)           0.574    15.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[8]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.032    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.580ns (23.585%)  route 1.879ns (76.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=11, routed)          1.879    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg_reg[7][0]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[23]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.425%)  route 0.682ns (78.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.682     0.300    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[21]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.796%)  route 0.669ns (76.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y46          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=27, routed)          0.669     0.311    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.356    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[20]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.226ns (27.163%)  route 0.606ns (72.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=7, routed)           0.606     0.239    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.098     0.337 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.337    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[15]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.821%)  route 0.666ns (78.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=38, routed)          0.666     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[17]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.210     0.029    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.091     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=14, routed)          0.650     0.296    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.341    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.271ns (30.330%)  route 0.622ns (69.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=6, routed)           0.268    -0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.098    -0.000 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4/O
                         net (fo=1, routed)           0.354     0.354    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[2]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.120     0.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.170%)  route 0.656ns (75.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.656     0.325    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.370    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[13]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.091     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.351%)  route 0.649ns (75.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=29, routed)          0.649     0.319    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.364 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.364    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[19]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.210     0.029    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.092     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.768%)  route 0.661ns (72.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y44          FDSE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=27, routed)          0.313    -0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.027 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3/O
                         net (fo=1, routed)           0.348     0.375    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.420 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.420    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[11]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.210     0.036    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.074%)  route 0.690ns (74.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          0.459     0.105    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.150 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3/O
                         net (fo=1, routed)           0.231     0.382    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.427 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[10]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.210     0.036    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.752ns,  Total Violation      -60.923ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.809ns  (logic 0.419ns (23.166%)  route 1.390ns (76.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.390   380.425    mhp_axd1362/spi_sync/D[6]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.216   378.673    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.673    
                         arrival time                        -380.425    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.177%)  route 1.511ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456   379.073 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.511   380.584    mhp_axd1362/spi_sync/D[0]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.040   378.849    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.849    
                         arrival time                        -380.584    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.786ns  (logic 0.419ns (23.464%)  route 1.367ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.367   380.399    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.254   378.888    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.218   378.670    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.670    
                         arrival time                        -380.399    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.735ns  (logic 0.419ns (24.155%)  route 1.316ns (75.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.316   380.351    mhp_axd1362/spi_sync/D[7]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.267   378.622    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.622    
                         arrival time                        -380.351    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.959ns  (logic 0.518ns (26.436%)  route 1.441ns (73.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.441   380.575    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.043   378.846    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.846    
                         arrival time                        -380.575    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.811ns  (logic 0.419ns (23.130%)  route 1.392ns (76.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.392   380.429    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)       -0.186   378.705    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.705    
                         arrival time                        -380.429    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.776ns  (logic 0.419ns (23.598%)  route 1.357ns (76.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.357   380.393    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.218   378.672    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.672    
                         arrival time                        -380.393    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.714ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456   379.070 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.492   380.562    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.254   378.888    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.040   378.848    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.848    
                         arrival time                        -380.562    
  -------------------------------------------------------------------
                         slack                                 -1.714    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.649%)  route 1.353ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.353   380.385    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)       -0.215   378.676    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.385    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.939ns  (logic 0.518ns (26.713%)  route 1.421ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.421   380.555    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.043   378.846    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.846    
                         arrival time                        -380.555    
  -------------------------------------------------------------------
                         slack                                 -1.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.633%)  route 0.577ns (80.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[2]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.078     0.160    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.625%)  route 0.577ns (80.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[3]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.078     0.160    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.355%)  route 0.587ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.587     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.254     0.080    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.078     0.158    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.539%)  route 0.620ns (81.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.620     0.265    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.076     0.159    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.157%)  route 0.576ns (77.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.576     0.244    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     0.129    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.317%)  route 0.605ns (78.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.605     0.274    mhp_axd1362/spi_sync/D[11]
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.944    -0.729    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.254     0.081    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.075     0.156    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.576%)  route 0.600ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.600     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.025     0.108    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.139%)  route 0.578ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.578     0.211    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.000     0.083    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.069%)  route 0.639ns (81.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.639     0.286    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.064     0.147    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.617     0.247    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.023     0.106    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          123  Failing Endpoints,  Worst Slack       -0.796ns,  Total Violation      -48.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.235    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X27Y13         FDRE (Hold_fdre_C_D)         0.075    -0.364    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.321    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.911    -0.762    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.235    -0.528    
                         clock uncertainty            0.090    -0.438    
    SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.075    -0.363    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y25          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/Q
                         net (fo=22, routed)          0.233    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.251    -0.476    
                         clock uncertainty            0.090    -0.386    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.051    -0.350    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__190/O
                         net (fo=1, routed)           0.000    -0.305    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.894    -0.779    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.251    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.092    -0.347    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.302    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_LED_reg[15][14]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.090    -0.393    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092    -0.301    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y50          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_pb4[3]
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.090    -0.458    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091    -0.367    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X4Y46          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.090    -0.392    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091    -0.301    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_swtch6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X0Y36          FDRE                                         r  debounce/shift_swtch6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch6_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.303    debounce/shift_swtch6[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  debounce/swtch_db[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    debounce/swtch_db[6]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/C
                         clock pessimism              0.247    -0.485    
                         clock uncertainty            0.090    -0.395    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.304    debounce/swtch_db_reg[6]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y38         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[22]
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.256 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[22]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[22]
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.909    -0.764    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120    -0.306    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X43Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.299    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[7]
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[23]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[23]
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.248    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121    -0.305    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.136%)  route 2.476ns (77.864%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=34, routed)          1.648    14.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.920 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3/O
                         net (fo=1, routed)           0.828    15.748    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.872 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.872    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[9]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.081    19.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.032ns  (logic 0.580ns (19.129%)  route 2.452ns (80.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          2.452    15.600    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.724 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[18]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.077    19.007    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -15.724    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.687ns  (logic 0.842ns (31.333%)  route 1.845ns (68.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    13.111 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=6, routed)           0.990    14.101    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.299    14.400 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4/O
                         net (fo=1, routed)           0.855    15.255    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.379 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[1]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.031    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.379    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.704ns (27.187%)  route 1.885ns (72.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=6, routed)           1.008    14.156    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           0.877    15.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.281 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[0]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.210    18.934    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.029    18.963    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.963    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.890ns (34.496%)  route 1.690ns (65.504%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/deadlock_reg/Q
                         net (fo=10, routed)          0.528    13.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.861 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.437    14.297    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.421 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.725    15.147    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.271 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.271    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[3]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.210    18.931    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.029    18.960    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.960    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.545ns  (logic 0.828ns (32.538%)  route 1.717ns (67.462%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.584    13.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.856 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3/O
                         net (fo=1, routed)           0.439    14.295    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.419 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.693    15.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.236 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.236    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[4]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.210    18.931    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.544ns  (logic 0.890ns (34.979%)  route 1.654ns (65.021%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.578    13.787    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124    13.911 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3/O
                         net (fo=1, routed)           0.492    14.402    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.526 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.585    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[5]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.210    18.931    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.815%)  route 1.962ns (77.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y44          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=17, routed)          1.962    15.110    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.234 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    15.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[22]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.210    18.930    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.079    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.418%)  route 1.773ns (71.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=40, routed)          1.199    14.347    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3/O
                         net (fo=1, routed)           0.574    15.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[8]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.032    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.580ns (23.585%)  route 1.879ns (76.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=11, routed)          1.879    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg_reg[7][0]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[23]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.210    18.933    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.425%)  route 0.682ns (78.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.682     0.300    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[21]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.796%)  route 0.669ns (76.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y46          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=27, routed)          0.669     0.311    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.356    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[20]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.210     0.034    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.226ns (27.163%)  route 0.606ns (72.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=7, routed)           0.606     0.239    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.098     0.337 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.337    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[15]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.821%)  route 0.666ns (78.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=38, routed)          0.666     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[17]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.210     0.029    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.091     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=14, routed)          0.650     0.296    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.341    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.130    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.271ns (30.330%)  route 0.622ns (69.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=6, routed)           0.268    -0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.098    -0.000 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4/O
                         net (fo=1, routed)           0.354     0.354    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[2]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.120     0.158    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.170%)  route 0.656ns (75.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.656     0.325    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.370    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[13]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.091     0.129    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.351%)  route 0.649ns (75.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=29, routed)          0.649     0.319    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.364 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.364    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[19]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.210     0.029    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.092     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.768%)  route 0.661ns (72.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y44          FDSE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=27, routed)          0.313    -0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.027 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3/O
                         net (fo=1, routed)           0.348     0.375    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.420 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.420    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[11]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.210     0.036    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     0.157    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.074%)  route 0.690ns (74.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          0.459     0.105    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.150 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3/O
                         net (fo=1, routed)           0.231     0.382    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.427 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[10]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.210     0.036    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -1.748ns,  Total Violation      -60.759ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.748ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.809ns  (logic 0.419ns (23.166%)  route 1.390ns (76.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.390   380.425    mhp_axd1362/spi_sync/D[6]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.216   378.677    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.425    
  -------------------------------------------------------------------
                         slack                                 -1.748    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.177%)  route 1.511ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456   379.073 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.511   380.584    mhp_axd1362/spi_sync/D[0]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.040   378.853    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.853    
                         arrival time                        -380.584    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.786ns  (logic 0.419ns (23.464%)  route 1.367ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.367   380.399    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.249   378.892    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.218   378.674    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.674    
                         arrival time                        -380.399    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.735ns  (logic 0.419ns (24.155%)  route 1.316ns (75.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.316   380.351    mhp_axd1362/spi_sync/D[7]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.267   378.626    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.626    
                         arrival time                        -380.351    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.959ns  (logic 0.518ns (26.436%)  route 1.441ns (73.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.441   380.575    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.043   378.850    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.575    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.811ns  (logic 0.419ns (23.130%)  route 1.392ns (76.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.392   380.429    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)       -0.186   378.709    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.709    
                         arrival time                        -380.429    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.776ns  (logic 0.419ns (23.598%)  route 1.357ns (76.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.357   380.393    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.218   378.676    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.393    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456   379.070 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.492   380.562    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.249   378.892    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.040   378.852    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.852    
                         arrival time                        -380.562    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.649%)  route 1.353ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.353   380.385    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)       -0.215   378.680    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.680    
                         arrival time                        -380.385    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.704ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.939ns  (logic 0.518ns (26.713%)  route 1.421ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.421   380.555    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.043   378.850    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.555    
  -------------------------------------------------------------------
                         slack                                 -1.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.633%)  route 0.577ns (80.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[2]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.078     0.156    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.625%)  route 0.577ns (80.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[3]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.078     0.156    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.355%)  route 0.587ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.587     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.249     0.076    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.078     0.154    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.539%)  route 0.620ns (81.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.620     0.265    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.076     0.155    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.157%)  route 0.576ns (77.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.576     0.244    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     0.125    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.317%)  route 0.605ns (78.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.605     0.274    mhp_axd1362/spi_sync/D[11]
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.944    -0.729    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.249     0.077    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.075     0.152    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.576%)  route 0.600ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.600     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.025     0.104    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.139%)  route 0.578ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.578     0.211    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.000     0.079    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.069%)  route 0.639ns (81.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.639     0.286    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.064     0.143    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.617     0.247    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.023     0.102    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.086ns  (logic 2.173ns (42.723%)  route 2.913ns (57.277%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.716    20.452    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.124    20.576 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.576    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.126 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.126    maze_bot/counter_y1_carry_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.240 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.240    maze_bot/counter_y1_carry__0_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.354 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.354    maze_bot/counter_y1_carry__1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.582 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=2, routed)           0.741    22.323    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y_reg[28]_5[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    22.636 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.296    22.932    maze_bot/deadlock_reg_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    23.056 r  maze_bot/LocY_reg[7]_i_2/O
                         net (fo=5, routed)           0.599    23.655    maze_bot/LocY_reg[7]_i_2_n_0
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.150    23.805 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=4, routed)           0.561    24.367    maze_bot/LocY_reg[5]_i_1_n_0
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.770    25.416    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.210    25.602    
    SLICE_X4Y45          FDSE (Setup_fdse_C_CE)      -0.429    25.173    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.173    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.131ns  (logic 2.216ns (43.190%)  route 2.915ns (56.810%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478    19.835 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=27, routed)          1.057    20.892    maze_bot/IO_BotCtrl_reg[7]_2[4]
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.295    21.187 r  maze_bot/i__carry_i_7/O
                         net (fo=1, routed)           0.000    21.187    maze_bot/i__carry_i_7_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.737 r  maze_bot/counter_x1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.737    maze_bot/counter_x1_inferred__1/i__carry_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.851 r  maze_bot/counter_x1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.851    maze_bot/counter_x1_inferred__1/i__carry__0_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.965 r  maze_bot/counter_x1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.965    maze_bot/counter_x1_inferred__1/i__carry__1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.193 r  maze_bot/counter_x1_inferred__1/i__carry__2/CO[2]
                         net (fo=2, routed)           0.668    22.861    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/CO[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    23.174 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg[7]_i_5/O
                         net (fo=1, routed)           0.429    23.602    maze_bot/deadlock_reg_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.124    23.726 r  maze_bot/LocX_reg[7]_i_1/O
                         net (fo=8, routed)           0.762    24.488    maze_bot/LocX_reg[7]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    25.320    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.320    
                         arrival time                         -24.488    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.164ns (19.410%)  route 0.681ns (80.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.681     0.349    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.070     0.109    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[12]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[13]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[14]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[15]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/deadlock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.254ns (26.779%)  route 0.694ns (73.221%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.287    -0.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[1]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.001 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5/O
                         net (fo=5, routed)           0.407     0.408    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.453 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_1/O
                         net (fo=1, routed)           0.000     0.453    maze_bot/LSEL_reg[2]
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120     0.158    maze_bot/deadlock_reg
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.164ns (18.122%)  route 0.741ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.741     0.409    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.075     0.114    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.200%)  route 0.737ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.737     0.405    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.071     0.110    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.086ns  (logic 2.173ns (42.723%)  route 2.913ns (57.277%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.716    20.452    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.124    20.576 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.576    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.126 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.126    maze_bot/counter_y1_carry_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.240 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.240    maze_bot/counter_y1_carry__0_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.354 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.354    maze_bot/counter_y1_carry__1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.582 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=2, routed)           0.741    22.323    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y_reg[28]_5[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    22.636 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.296    22.932    maze_bot/deadlock_reg_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    23.056 r  maze_bot/LocY_reg[7]_i_2/O
                         net (fo=5, routed)           0.599    23.655    maze_bot/LocY_reg[7]_i_2_n_0
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.150    23.805 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=4, routed)           0.561    24.367    maze_bot/LocY_reg[5]_i_1_n_0
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.770    25.416    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.208    25.603    
    SLICE_X4Y45          FDSE (Setup_fdse_C_CE)      -0.429    25.174    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.174    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.131ns  (logic 2.216ns (43.190%)  route 2.915ns (56.810%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478    19.835 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=27, routed)          1.057    20.892    maze_bot/IO_BotCtrl_reg[7]_2[4]
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.295    21.187 r  maze_bot/i__carry_i_7/O
                         net (fo=1, routed)           0.000    21.187    maze_bot/i__carry_i_7_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.737 r  maze_bot/counter_x1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.737    maze_bot/counter_x1_inferred__1/i__carry_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.851 r  maze_bot/counter_x1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.851    maze_bot/counter_x1_inferred__1/i__carry__0_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.965 r  maze_bot/counter_x1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.965    maze_bot/counter_x1_inferred__1/i__carry__1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.193 r  maze_bot/counter_x1_inferred__1/i__carry__2/CO[2]
                         net (fo=2, routed)           0.668    22.861    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/CO[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    23.174 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg[7]_i_5/O
                         net (fo=1, routed)           0.429    23.602    maze_bot/deadlock_reg_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.124    23.726 r  maze_bot/LocX_reg[7]_i_1/O
                         net (fo=8, routed)           0.762    24.488    maze_bot/LocX_reg[7]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    25.321    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.321    
                         arrival time                         -24.488    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.164ns (19.410%)  route 0.681ns (80.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.681     0.349    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.070     0.107    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[12]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[13]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[14]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[15]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/deadlock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.254ns (26.779%)  route 0.694ns (73.221%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.287    -0.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[1]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.001 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5/O
                         net (fo=5, routed)           0.407     0.408    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.453 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_1/O
                         net (fo=1, routed)           0.000     0.453    maze_bot/LSEL_reg[2]
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120     0.156    maze_bot/deadlock_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.164ns (18.122%)  route 0.741ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.741     0.409    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.075     0.112    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.200%)  route 0.737ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.737     0.405    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.071     0.108    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.602ns (24.613%)  route 7.969ns (75.387%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           1.029     8.816    maze_bot/icon[1]_i_10_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.348     9.164 r  maze_bot/icon[1]_i_4/O
                         net (fo=1, routed)           0.641     9.806    icon1/pixel_column_reg[1]_2
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.930 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.930    icon1/icon[1]_i_1_n_0
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.084    12.242    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.077    12.319    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 2.602ns (25.647%)  route 7.543ns (74.353%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           0.811     8.599    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I3_O)        0.348     8.947 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.433     9.380    icon1/pixel_column_reg[2]
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.504    icon1/icon[0]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.084    12.242    
    SLICE_X15Y51         FDRE (Setup_fdre_C_D)        0.029    12.271    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.981%)  route 0.137ns (42.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.137    -0.217    maze_bot/LocX_reg[0]
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.048    -0.169 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    maze_bot/LocX_reg[3]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.133    -0.265    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.202%)  route 0.128ns (40.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[5]/Q
                         net (fo=18, routed)          0.128    -0.320    dtg/Q[5]
    SLICE_X8Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    dtg/p_0_in__0__0[6]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.492    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.371    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.189ns (27.372%)  route 0.501ns (72.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.576    -0.588    dtg/CLK
    SLICE_X9Y52          FDRE                                         r  dtg/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  dtg/pixel_row_reg[11]/Q
                         net (fo=17, routed)          0.199    -0.248    dtg/pixel_row[11]
    SLICE_X11Y53         LUT5 (Prop_lut5_I3_O)        0.048    -0.200 r  dtg/worldmap_level1_i_8/O
                         net (fo=7, routed)           0.302     0.102    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[13]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.958    -0.715    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
                         clock uncertainty            0.084    -0.127    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.121    -0.006    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.344%)  route 0.295ns (67.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.295    -0.087    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.959    -0.714    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.463    
                         clock uncertainty            0.084    -0.379    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.196    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.150    -0.298    dtg/Q[2]
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.045    -0.253 r  dtg/pixel_row[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dtg/p_0_in__0__0[3]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.492    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.371    dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.963%)  route 0.108ns (34.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.108    -0.223    maze_bot/LocY_reg_reg[7]_0[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/LocY_reg[6]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.306    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.555%)  route 0.175ns (48.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.603    -0.561    dtg/CLK
    SLICE_X7Y54          FDRE                                         r  dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  dtg/pixel_column_reg[5]/Q
                         net (fo=12, routed)          0.175    -0.245    dtg/pixel_row_reg[0]_0[5]
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  dtg/pixel_column[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    dtg/pixel_column_0[6]
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.874    -0.799    dtg/CLK
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.084    -0.464    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.121    -0.343    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.934%)  route 0.140ns (40.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.140    -0.286    dtg/Q[0]
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  dtg/pixel_row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    dtg/p_0_in__0__0[5]
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.492    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.092    -0.400    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.383%)  route 0.115ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  dtg/pixel_row_reg[9]/Q
                         net (fo=28, routed)          0.115    -0.346    dtg/Q[9]
    SLICE_X9Y54          LUT6 (Prop_lut6_I4_O)        0.099    -0.247 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    dtg/p_0_in__0__0[10]
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.505    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.092    -0.413    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.743%)  route 0.507ns (78.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.507     0.154    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.888    -0.785    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.014    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.274ns,  Total Violation     -127.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.204ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 fall@2180.741ns - clk_out1_clk_wiz_0 rise@2180.000ns)
  Data Path Delay:        1.959ns  (logic 0.580ns (29.606%)  route 1.379ns (70.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 2179.488 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 2179.355 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  2179.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  2179.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.611  2180.422    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.124  2180.546 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.768  2181.315    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  2179.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.884    
                         clock uncertainty           -0.254  2179.630    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.519  2179.111    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.111    
                         arrival time                       -2181.314    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.589%)  route 1.449ns (71.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 4739.486 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.829  4741.384    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766  4739.486    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.395  4739.881    
                         clock uncertainty           -0.254  4739.627    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429  4739.198    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.199    
                         arrival time                       -4741.384    
  -------------------------------------------------------------------
                         slack                                 -2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.425%)  route 0.518ns (73.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.258     0.207    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.254     0.081    
    SLICE_X6Y38          FDSE (Hold_fdse_C_S)         0.009     0.090    mhp_axd1362/SPI_driver/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 fall@2560.000ns - clk_out1_clk_wiz_0 rise@2560.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.760%)  route 0.536ns (74.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2559.271 - 2560.000 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 2559.503 - 2560.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2560.000  2560.000 r  
    E3                                                0.000  2560.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250  2560.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440  2560.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379  2558.311 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499  2558.810    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2558.836 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667  2559.503    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141  2559.644 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260  2559.904    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045  2559.948 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.276  2560.225    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                   2560.000  2560.000 f  
    E3                                                0.000  2560.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438  2560.438 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2560.917    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163  2557.754 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544  2558.298    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2558.327 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944  2559.271    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.557  2559.827    
                         clock uncertainty            0.254  2560.081    
    SLICE_X6Y39          FDRE (Hold_fdre_C_R)         0.013  2560.094    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                      -2560.094    
                         arrival time                        2560.225    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.295%)  route 0.549ns (74.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.259    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.290     0.239    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X3Y39          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :           59  Failing Endpoints,  Worst Slack       -2.274ns,  Total Violation     -127.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.274ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.254  4739.630    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.106    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.107    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.274    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.262ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.254  4739.629    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.105    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.105    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.262    

Slack (VIOLATED) :        -2.204ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 fall@2180.741ns - clk_out1_clk_wiz_0_1 rise@2180.000ns)
  Data Path Delay:        1.959ns  (logic 0.580ns (29.606%)  route 1.379ns (70.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 2179.488 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 2179.355 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  2179.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  2179.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.611  2180.422    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.124  2180.546 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.768  2181.315    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  2179.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.884    
                         clock uncertainty           -0.254  2179.630    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.519  2179.111    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.111    
                         arrival time                       -2181.314    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.589%)  route 1.449ns (71.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 4739.486 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.829  4741.384    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766  4739.486    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.395  4739.881    
                         clock uncertainty           -0.254  4739.627    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429  4739.198    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.199    
                         arrival time                       -4741.384    
  -------------------------------------------------------------------
                         slack                                 -2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.425%)  route 0.518ns (73.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.258     0.207    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.254     0.081    
    SLICE_X6Y38          FDSE (Hold_fdse_C_S)         0.009     0.090    mhp_axd1362/SPI_driver/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 fall@2560.000ns - clk_out1_clk_wiz_0_1 rise@2560.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.760%)  route 0.536ns (74.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2559.271 - 2560.000 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 2559.503 - 2560.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   2560.000  2560.000 r  
    E3                                                0.000  2560.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250  2560.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440  2560.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379  2558.311 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499  2558.810    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2558.836 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667  2559.503    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141  2559.644 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260  2559.904    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045  2559.948 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.276  2560.225    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                   2560.000  2560.000 f  
    E3                                                0.000  2560.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438  2560.438 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2560.917    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163  2557.754 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544  2558.298    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2558.327 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944  2559.271    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.557  2559.827    
                         clock uncertainty            0.254  2560.081    
    SLICE_X6Y39          FDRE (Hold_fdre_C_R)         0.013  2560.094    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                      -2560.094    
                         arrival time                        2560.225    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.295%)  route 0.549ns (74.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.259    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.290     0.239    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X3Y39          FDRE (Hold_fdre_C_R)        -0.018     0.064    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       90.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.923ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.964ns (25.271%)  route 2.851ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896    -0.644    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.225 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           1.424     1.199    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.297     1.496 r  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.452     1.948    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.072 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.975     3.047    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.171 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.171    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.082    94.094    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.094    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 90.923    

Slack (MET) :             91.919ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0 fall@94.815ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.533%)  route 1.994ns (77.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.527     1.338    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.124     1.462 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.467     1.929    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.164    93.848    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.848    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                 91.919    

Slack (MET) :             185.189ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.732ns (18.105%)  route 3.311ns (81.895%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.270     2.757    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.152     2.909 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.489     3.398    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.134   188.851    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.264   188.587    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                        188.587    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                185.189    

Slack (MET) :             185.441ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.704ns (17.546%)  route 3.308ns (82.454%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.272     2.759    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.124     2.883 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.485     3.368    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.134   188.851    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.043   188.808    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.808    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                185.441    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0 rise@189.630ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 f  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.120    -0.236    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.191 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1_n_0
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.246    -0.484    
                         clock uncertainty            0.134    -0.350    
    SLICE_X4Y38          FDSE (Hold_fdse_C_D)         0.091    -0.259    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.260%)  route 0.145ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.145    -0.209    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.134    -0.349    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.066    -0.283    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.550%)  route 0.156ns (52.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.200    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.134    -0.346    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.070    -0.276    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.101    -0.268    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.098    -0.170 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.170    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.497    
                         clock uncertainty            0.134    -0.363    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.091    -0.272    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.746%)  route 0.214ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.214    -0.141    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.075    -0.248    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.086%)  route 0.211ns (59.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.211    -0.144    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.071    -0.252    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.190    -0.166    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.246    -0.484    
                         clock uncertainty            0.134    -0.350    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.075    -0.275    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.216%)  route 0.210ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.210    -0.145    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.063    -0.260    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.199    -0.156    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.134    -0.349    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.072    -0.277    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.482%)  route 0.162ns (46.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          0.162    -0.194    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.233    -0.497    
                         clock uncertainty            0.134    -0.363    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.092    -0.271    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          123  Failing Endpoints,  Worst Slack       -0.796ns,  Total Violation      -48.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][2]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.061ns  (logic 4.454ns (22.203%)  route 15.607ns (77.797%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.819    19.319    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.319    
  -------------------------------------------------------------------
                         slack                                 -0.796    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][1]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.010ns  (logic 4.454ns (22.259%)  route 15.556ns (77.741%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.547    17.905    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.326    18.231 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[1]_i_1__109/O
                         net (fo=5, routed)           1.037    19.268    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][1]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                 -0.745    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/q_reg[6][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.003ns  (logic 4.454ns (22.266%)  route 15.549ns (77.734%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.844    19.261    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.090    19.089    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.523    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.523    
                         arrival time                         -19.261    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][0]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.727ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.997ns  (logic 4.454ns (22.274%)  route 15.543ns (77.726%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.733    18.091    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X59Y20         LUT5 (Prop_lut5_I3_O)        0.326    18.417 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_1__378/O
                         net (fo=5, routed)           0.838    19.255    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][0]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.255    
  -------------------------------------------------------------------
                         slack                                 -0.727    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/q_reg[6][2]
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/clk_out1
    RAMB18_X1Y6          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.721    

Slack (VIOLATED) :        -0.721ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.991ns  (logic 4.454ns (22.280%)  route 15.537ns (77.720%))
  Logic Levels:           22  (LUT2=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 18.688 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.798    -0.742    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/clk_out1
    SLICE_X25Y25         FDRE                                         r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.323 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[4]/Q
                         net (fo=36, routed)          1.344     1.021    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/state[3]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.325     1.346 f  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4/O
                         net (fo=1, routed)           0.817     2.163    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_4_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I2_O)        0.348     2.511 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[41]_i_1__1/O
                         net (fo=9, routed)           1.179     3.690    mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q_reg[41]
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  mfp_sys/top/cpu/core/mdunit/mdl_ctl/_uc_reg_out_20_0_/cregister/register_inst/q[3]_i_4__5/O
                         net (fo=3, routed)           0.895     4.735    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[6]
    SLICE_X38Y24         LUT4 (Prop_lut4_I1_O)        0.352     5.087 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_7/O
                         net (fo=7, routed)           0.516     5.603    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_1
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.328     5.931 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_9__2/O
                         net (fo=1, routed)           0.842     6.773    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_82
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.897 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_3__7/O
                         net (fo=7, routed)           0.809     7.706    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_16
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.830 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_srl2_i_2__0/O
                         net (fo=3, routed)           0.513     8.343    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_26
    SLICE_X50Y24         LUT4 (Prop_lut4_I0_O)        0.124     8.467 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__74/O
                         net (fo=10, routed)          0.517     8.985    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q_reg[0]_9
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__148/O
                         net (fo=46, routed)          0.809     9.918    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/enable_ireq_nxt
    SLICE_X45Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.042 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6/O
                         net (fo=37, routed)          0.497    10.539    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__6_n_0
    SLICE_X46Y15         LUT6 (Prop_lut6_I5_O)        0.124    10.663 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__147/O
                         net (fo=7, routed)           0.750    11.413    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.537 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__123/O
                         net (fo=4, routed)           0.337    11.874    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X39Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__25/O
                         net (fo=3, routed)           0.333    12.330    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.124    12.454 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__15/O
                         net (fo=1, routed)           0.395    12.849    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X39Y13         LUT6 (Prop_lut6_I2_O)        0.124    12.973 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__28/O
                         net (fo=1, routed)           0.444    13.417    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124    13.541 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__120/O
                         net (fo=43, routed)          0.626    14.167    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X44Y13         LUT6 (Prop_lut6_I3_O)        0.124    14.291 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__85/O
                         net (fo=3, routed)           0.455    14.746    mfp_sys/top/cpu/core/dcc/_raw_dsync_m/biu_dreqsdone
    SLICE_X49Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.870 f  mfp_sys/top/cpu/core/dcc/_raw_dsync_m/q[0]_i_5__44/O
                         net (fo=1, routed)           0.441    15.310    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_28
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.434 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__110/O
                         net (fo=6, routed)           0.807    16.241    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.150    16.391 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__109/O
                         net (fo=13, routed)          0.647    17.038    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y12         LUT2 (Prop_lut2_I1_O)        0.320    17.358 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__13/O
                         net (fo=7, routed)           0.816    18.174    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_6
    SLICE_X62Y15         LUT5 (Prop_lut5_I3_O)        0.326    18.500 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__102/O
                         net (fo=5, routed)           0.749    19.249    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.708    18.688    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y7          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.184    
                         clock uncertainty           -0.090    19.094    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.528    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.528    
                         arrival time                         -19.249    
  -------------------------------------------------------------------
                         slack                                 -0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.332    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]_0
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.235    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X27Y13         FDRE (Hold_fdre_C_D)         0.075    -0.364    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.636    -0.528    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_e_1_0_/q_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.321    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/D[0]
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.911    -0.762    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/clk_out1
    SLICE_X24Y12         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]/C
                         clock pessimism              0.235    -0.528    
                         clock uncertainty            0.090    -0.438    
    SLICE_X24Y12         FDRE (Hold_fdre_C_D)         0.075    -0.363    mfp_sys/top/cpu/core/ejt/ejt_brk/_ibits_m_1_0_/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.693%)  route 0.233ns (62.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y25          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]_rep/Q
                         net (fo=22, routed)          0.233    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[8]
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.251    -0.476    
                         clock uncertainty            0.090    -0.386    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.203    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.622    -0.542    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[52]/Q
                         net (fo=1, routed)           0.051    -0.350    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/utlbentry_pipe_out[52]
    SLICE_X53Y30         LUT6 (Prop_lut6_I5_O)        0.045    -0.305 r  mfp_sys/top/cpu/core/mmu/tlb_itlb/q[0]_i_1__190/O
                         net (fo=1, routed)           0.000    -0.305    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/d00_out
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.894    -0.779    mfp_sys/top/cpu/core/mmu/tlb_itlb/clk_out1
    SLICE_X53Y30         FDRE                                         r  mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]/C
                         clock pessimism              0.251    -0.529    
                         clock uncertainty            0.090    -0.439    
    SLICE_X53Y30         FDRE (Hold_fdre_C_D)         0.092    -0.347    mfp_sys/top/cpu/core/mmu/tlb_itlb/utlbentry2/_asid_or_global/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/Q
                         net (fo=1, routed)           0.053    -0.302    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_LED_reg[15][14]
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.045    -0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.090    -0.393    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092    -0.301    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X4Y50          FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    debounce/shift_pb4[3]
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.875    -0.798    debounce/clk_out1
    SLICE_X5Y50          FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.090    -0.458    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091    -0.367    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X4Y46          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X5Y46          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.090    -0.392    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.091    -0.301    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 debounce/shift_swtch6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.666    -0.498    debounce/clk_out1
    SLICE_X0Y36          FDRE                                         r  debounce/shift_swtch6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  debounce/shift_swtch6_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.303    debounce/shift_swtch6[3]
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.045    -0.258 r  debounce/swtch_db[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    debounce/swtch_db[6]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.942    -0.731    debounce/clk_out1
    SLICE_X1Y36          FDRE                                         r  debounce/swtch_db_reg[6]/C
                         clock pessimism              0.247    -0.485    
                         clock uncertainty            0.090    -0.395    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.091    -0.304    debounce/swtch_db_reg[6]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y38         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=1, routed)           0.087    -0.301    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[22]
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.256 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[22]_i_1__43/O
                         net (fo=1, routed)           0.000    -0.256    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[22]
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.909    -0.764    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y38         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.120    -0.306    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/clk_out1
    SLICE_X43Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back3_23_16_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.089    -0.299    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_8[7]
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[23]_i_1__59/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[23]
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y1          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]/C
                         clock pessimism              0.248    -0.516    
                         clock uncertainty            0.090    -0.426    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.121    -0.305    mfp_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.136%)  route 2.476ns (77.864%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=34, routed)          1.648    14.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.920 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3/O
                         net (fo=1, routed)           0.828    15.748    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.872 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.872    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[9]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.081    19.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.032ns  (logic 0.580ns (19.129%)  route 2.452ns (80.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          2.452    15.600    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.724 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[18]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.077    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.724    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.687ns  (logic 0.842ns (31.333%)  route 1.845ns (68.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    13.111 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=6, routed)           0.990    14.101    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.299    14.400 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4/O
                         net (fo=1, routed)           0.855    15.255    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.379 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[1]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.031    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.379    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.704ns (27.187%)  route 1.885ns (72.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=6, routed)           1.008    14.156    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           0.877    15.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.281 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[0]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.890ns (34.496%)  route 1.690ns (65.504%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/deadlock_reg/Q
                         net (fo=10, routed)          0.528    13.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.861 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.437    14.297    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.421 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.725    15.147    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.271 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.271    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[3]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.208    18.933    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.029    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.545ns  (logic 0.828ns (32.538%)  route 1.717ns (67.462%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.584    13.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.856 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3/O
                         net (fo=1, routed)           0.439    14.295    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.419 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.693    15.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.236 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.236    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[4]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.208    18.933    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.544ns  (logic 0.890ns (34.979%)  route 1.654ns (65.021%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.578    13.787    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124    13.911 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3/O
                         net (fo=1, routed)           0.492    14.402    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.526 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.585    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[5]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.208    18.933    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.815%)  route 1.962ns (77.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y44          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=17, routed)          1.962    15.110    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.234 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    15.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[22]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.079    19.011    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.418%)  route 1.773ns (71.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=40, routed)          1.199    14.347    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3/O
                         net (fo=1, routed)           0.574    15.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[8]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.032    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.580ns (23.585%)  route 1.879ns (76.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=11, routed)          1.879    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg_reg[7][0]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[23]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.425%)  route 0.682ns (78.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.682     0.300    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[21]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.796%)  route 0.669ns (76.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y46          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=27, routed)          0.669     0.311    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.356    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[20]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.226ns (27.163%)  route 0.606ns (72.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=7, routed)           0.606     0.239    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.098     0.337 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.337    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[15]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.821%)  route 0.666ns (78.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=38, routed)          0.666     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[17]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.208     0.027    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.091     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=14, routed)          0.650     0.296    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.341    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.271ns (30.330%)  route 0.622ns (69.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=6, routed)           0.268    -0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.098    -0.000 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4/O
                         net (fo=1, routed)           0.354     0.354    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[2]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.120     0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.170%)  route 0.656ns (75.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.656     0.325    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.370    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[13]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.091     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.351%)  route 0.649ns (75.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=29, routed)          0.649     0.319    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.364 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.364    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[19]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.208     0.027    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.092     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.768%)  route 0.661ns (72.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y44          FDSE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=27, routed)          0.313    -0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.027 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3/O
                         net (fo=1, routed)           0.348     0.375    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.420 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.420    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[11]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.208     0.034    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.074%)  route 0.690ns (74.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          0.459     0.105    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.150 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3/O
                         net (fo=1, routed)           0.231     0.382    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.427 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[10]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.208     0.034    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     0.154    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.752ns,  Total Violation      -60.923ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.752ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.809ns  (logic 0.419ns (23.166%)  route 1.390ns (76.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.390   380.425    mhp_axd1362/spi_sync/D[6]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.216   378.673    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.673    
                         arrival time                        -380.425    
  -------------------------------------------------------------------
                         slack                                 -1.752    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.177%)  route 1.511ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456   379.073 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.511   380.584    mhp_axd1362/spi_sync/D[0]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.040   378.849    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.849    
                         arrival time                        -380.584    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.786ns  (logic 0.419ns (23.464%)  route 1.367ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.367   380.399    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.254   378.888    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.218   378.670    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.670    
                         arrival time                        -380.399    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.735ns  (logic 0.419ns (24.155%)  route 1.316ns (75.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.316   380.351    mhp_axd1362/spi_sync/D[7]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.267   378.622    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.622    
                         arrival time                        -380.351    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.959ns  (logic 0.518ns (26.436%)  route 1.441ns (73.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.441   380.575    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.043   378.846    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.846    
                         arrival time                        -380.575    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.811ns  (logic 0.419ns (23.130%)  route 1.392ns (76.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.392   380.429    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)       -0.186   378.705    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.705    
                         arrival time                        -380.429    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.776ns  (logic 0.419ns (23.598%)  route 1.357ns (76.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.357   380.393    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.254   378.890    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.218   378.672    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.672    
                         arrival time                        -380.393    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.714ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456   379.070 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.492   380.562    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.254   378.888    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.040   378.848    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.848    
                         arrival time                        -380.562    
  -------------------------------------------------------------------
                         slack                                 -1.714    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.649%)  route 1.353ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.353   380.385    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.254   378.891    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)       -0.215   378.676    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.385    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0 rise@379.259ns)
  Data Path Delay:        1.939ns  (logic 0.518ns (26.713%)  route 1.421ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.421   380.555    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.254   378.889    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.043   378.846    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.846    
                         arrival time                        -380.555    
  -------------------------------------------------------------------
                         slack                                 -1.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.633%)  route 0.577ns (80.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[2]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.078     0.160    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.625%)  route 0.577ns (80.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[3]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.078     0.160    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.355%)  route 0.587ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.587     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.254     0.080    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.078     0.158    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.539%)  route 0.620ns (81.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.620     0.265    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.076     0.159    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.157%)  route 0.576ns (77.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.576     0.244    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.254     0.082    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     0.129    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.317%)  route 0.605ns (78.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.605     0.274    mhp_axd1362/spi_sync/D[11]
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.944    -0.729    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.254     0.081    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.075     0.156    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.576%)  route 0.600ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.600     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.025     0.108    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.139%)  route 0.578ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.578     0.211    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.000     0.083    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.069%)  route 0.639ns (81.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.639     0.286    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.064     0.147    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.254ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.617     0.247    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.254     0.083    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.023     0.106    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.180ns  (logic 0.704ns (22.136%)  route 2.476ns (77.864%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[1]/Q
                         net (fo=34, routed)          1.648    14.796    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.920 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3/O
                         net (fo=1, routed)           0.828    15.748    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_3_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.872 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000    15.872    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[9]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.081    19.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -15.872    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.032ns  (logic 0.580ns (19.129%)  route 2.452ns (80.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          2.452    15.600    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.724 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    15.724    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[18]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.077    19.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -15.724    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.687ns  (logic 0.842ns (31.333%)  route 1.845ns (68.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419    13.111 r  maze_bot/internal_ball_direction_reg[1]/Q
                         net (fo=6, routed)           0.990    14.101    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[1]
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.299    14.400 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4/O
                         net (fo=1, routed)           0.855    15.255    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.379 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.379    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[1]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.031    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.379    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 maze_bot/internal_ball_direction_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.589ns  (logic 0.704ns (27.187%)  route 1.885ns (72.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 18.748 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/internal_ball_direction_reg[0]/Q
                         net (fo=6, routed)           1.008    14.156    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[0]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    14.280 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4/O
                         net (fo=1, routed)           0.877    15.157    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_4_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.124    15.281 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.281    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[0]
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769    18.748    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.144    
                         clock uncertainty           -0.208    18.936    
    SLICE_X5Y41          FDCE (Setup_fdce_C_D)        0.029    18.965    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -15.281    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 maze_bot/deadlock_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.580ns  (logic 0.890ns (34.496%)  route 1.690ns (65.504%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/deadlock_reg/Q
                         net (fo=10, routed)          0.528    13.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/deadlock
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.861 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3/O
                         net (fo=1, routed)           0.437    14.297    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_3_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.421 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2/O
                         net (fo=1, routed)           0.725    15.147    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.271 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000    15.271    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[3]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.208    18.933    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.029    18.962    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 maze_bot/hitMazeWall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.545ns  (logic 0.828ns (32.538%)  route 1.717ns (67.462%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/hitMazeWall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/hitMazeWall_reg/Q
                         net (fo=2, routed)           0.584    13.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/hitMazeWall
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.856 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3/O
                         net (fo=1, routed)           0.439    14.295    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_3_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I5_O)        0.124    14.419 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2/O
                         net (fo=1, routed)           0.693    15.112    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.236 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000    15.236    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[4]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.208    18.933    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.236    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 maze_bot/mazeEnd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.544ns  (logic 0.890ns (34.979%)  route 1.654ns (65.021%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.897    12.691    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/mazeEnd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    13.209 r  maze_bot/mazeEnd_reg/Q
                         net (fo=2, routed)           0.578    13.787    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/mazeEnd
    SLICE_X4Y42          LUT5 (Prop_lut5_I0_O)        0.124    13.911 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3/O
                         net (fo=1, routed)           0.492    14.402    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_3_n_0
    SLICE_X4Y41          LUT6 (Prop_lut6_I5_O)        0.124    14.526 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2/O
                         net (fo=1, routed)           0.585    15.111    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124    15.235 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000    15.235    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[5]
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.395    19.141    
                         clock uncertainty           -0.208    18.933    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031    18.964    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                         -15.235    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.815%)  route 1.962ns (77.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y44          FDSE                                         r  maze_bot/LocX_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDSE (Prop_fdse_C_Q)         0.456    13.148 r  maze_bot/LocX_reg_reg[6]/Q
                         net (fo=17, routed)          1.962    15.110    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124    15.234 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    15.234    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[22]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.395    19.140    
                         clock uncertainty           -0.208    18.932    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.079    19.011    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         19.011    
                         arrival time                         -15.234    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 maze_bot/LocY_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.477ns  (logic 0.704ns (28.418%)  route 1.773ns (71.582%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 12.692 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    12.692    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456    13.148 r  maze_bot/LocY_reg_reg[0]/Q
                         net (fo=40, routed)          1.199    14.347    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][0]
    SLICE_X7Y41          LUT6 (Prop_lut6_I1_O)        0.124    14.471 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3/O
                         net (fo=1, routed)           0.574    15.045    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_3_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    15.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000    15.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[8]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.032    18.967    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         18.967    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.459ns  (logic 0.580ns (23.585%)  route 1.879ns (76.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 18.747 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 12.693 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.899    12.693    maze_bot/clk_out2
    SLICE_X7Y47          FDRE                                         r  maze_bot/LocX_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456    13.149 r  maze_bot/LocX_reg_reg[7]/Q
                         net (fo=11, routed)          1.879    15.028    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg_reg[7][0]
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124    15.152 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    15.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[23]
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768    18.747    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.143    
                         clock uncertainty           -0.208    18.935    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)        0.031    18.966    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.966    
                         arrival time                         -15.152    
  -------------------------------------------------------------------
                         slack                                  3.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.186ns (21.425%)  route 0.682ns (78.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.682     0.300    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.345 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[21]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.209ns (23.796%)  route 0.669ns (76.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X8Y46          FDRE                                         r  maze_bot/LocX_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  maze_bot/LocX_reg_reg[4]/Q
                         net (fo=27, routed)          0.669     0.311    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     0.356    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[20]
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.941    -0.732    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y35          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.557    -0.176    
                         clock uncertainty            0.208     0.032    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.121     0.153    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.226ns (27.163%)  route 0.606ns (72.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/LocY_reg_reg[7]/Q
                         net (fo=7, routed)           0.606     0.239    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][7]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.098     0.337 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.337    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[15]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.821%)  route 0.666ns (78.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.642    -0.522    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  maze_bot/LocX_reg_reg[1]/Q
                         net (fo=38, routed)          0.666     0.286    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[1]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.331 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.331    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[17]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.208     0.027    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.091     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.260%)  route 0.650ns (77.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[6]/Q
                         net (fo=14, routed)          0.650     0.296    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][6]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     0.341    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[14]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.092     0.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 maze_bot/internal_ball_direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.271ns (30.330%)  route 0.622ns (69.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  maze_bot/internal_ball_direction_reg[2]/Q
                         net (fo=6, routed)           0.268    -0.098    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/ball_direction_internal[2]
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.098    -0.000 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4/O
                         net (fo=1, routed)           0.354     0.354    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_4_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[2]
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y40          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.120     0.156    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.209ns (24.170%)  route 0.656ns (75.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.656     0.325    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][5]
    SLICE_X5Y42          LUT6 (Prop_lut6_I1_O)        0.045     0.370 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.370    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[13]
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.091     0.127    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.351%)  route 0.649ns (75.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  maze_bot/LocX_reg_reg[3]/Q
                         net (fo=29, routed)          0.649     0.319    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X7Y30          LUT5 (Prop_lut5_I0_O)        0.045     0.364 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.364    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[19]
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.936    -0.737    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y30          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.181    
                         clock uncertainty            0.208     0.027    
    SLICE_X7Y30          FDCE (Hold_fdce_C_D)         0.092     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.254ns (27.768%)  route 0.661ns (72.232%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y44          FDSE                                         r  maze_bot/LocY_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[3]/Q
                         net (fo=27, routed)          0.313    -0.018    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][3]
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.027 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3/O
                         net (fo=1, routed)           0.348     0.375    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.420 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     0.420    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[11]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.208     0.034    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     0.155    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.231ns (25.074%)  route 0.690ns (74.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  maze_bot/LocY_reg_reg[2]/Q
                         net (fo=34, routed)          0.459     0.105    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg_reg[7][2]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.150 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3/O
                         net (fo=1, routed)           0.231     0.382    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_3_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     0.427 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.427    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]_0[10]
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X2Y37          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.208     0.034    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     0.154    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           37  Failing Endpoints,  Worst Slack       -1.748ns,  Total Violation      -60.759ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.748ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.809ns  (logic 0.419ns (23.166%)  route 1.390ns (76.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[6]/Q
                         net (fo=1, routed)           1.390   380.425    mhp_axd1362/spi_sync/D[6]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[6]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)       -0.216   378.677    mhp_axd1362/spi_sync/y_acc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        378.677    
                         arrival time                        -380.425    
  -------------------------------------------------------------------
                         slack                                 -1.748    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.177%)  route 1.511ns (76.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.456   379.073 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/Q
                         net (fo=1, routed)           1.511   380.584    mhp_axd1362/spi_sync/D[0]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[0]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.040   378.853    mhp_axd1362/spi_sync/y_acc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        378.853    
                         arrival time                        -380.584    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.786ns  (logic 0.419ns (23.464%)  route 1.367ns (76.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.367   380.399    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][5]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.249   378.892    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.218   378.674    mhp_axd1362/spi_sync/z_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.674    
                         arrival time                        -380.399    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.735ns  (logic 0.419ns (24.155%)  route 1.316ns (75.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 378.617 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.897   378.617    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.419   379.036 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           1.316   380.351    mhp_axd1362/spi_sync/D[7]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[7]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.267   378.626    mhp_axd1362/spi_sync/y_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        378.626    
                         arrival time                        -380.351    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.959ns  (logic 0.518ns (26.436%)  route 1.441ns (73.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           1.441   380.575    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][11]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[11]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)       -0.043   378.850    mhp_axd1362/spi_sync/z_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.575    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.720ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.811ns  (logic 0.419ns (23.130%)  route 1.392ns (76.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           1.392   380.429    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][3]
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[3]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)       -0.186   378.709    mhp_axd1362/spi_sync/x_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        378.709    
                         arrival time                        -380.429    
  -------------------------------------------------------------------
                         slack                                 -1.720    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.776ns  (logic 0.419ns (23.598%)  route 1.357ns (76.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 378.748 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.642ns = ( 378.618 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.898   378.618    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.419   379.037 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[5]/Q
                         net (fo=1, routed)           1.357   380.393    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][5]
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.769   378.748    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[5]/C
                         clock pessimism              0.395   379.144    
                         clock uncertainty           -0.249   378.894    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.218   378.676    mhp_axd1362/spi_sync/x_acc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        378.676    
                         arrival time                        -380.393    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.709ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.948ns  (logic 0.456ns (23.407%)  route 1.492ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 378.746 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.456   379.070 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           1.492   380.562    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][4]
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.767   378.746    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[4]/C
                         clock pessimism              0.395   379.142    
                         clock uncertainty           -0.249   378.892    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.040   378.852    mhp_axd1362/spi_sync/z_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        378.852    
                         arrival time                        -380.562    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.772ns  (logic 0.419ns (23.649%)  route 1.353ns (76.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 378.749 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.646ns = ( 378.614 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.894   378.614    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.419   379.033 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           1.353   380.385    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.770   378.749    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.395   379.145    
                         clock uncertainty           -0.249   378.895    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)       -0.215   378.680    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        378.680    
                         arrival time                        -380.385    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.704ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out1_clk_wiz_0_1 rise@380.000ns - clk_out3_clk_wiz_0_1 rise@379.259ns)
  Data Path Delay:        1.939ns  (logic 0.518ns (26.713%)  route 1.421ns (73.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 378.747 - 380.000 ) 
    Source Clock Delay      (SCD):    -0.644ns = ( 378.616 - 379.259 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    379.259   379.259 r  
    E3                                                0.000   379.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   379.259    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   380.741 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   381.974    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070   374.904 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   376.623    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   376.719 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896   378.616    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518   379.134 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           1.421   380.555    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][8]
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    380.000   380.000 r  
    E3                                                0.000   380.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   380.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   381.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   382.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   375.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   376.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   376.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.768   378.747    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[8]/C
                         clock pessimism              0.395   379.143    
                         clock uncertainty           -0.249   378.893    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.043   378.850    mhp_axd1362/spi_sync/z_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        378.850    
                         arrival time                        -380.555    
  -------------------------------------------------------------------
                         slack                                 -1.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.633%)  route 0.577ns (80.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[2]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.078     0.156    mhp_axd1362/spi_sync/y_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.625%)  route 0.577ns (80.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.577     0.223    mhp_axd1362/spi_sync/D[3]
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X1Y38          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.078     0.156    mhp_axd1362/spi_sync/y_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.355%)  route 0.587ns (80.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/Q
                         net (fo=1, routed)           0.587     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][3]
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.943    -0.730    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y37          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.249     0.076    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.078     0.154    mhp_axd1362/spi_sync/z_acc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.539%)  route 0.620ns (81.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/Q
                         net (fo=1, routed)           0.620     0.265    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][8]
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X0Y41          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[8]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.076     0.155    mhp_axd1362/spi_sync/x_acc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.157%)  route 0.576ns (77.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/Q
                         net (fo=1, routed)           0.576     0.244    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][9]
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y38          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[9]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.047     0.125    mhp_axd1362/spi_sync/z_acc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.164ns (21.317%)  route 0.605ns (78.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/Q
                         net (fo=1, routed)           0.605     0.274    mhp_axd1362/spi_sync/D[11]
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.944    -0.729    mhp_axd1362/spi_sync/clk_out1
    SLICE_X5Y39          FDRE                                         r  mhp_axd1362/spi_sync/y_acc_reg_reg[11]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.249     0.077    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.075     0.152    mhp_axd1362/spi_sync/y_acc_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.128ns (17.576%)  route 0.600ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/Q
                         net (fo=1, routed)           0.600     0.231    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][1]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.025     0.104    mhp_axd1362/spi_sync/z_acc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.128ns (18.139%)  route 0.578ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[7]/Q
                         net (fo=1, routed)           0.578     0.211    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][7]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.000     0.079    mhp_axd1362/spi_sync/x_acc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.069%)  route 0.639ns (81.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.669    -0.495    mhp_axd1362/SPI_driver/CLK
    SLICE_X1Y42          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[4]/Q
                         net (fo=1, routed)           0.639     0.286    mhp_axd1362/spi_sync/x_acc_reg_temp_reg[11][4]
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X2Y40          FDRE                                         r  mhp_axd1362/spi_sync/x_acc_reg_reg[4]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.064     0.143    mhp_axd1362/spi_sync/x_acc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.128ns (17.187%)  route 0.617ns (82.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.666    -0.498    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.370 r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/Q
                         net (fo=1, routed)           0.617     0.247    mhp_axd1362/spi_sync/z_acc_reg_temp_reg[11][2]
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.946    -0.727    mhp_axd1362/spi_sync/clk_out1
    SLICE_X3Y41          FDRE                                         r  mhp_axd1362/spi_sync/z_acc_reg_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.249     0.079    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.023     0.102    mhp_axd1362/spi_sync/z_acc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.086ns  (logic 2.173ns (42.723%)  route 2.913ns (57.277%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.716    20.452    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.124    20.576 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.576    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.126 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.126    maze_bot/counter_y1_carry_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.240 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.240    maze_bot/counter_y1_carry__0_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.354 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.354    maze_bot/counter_y1_carry__1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.582 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=2, routed)           0.741    22.323    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y_reg[28]_5[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    22.636 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.296    22.932    maze_bot/deadlock_reg_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    23.056 r  maze_bot/LocY_reg[7]_i_2/O
                         net (fo=5, routed)           0.599    23.655    maze_bot/LocY_reg[7]_i_2_n_0
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.150    23.805 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=4, routed)           0.561    24.367    maze_bot/LocY_reg[5]_i_1_n_0
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.770    25.416    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.210    25.602    
    SLICE_X4Y45          FDSE (Setup_fdse_C_CE)      -0.429    25.173    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.173    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        5.131ns  (logic 2.216ns (43.190%)  route 2.915ns (56.810%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478    19.835 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=27, routed)          1.057    20.892    maze_bot/IO_BotCtrl_reg[7]_2[4]
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.295    21.187 r  maze_bot/i__carry_i_7/O
                         net (fo=1, routed)           0.000    21.187    maze_bot/i__carry_i_7_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.737 r  maze_bot/counter_x1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.737    maze_bot/counter_x1_inferred__1/i__carry_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.851 r  maze_bot/counter_x1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.851    maze_bot/counter_x1_inferred__1/i__carry__0_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.965 r  maze_bot/counter_x1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.965    maze_bot/counter_x1_inferred__1/i__carry__1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.193 r  maze_bot/counter_x1_inferred__1/i__carry__2/CO[2]
                         net (fo=2, routed)           0.668    22.861    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/CO[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    23.174 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg[7]_i_5/O
                         net (fo=1, routed)           0.429    23.602    maze_bot/deadlock_reg_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.124    23.726 r  maze_bot/LocX_reg[7]_i_1/O
                         net (fo=8, routed)           0.762    24.488    maze_bot/LocX_reg[7]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.210    25.525    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    25.320    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.320    
                         arrival time                         -24.488    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.210    25.524    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.000    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         25.000    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.164ns (19.410%)  route 0.681ns (80.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.681     0.349    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.070     0.109    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[12]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[13]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[14]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.210     0.009    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.007    maze_bot/counter_y_reg[15]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/deadlock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.254ns (26.779%)  route 0.694ns (73.221%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.287    -0.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[1]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.001 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5/O
                         net (fo=5, routed)           0.407     0.408    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.453 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_1/O
                         net (fo=1, routed)           0.000     0.453    maze_bot/LSEL_reg[2]
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.210     0.038    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120     0.158    maze_bot/deadlock_reg
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.164ns (18.122%)  route 0.741ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.741     0.409    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.075     0.114    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.200%)  route 0.737ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.737     0.405    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.210     0.039    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.071     0.110    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.210     0.008    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.008    maze_bot/counter_x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 2.602ns (24.613%)  route 7.969ns (75.387%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           1.029     8.816    maze_bot/icon[1]_i_10_n_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.348     9.164 r  maze_bot/icon[1]_i_4/O
                         net (fo=1, routed)           0.641     9.806    icon1/pixel_column_reg[1]_2
    SLICE_X14Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.930 r  icon1/icon[1]_i_1/O
                         net (fo=1, routed)           0.000     9.930    icon1/icon[1]_i_1_n_0
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X14Y51         FDRE                                         r  icon1/icon_reg[1]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.084    12.242    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.077    12.319    icon1/icon_reg[1]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 maze_bot/LocX_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/icon_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.145ns  (logic 2.602ns (25.647%)  route 7.543ns (74.353%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 11.838 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.898    -0.642    maze_bot/clk_out2
    SLICE_X5Y44          FDSE                                         r  maze_bot/LocX_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDSE (Prop_fdse_C_Q)         0.456    -0.186 r  maze_bot/LocX_reg_reg[2]/Q
                         net (fo=34, routed)          1.294     1.108    maze_bot/LocX_reg[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  maze_bot/i__carry_i_7__0/O
                         net (fo=2, routed)           0.883     2.115    maze_bot/i__carry_i_7__0_n_0
    SLICE_X6Y47          LUT6 (Prop_lut6_I0_O)        0.124     2.239 f  maze_bot/i__carry_i_6__0/O
                         net (fo=58, routed)          0.827     3.066    maze_bot/icon_reg[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124     3.190 r  maze_bot/i__carry__1_i_8__0/O
                         net (fo=4, routed)           0.747     3.937    dtg/LocX_reg_reg[1]_0
    SLICE_X5Y53          LUT4 (Prop_lut4_I2_O)        0.124     4.061 r  dtg/i__carry__1_i_5__1/O
                         net (fo=1, routed)           0.000     4.061    icon1/pixel_column_reg[11][1]
    SLICE_X5Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.611 f  icon1/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           1.141     5.753    dtg/pixel_column_reg[10]_0[0]
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.150     5.903 f  dtg/icon[1]_i_30/O
                         net (fo=2, routed)           0.468     6.370    maze_bot/LocX_reg_reg[6]_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I3_O)        0.328     6.698 r  maze_bot/icon[1]_i_14/O
                         net (fo=12, routed)          0.939     7.637    maze_bot/icon_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.150     7.787 r  maze_bot/icon[1]_i_10/O
                         net (fo=5, routed)           0.811     8.599    maze_bot/icon[1]_i_10_n_0
    SLICE_X15Y51         LUT6 (Prop_lut6_I3_O)        0.348     8.947 r  maze_bot/icon[0]_i_2/O
                         net (fo=1, routed)           0.433     9.380    icon1/pixel_column_reg[2]
    SLICE_X15Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.504 r  icon1/icon[0]_i_1/O
                         net (fo=1, routed)           0.000     9.504    icon1/icon[0]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.525    11.838    icon1/clk_out2
    SLICE_X15Y51         FDRE                                         r  icon1/icon_reg[0]/C
                         clock pessimism              0.487    12.326    
                         clock uncertainty           -0.084    12.242    
    SLICE_X15Y51         FDRE (Setup_fdre_C_D)        0.029    12.271    icon1/icon_reg[0]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 2.950ns (36.183%)  route 5.203ns (63.817%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072     7.462    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 2.950ns (36.479%)  route 5.137ns (63.521%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.849    -0.691    worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.763 r  worldmap_gameover/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=2, routed)           2.853     4.616    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/bbstub_douta[1]_1[0]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.740 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2/O
                         net (fo=5, routed)           0.462     5.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_2_n_0
    SLICE_X11Y43         LUT3 (Prop_lut3_I0_O)        0.124     5.326 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6/O
                         net (fo=1, routed)           0.403     5.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_6_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412     6.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124     6.390 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006     7.396    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    12.005    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.496    12.501    
                         clock uncertainty           -0.084    12.417    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    11.893    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  4.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocX_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.189ns (57.981%)  route 0.137ns (42.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.137    -0.217    maze_bot/LocX_reg[0]
    SLICE_X6Y45          LUT5 (Prop_lut5_I2_O)        0.048    -0.169 r  maze_bot/LocX_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    maze_bot/LocX_reg[3]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X6Y45          FDRE                                         r  maze_bot/LocX_reg_reg[3]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.133    -0.265    maze_bot/LocX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.202%)  route 0.128ns (40.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[5]/Q
                         net (fo=18, routed)          0.128    -0.320    dtg/Q[5]
    SLICE_X8Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.275 r  dtg/pixel_row[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    dtg/p_0_in__0__0[6]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[6]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.492    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.371    dtg/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.189ns (27.372%)  route 0.501ns (72.628%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.576    -0.588    dtg/CLK
    SLICE_X9Y52          FDRE                                         r  dtg/pixel_row_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  dtg/pixel_row_reg[11]/Q
                         net (fo=17, routed)          0.199    -0.248    dtg/pixel_row[11]
    SLICE_X11Y53         LUT5 (Prop_lut5_I3_O)        0.048    -0.200 r  dtg/worldmap_level1_i_8/O
                         net (fo=7, routed)           0.302     0.102    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[13]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.958    -0.715    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
                         clock uncertainty            0.084    -0.127    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.121    -0.006    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.344%)  route 0.295ns (67.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.641    -0.523    maze_bot/clk_out2
    SLICE_X9Y45          FDRE                                         r  maze_bot/LocX_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  maze_bot/LocX_reg_reg[5]/Q
                         net (fo=21, routed)          0.295    -0.087    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.959    -0.714    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.463    
                         clock uncertainty            0.084    -0.379    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.196    worldmap_level3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.394%)  route 0.150ns (44.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dtg/pixel_row_reg[2]/Q
                         net (fo=19, routed)          0.150    -0.298    dtg/Q[2]
    SLICE_X8Y53          LUT4 (Prop_lut4_I3_O)        0.045    -0.253 r  dtg/pixel_row[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dtg/p_0_in__0__0[3]
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[3]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.492    
    SLICE_X8Y53          FDRE (Hold_fdre_C_D)         0.121    -0.371    dtg/pixel_row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 maze_bot/LocY_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            maze_bot/LocY_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.963%)  route 0.108ns (34.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X6Y46          FDSE                                         r  maze_bot/LocY_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDSE (Prop_fdse_C_Q)         0.164    -0.331 r  maze_bot/LocY_reg_reg[5]/Q
                         net (fo=15, routed)          0.108    -0.223    maze_bot/LocY_reg_reg[7]_0[5]
    SLICE_X7Y46          LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  maze_bot/LocY_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    maze_bot/LocY_reg[6]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X7Y46          FDRE                                         r  maze_bot/LocY_reg_reg[6]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092    -0.306    maze_bot/LocY_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dtg/pixel_column_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_column_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.555%)  route 0.175ns (48.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.603    -0.561    dtg/CLK
    SLICE_X7Y54          FDRE                                         r  dtg/pixel_column_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  dtg/pixel_column_reg[5]/Q
                         net (fo=12, routed)          0.175    -0.245    dtg/pixel_row_reg[0]_0[5]
    SLICE_X6Y54          LUT6 (Prop_lut6_I5_O)        0.045    -0.200 r  dtg/pixel_column[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    dtg/pixel_column_0[6]
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.874    -0.799    dtg/CLK
    SLICE_X6Y54          FDRE                                         r  dtg/pixel_column_reg[6]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.084    -0.464    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.121    -0.343    dtg/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.934%)  route 0.140ns (40.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X8Y53          FDRE                                         r  dtg/pixel_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  dtg/pixel_row_reg[0]/Q
                         net (fo=14, routed)          0.140    -0.286    dtg/Q[0]
    SLICE_X9Y53          LUT6 (Prop_lut6_I1_O)        0.045    -0.241 r  dtg/pixel_row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    dtg/p_0_in__0__0[5]
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y53          FDRE                                         r  dtg/pixel_row_reg[5]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.084    -0.492    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.092    -0.400    dtg/pixel_row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dtg/pixel_row_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dtg/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.383%)  route 0.115ns (33.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.575    -0.589    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  dtg/pixel_row_reg[9]/Q
                         net (fo=28, routed)          0.115    -0.346    dtg/Q[9]
    SLICE_X9Y54          LUT6 (Prop_lut6_I4_O)        0.099    -0.247 r  dtg/pixel_row[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    dtg/p_0_in__0__0[10]
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.846    -0.827    dtg/CLK
    SLICE_X9Y54          FDRE                                         r  dtg/pixel_row_reg[10]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.084    -0.505    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.092    -0.413    dtg/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 maze_bot/LocX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.743%)  route 0.507ns (78.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.669    -0.495    maze_bot/clk_out2
    SLICE_X7Y45          FDRE                                         r  maze_bot/LocX_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  maze_bot/LocX_reg_reg[0]/Q
                         net (fo=23, routed)          0.507     0.154    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.888    -0.785    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.504    -0.281    
                         clock uncertainty            0.084    -0.197    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.014    worldmap_level2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[0]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[1]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[1]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[2]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[2]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.881ns  (logic 0.952ns (19.502%)  route 3.929ns (80.498%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.072    24.220    maze_bot/deadlock_reg_3
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y41         FDRE                                         r  maze_bot/counter_y_reg[3]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[3]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocY_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.086ns  (logic 2.173ns (42.723%)  route 2.913ns (57.277%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 19.280 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.820    19.280    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.456    19.736 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.716    20.452    maze_bot/IO_BotCtrl_reg[7]_2[5]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.124    20.576 r  maze_bot/counter_y1_carry_i_7/O
                         net (fo=1, routed)           0.000    20.576    maze_bot/counter_y1_carry_i_7_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.126 r  maze_bot/counter_y1_carry/CO[3]
                         net (fo=1, routed)           0.000    21.126    maze_bot/counter_y1_carry_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.240 r  maze_bot/counter_y1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.240    maze_bot/counter_y1_carry__0_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.354 r  maze_bot/counter_y1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.354    maze_bot/counter_y1_carry__1_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.582 r  maze_bot/counter_y1_carry__2/CO[2]
                         net (fo=2, routed)           0.741    22.323    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y_reg[28]_5[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    22.636 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocY_reg[7]_i_7/O
                         net (fo=1, routed)           0.296    22.932    maze_bot/deadlock_reg_1
    SLICE_X7Y45          LUT6 (Prop_lut6_I5_O)        0.124    23.056 r  maze_bot/LocY_reg[7]_i_2/O
                         net (fo=5, routed)           0.599    23.655    maze_bot/LocY_reg[7]_i_2_n_0
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.150    23.805 r  maze_bot/LocY_reg[5]_i_1/O
                         net (fo=4, routed)           0.561    24.367    maze_bot/LocY_reg[5]_i_1_n_0
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.770    25.416    maze_bot/clk_out2
    SLICE_X4Y45          FDSE                                         r  maze_bot/LocY_reg_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.208    25.603    
    SLICE_X4Y45          FDSE (Setup_fdse_C_CE)      -0.429    25.174    maze_bot/LocY_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.174    
                         arrival time                         -24.367    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/LocX_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        5.131ns  (logic 2.216ns (43.190%)  route 2.915ns (56.810%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 25.339 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.897    19.357    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.478    19.835 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=27, routed)          1.057    20.892    maze_bot/IO_BotCtrl_reg[7]_2[4]
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.295    21.187 r  maze_bot/i__carry_i_7/O
                         net (fo=1, routed)           0.000    21.187    maze_bot/i__carry_i_7_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.737 r  maze_bot/counter_x1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.737    maze_bot/counter_x1_inferred__1/i__carry_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.851 r  maze_bot/counter_x1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.851    maze_bot/counter_x1_inferred__1/i__carry__0_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.965 r  maze_bot/counter_x1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.965    maze_bot/counter_x1_inferred__1/i__carry__1_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.193 r  maze_bot/counter_x1_inferred__1/i__carry__2/CO[2]
                         net (fo=2, routed)           0.668    22.861    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/CO[0]
    SLICE_X6Y43          LUT6 (Prop_lut6_I3_O)        0.313    23.174 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LocX_reg[7]_i_5/O
                         net (fo=1, routed)           0.429    23.602    maze_bot/deadlock_reg_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.124    23.726 r  maze_bot/LocX_reg[7]_i_1/O
                         net (fo=8, routed)           0.762    24.488    maze_bot/LocX_reg[7]_i_1_n_0
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.693    25.339    maze_bot/clk_out2
    SLICE_X9Y47          FDRE                                         r  maze_bot/LocX_reg_reg[1]/C
                         clock pessimism              0.395    25.734    
                         clock uncertainty           -0.208    25.526    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.205    25.321    maze_bot/LocX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.321    
                         arrival time                         -24.488    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[4]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[5]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[6]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[6]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.815ns  (logic 0.952ns (19.770%)  route 3.863ns (80.230%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 25.338 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.662ns = ( 19.338 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.878    19.338    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y25          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDCE (Prop_fdce_C_Q)         0.456    19.794 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL_reg[1]/Q
                         net (fo=10, routed)          1.430    21.224    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/LSEL[1]
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.348 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7/O
                         net (fo=1, routed)           0.526    21.875    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_7_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.124    21.999 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4/O
                         net (fo=5, routed)           0.488    22.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_4_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    22.611 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4/O
                         net (fo=2, routed)           0.412    23.024    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_4_n_0
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.124    23.148 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_1/O
                         net (fo=29, routed)          1.006    24.154    maze_bot/deadlock_reg_3
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         1.692    25.338    maze_bot/clk_out2
    SLICE_X10Y42         FDRE                                         r  maze_bot/counter_y_reg[7]/C
                         clock pessimism              0.395    25.733    
                         clock uncertainty           -0.208    25.525    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    25.001    maze_bot/counter_y_reg[7]
  -------------------------------------------------------------------
                         required time                         25.001    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.164ns (19.410%)  route 0.681ns (80.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=3, routed)           0.681     0.349    maze_bot/IO_BotCtrl_reg[7]_2[0]
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X4Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[0]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.070     0.107    maze_bot/internal_ball_direction_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[12]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[12]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[13]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[13]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[14]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[14]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_y_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.736%)  route 0.598ns (76.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=23, routed)          0.309    -0.073    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[6]
    SLICE_X6Y43          LUT3 (Prop_lut3_I1_O)        0.045    -0.028 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_y[0]_i_2/O
                         net (fo=30, routed)          0.289     0.261    maze_bot/deadlock_reg_4
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.916    -0.757    maze_bot/clk_out2
    SLICE_X10Y44         FDRE                                         r  maze_bot/counter_y_reg[15]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.208     0.007    
    SLICE_X10Y44         FDRE (Hold_fdre_C_CE)       -0.016    -0.009    maze_bot/counter_y_reg[15]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/deadlock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.254ns (26.779%)  route 0.694ns (73.221%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.287    -0.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[1]
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.001 f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5/O
                         net (fo=5, routed)           0.407     0.408    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.453 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/deadlock_i_1/O
                         net (fo=1, routed)           0.000     0.453    maze_bot/LSEL_reg[2]
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.945    -0.728    maze_bot/clk_out2
    SLICE_X6Y42          FDRE                                         r  maze_bot/deadlock_reg/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.208     0.036    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.120     0.156    maze_bot/deadlock_reg
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.164ns (18.122%)  route 0.741ns (81.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=3, routed)           0.741     0.409    maze_bot/IO_BotCtrl_reg[7]_2[1]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[1]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.075     0.112    maze_bot/internal_ball_direction_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/internal_ball_direction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.164ns (18.200%)  route 0.737ns (81.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=3, routed)           0.737     0.405    maze_bot/IO_BotCtrl_reg[7]_2[2]
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.946    -0.727    maze_bot/clk_out2
    SLICE_X5Y44          FDRE                                         r  maze_bot/internal_ball_direction_reg[2]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.208     0.037    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.071     0.108    maze_bot/internal_ball_direction_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[12]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            maze_bot/counter_x_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.655%)  route 0.575ns (73.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.668    -0.496    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=23, routed)          0.274    -0.057    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/Q[4]
    SLICE_X6Y42          LUT3 (Prop_lut3_I1_O)        0.045    -0.012 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/counter_x[0]_i_2/O
                         net (fo=30, routed)          0.301     0.288    maze_bot/sel
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=123, routed)         0.915    -0.758    maze_bot/clk_out2
    SLICE_X8Y41          FDRE                                         r  maze_bot/counter_x_reg[13]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.208     0.006    
    SLICE_X8Y41          FDRE (Hold_fdre_C_CE)       -0.016    -0.010    maze_bot/counter_x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.269ns,  Total Violation     -127.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.199ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 fall@2180.741ns - clk_out1_clk_wiz_0 rise@2180.000ns)
  Data Path Delay:        1.959ns  (logic 0.580ns (29.606%)  route 1.379ns (70.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 2179.488 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 2179.355 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  2179.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  2179.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.611  2180.422    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.124  2180.546 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.768  2181.315    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  2179.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.884    
                         clock uncertainty           -0.249  2179.634    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.519  2179.115    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.115    
                         arrival time                       -2181.314    
  -------------------------------------------------------------------
                         slack                                 -2.199    

Slack (VIOLATED) :        -2.181ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0 rise@4740.000ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.589%)  route 1.449ns (71.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 4739.486 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.829  4741.384    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766  4739.486    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.395  4739.881    
                         clock uncertainty           -0.249  4739.632    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429  4739.203    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.203    
                         arrival time                       -4741.384    
  -------------------------------------------------------------------
                         slack                                 -2.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.425%)  route 0.518ns (73.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.258     0.207    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.249     0.077    
    SLICE_X6Y38          FDSE (Hold_fdse_C_S)         0.009     0.086    mhp_axd1362/SPI_driver/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 fall@2560.000ns - clk_out1_clk_wiz_0 rise@2560.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.760%)  route 0.536ns (74.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2559.271 - 2560.000 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 2559.503 - 2560.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   2560.000  2560.000 r  
    E3                                                0.000  2560.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250  2560.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440  2560.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379  2558.311 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499  2558.810    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2558.836 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667  2559.503    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141  2559.644 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260  2559.904    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045  2559.948 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.276  2560.225    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                   2560.000  2560.000 f  
    E3                                                0.000  2560.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438  2560.438 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2560.917    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163  2557.754 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544  2558.298    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2558.327 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944  2559.271    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.557  2559.827    
                         clock uncertainty            0.249  2560.077    
    SLICE_X6Y39          FDRE (Hold_fdre_C_R)         0.013  2560.090    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                      -2560.090    
                         arrival time                        2560.225    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.295%)  route 0.549ns (74.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.259    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.290     0.239    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X3Y39          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       90.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.923ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.964ns (25.271%)  route 2.851ns (74.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.896    -0.644    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.419    -0.225 r  mhp_axd1362/SPI_driver/accel_data_reg[3]/Q
                         net (fo=8, routed)           1.424     1.199    mhp_axd1362/SPI_driver/accel_data[3]
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.297     1.496 r  mhp_axd1362/SPI_driver/MOSI_i_8/O
                         net (fo=1, routed)           0.452     1.948    mhp_axd1362/SPI_driver/MOSI_i_8_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     2.072 r  mhp_axd1362/SPI_driver/MOSI_i_3/O
                         net (fo=1, routed)           0.975     3.047    mhp_axd1362/SPI_driver/MOSI_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124     3.171 r  mhp_axd1362/SPI_driver/MOSI_i_2/O
                         net (fo=1, routed)           0.000     3.171    mhp_axd1362/SPI_driver/MOSI_i_2_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.082    94.094    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         94.094    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 90.923    

Slack (MET) :             91.919ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/CE
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            94.815ns  (clk_out3_clk_wiz_0_1 fall@94.815ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.533%)  route 1.994ns (77.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 93.562 - 94.815 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/Q
                         net (fo=25, routed)          1.527     1.338    mhp_axd1362/SPI_driver/SPI_state__0[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.124     1.462 r  mhp_axd1362/SPI_driver/MOSI_i_1/O
                         net (fo=1, routed)           0.467     1.929    mhp_axd1362/SPI_driver/MOSI_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                     94.815    94.815 f  
    E3                                                0.000    94.815 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    94.815    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    96.226 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    97.388    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    90.064 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    91.703    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    91.794 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768    93.562    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.584    94.146    
                         clock uncertainty           -0.134    94.012    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.164    93.848    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                         93.848    
                         arrival time                          -1.929    
  -------------------------------------------------------------------
                         slack                                 91.919    

Slack (MET) :             185.189ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.732ns (18.105%)  route 3.311ns (81.895%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.270     2.757    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.152     2.909 r  mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1/O
                         net (fo=1, routed)           0.489     3.398    mhp_axd1362/SPI_driver/FSM_sequential_address[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.134   188.851    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.264   188.587    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[0]
  -------------------------------------------------------------------
                         required time                        188.587    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                185.189    

Slack (MET) :             185.441ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.704ns (17.546%)  route 3.308ns (82.454%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 188.376 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/Q
                         net (fo=26, routed)          1.552     1.363    mhp_axd1362/SPI_driver/SPI_state__0[2]
    SLICE_X2Y38          LUT3 (Prop_lut3_I2_O)        0.124     1.487 r  mhp_axd1362/SPI_driver/accel_data[1]_i_2/O
                         net (fo=6, routed)           1.272     2.759    mhp_axd1362/SPI_driver/accel_data[1]_i_2_n_0
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.124     2.883 r  mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1/O
                         net (fo=1, routed)           0.485     3.368    mhp_axd1362/SPI_driver/FSM_sequential_address[1]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.767   188.376    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                         clock pessimism              0.609   188.985    
                         clock uncertainty           -0.134   188.851    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.043   188.808    mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]
  -------------------------------------------------------------------
                         required time                        188.808    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                185.441    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[1]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[2]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[3]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    

Slack (MET) :             185.863ns  (required time - arrival time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            189.630ns  (clk_out3_clk_wiz_0_1 rise@189.630ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.580ns (17.048%)  route 2.822ns (82.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 188.375 - 189.630 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.895    -0.645    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.189 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[0]/Q
                         net (fo=26, routed)          1.993     1.804    mhp_axd1362/SPI_driver/SPI_state__0[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.124     1.928 r  mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1/O
                         net (fo=8, routed)           0.829     2.757    mhp_axd1362/SPI_driver/z_acc_reg_temp[7]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                    189.630   189.630 r  
    E3                                                0.000   189.630 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   189.630    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   191.041 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   192.203    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   184.879 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   186.518    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   186.609 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766   188.375    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]/C
                         clock pessimism              0.584   188.959    
                         clock uncertainty           -0.134   188.825    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205   188.620    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                        188.620    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                185.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/rw_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 f  mhp_axd1362/SPI_driver/rw_reg/Q
                         net (fo=3, routed)           0.120    -0.236    mhp_axd1362/SPI_driver/rw_reg_n_0
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.191 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[1]_i_1_n_0
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]/C
                         clock pessimism              0.246    -0.484    
                         clock uncertainty            0.134    -0.350    
    SLICE_X4Y38          FDSE (Hold_fdse_C_D)         0.091    -0.259    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.260%)  route 0.145ns (50.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[2]/Q
                         net (fo=8, routed)           0.145    -0.209    mhp_axd1362/SPI_driver/accel_data[2]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.134    -0.349    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.066    -0.283    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.550%)  route 0.156ns (52.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/accel_data_reg[1]/Q
                         net (fo=8, routed)           0.156    -0.200    mhp_axd1362/SPI_driver/accel_data[1]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.134    -0.346    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.070    -0.276    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/rw_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.170%)  route 0.101ns (30.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDRE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.369 r  mhp_axd1362/SPI_driver/FSM_sequential_address_reg[1]/Q
                         net (fo=13, routed)          0.101    -0.268    mhp_axd1362/SPI_driver/address__0[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.098    -0.170 r  mhp_axd1362/SPI_driver/rw_i_1/O
                         net (fo=1, routed)           0.000    -0.170    mhp_axd1362/SPI_driver/rw_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/rw_reg/C
                         clock pessimism              0.233    -0.497    
                         clock uncertainty            0.134    -0.363    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.091    -0.272    mhp_axd1362/SPI_driver/rw_reg
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.746%)  route 0.214ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[4]/Q
                         net (fo=5, routed)           0.214    -0.141    mhp_axd1362/SPI_driver/accel_data[4]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.075    -0.248    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.086%)  route 0.211ns (59.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[5]/Q
                         net (fo=5, routed)           0.211    -0.144    mhp_axd1362/SPI_driver/accel_data[5]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.071    -0.252    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/roundDone_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/roundDD_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.636%)  route 0.190ns (57.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/roundDone_reg/Q
                         net (fo=2, routed)           0.190    -0.166    mhp_axd1362/SPI_driver/roundDone
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/roundDD_reg/C
                         clock pessimism              0.246    -0.484    
                         clock uncertainty            0.134    -0.350    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.075    -0.275    mhp_axd1362/SPI_driver/roundDD_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.216%)  route 0.210ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.210    -0.145    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.134    -0.323    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.063    -0.260    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.530%)  route 0.199ns (58.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.668    -0.496    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  mhp_axd1362/SPI_driver/accel_data_reg[0]/Q
                         net (fo=8, routed)           0.199    -0.156    mhp_axd1362/SPI_driver/accel_data[0]
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X4Y40          FDRE                                         r  mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.134    -0.349    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.072    -0.277    mhp_axd1362/SPI_driver/x_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mhp_axd1362/SPI_driver/counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@94.815ns period=189.630ns})
  Destination:            mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.482%)  route 0.162ns (46.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.667    -0.497    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  mhp_axd1362/SPI_driver/counter_reg[1]/Q
                         net (fo=18, routed)          0.162    -0.194    mhp_axd1362/SPI_driver/counter_reg_n_0_[1]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.045    -0.149 r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state[2]_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y38          FDSE                                         r  mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]/C
                         clock pessimism              0.233    -0.497    
                         clock uncertainty            0.134    -0.363    
    SLICE_X5Y38          FDSE (Hold_fdse_C_D)         0.092    -0.271    mhp_axd1362/SPI_driver/FSM_sequential_SPI_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           59  Failing Endpoints,  Worst Slack       -2.269ns,  Total Violation     -127.524ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.269ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.025ns  (logic 0.580ns (28.640%)  route 1.445ns (71.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 4739.489 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.826  4741.380    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.769  4739.489    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.884    
                         clock uncertainty           -0.249  4739.635    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524  4739.111    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.111    
                         arrival time                       -4741.380    
  -------------------------------------------------------------------
                         slack                                 -2.269    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[10]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[11]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.258ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.013ns  (logic 0.580ns (28.820%)  route 1.433ns (71.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 4739.488 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.813  4741.368    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  4739.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X2Y38          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]/C
                         clock pessimism              0.395  4739.883    
                         clock uncertainty           -0.249  4739.634    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524  4739.110    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                       4739.110    
                         arrival time                       -4741.368    
  -------------------------------------------------------------------
                         slack                                 -2.258    

Slack (VIOLATED) :        -2.199ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 fall@2180.741ns - clk_out1_clk_wiz_0_1 rise@2180.000ns)
  Data Path Delay:        1.959ns  (logic 0.580ns (29.606%)  route 1.379ns (70.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 2179.488 - 2180.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 2179.355 - 2180.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   2180.000  2180.000 r  
    E3                                                0.000  2180.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2181.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2182.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  2175.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2177.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2177.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  2179.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  2179.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.611  2180.422    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.124  2180.546 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.768  2181.315    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                   2180.741  2180.741 f  
    E3                                                0.000  2180.741 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2180.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2182.152 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2183.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  2175.990 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  2177.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2177.720 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.768  2179.488    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.395  2179.884    
                         clock uncertainty           -0.249  2179.634    
    SLICE_X6Y39          FDRE (Setup_fdre_C_R)       -0.519  2179.115    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                       2179.115    
                         arrival time                       -2181.314    
  -------------------------------------------------------------------
                         slack                                 -2.199    

Slack (VIOLATED) :        -2.181ns  (required time - arrival time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.741ns  (clk_out3_clk_wiz_0_1 rise@4740.741ns - clk_out1_clk_wiz_0_1 rise@4740.000ns)
  Data Path Delay:        2.029ns  (logic 0.580ns (28.589%)  route 1.449ns (71.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 4739.486 - 4740.741 ) 
    Source Clock Delay      (SCD):    -0.645ns = ( 4739.355 - 4740.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   4740.000  4740.000 r  
    E3                                                0.000  4740.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4741.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  4742.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070  4735.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719  4737.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  4737.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.895  4739.355    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456  4739.812 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.619  4740.431    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.124  4740.555 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.829  4741.384    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                   4740.741  4740.741 r  
    E3                                                0.000  4740.741 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  4740.741    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4742.152 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4743.314    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324  4735.990 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  4737.629    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4737.720 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          1.766  4739.486    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y37          FDRE                                         r  mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]/C
                         clock pessimism              0.395  4739.881    
                         clock uncertainty           -0.249  4739.632    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429  4739.203    mhp_axd1362/SPI_driver/z_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                       4739.203    
                         arrival time                       -4741.384    
  -------------------------------------------------------------------
                         slack                                 -2.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/n_CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.425%)  route 0.518ns (73.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.258     0.207    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944    -0.729    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y38          FDSE                                         r  mhp_axd1362/SPI_driver/n_CS_reg/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.249     0.077    
    SLICE_X6Y38          FDSE (Hold_fdse_C_S)         0.009     0.086    mhp_axd1362/SPI_driver/n_CS_reg
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/MOSI_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 fall@2560.000ns - clk_out1_clk_wiz_0_1 rise@2560.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.760%)  route 0.536ns (74.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 2559.271 - 2560.000 ) 
    Source Clock Delay      (SCD):    -0.497ns = ( 2559.503 - 2560.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                   2560.000  2560.000 r  
    E3                                                0.000  2560.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250  2560.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440  2560.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379  2558.311 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499  2558.810    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026  2558.836 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667  2559.503    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141  2559.644 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.260  2559.904    mhp_axd1362/spi_sync/reset1
    SLICE_X7Y39          LUT1 (Prop_lut1_I0_O)        0.045  2559.948 r  mhp_axd1362/spi_sync/roundDD_i_1_replica/O
                         net (fo=2, routed)           0.276  2560.225    mhp_axd1362/SPI_driver/accel_data_reg[1][0]_repN_alias
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 fall edge)
                                                   2560.000  2560.000 f  
    E3                                                0.000  2560.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2560.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438  2560.438 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480  2560.917    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163  2557.754 f  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544  2558.298    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  2558.327 f  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.944  2559.271    mhp_axd1362/SPI_driver/CLK
    SLICE_X6Y39          FDRE                                         r  mhp_axd1362/SPI_driver/MOSI_reg/C  (IS_INVERTED)
                         clock pessimism              0.557  2559.827    
                         clock uncertainty            0.249  2560.077    
    SLICE_X6Y39          FDRE (Hold_fdre_C_R)         0.013  2560.090    mhp_axd1362/SPI_driver/MOSI_reg
  -------------------------------------------------------------------
                         required time                      -2560.090    
                         arrival time                        2560.225    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[3]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[4]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[6]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/accel_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.459%)  route 0.517ns (73.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.236    -0.120    mhp_axd1362/SPI_driver/reset1
    SLICE_X4Y39          LUT4 (Prop_lut4_I3_O)        0.045    -0.075 r  mhp_axd1362/SPI_driver/accel_data[7]_i_1/O
                         net (fo=7, routed)           0.281     0.206    mhp_axd1362/SPI_driver/accel_data[7]_i_1_n_0
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X5Y40          FDRE                                         r  mhp_axd1362/SPI_driver/accel_data_reg[7]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X5Y40          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/accel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mhp_axd1362/spi_sync/reset1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0_1  {rise@0.000ns fall@94.815ns period=189.630ns})
  Path Group:             clk_out3_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.295%)  route 0.549ns (74.705%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.667    -0.497    mhp_axd1362/spi_sync/clk_out1
    SLICE_X7Y38          FDRE                                         r  mhp_axd1362/spi_sync/reset1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.356 f  mhp_axd1362/spi_sync/reset1_reg/Q
                         net (fo=5, routed)           0.259    -0.096    mhp_axd1362/spi_sync/reset1
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.045    -0.051 r  mhp_axd1362/spi_sync/roundDD_i_1/O
                         net (fo=50, routed)          0.290     0.239    mhp_axd1362/SPI_driver/SR[0]
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=60, routed)          0.945    -0.728    mhp_axd1362/SPI_driver/CLK
    SLICE_X3Y39          FDRE                                         r  mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.249     0.078    
    SLICE_X3Y39          FDRE (Hold_fdre_C_R)        -0.018     0.060    mhp_axd1362/SPI_driver/y_acc_reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.520ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.090    19.141    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.520    

Slack (MET) :             12.520ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.090    19.141    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.520    

Slack (MET) :             12.702ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.580ns (8.467%)  route 6.270ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.705     6.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X5Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 12.702    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.520ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.090    19.141    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.520    

Slack (MET) :             12.520ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.090    19.141    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.520    

Slack (MET) :             12.702ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.580ns (8.467%)  route 6.270ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.705     6.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X5Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 12.702    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.090    -0.164    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.090    -0.164    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.520ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.090    19.141    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.520    

Slack (MET) :             12.520ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.090    19.141    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.736    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.736    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.520    

Slack (MET) :             12.702ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.580ns (8.467%)  route 6.270ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.705     6.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X5Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 12.702    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.806ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.090    19.143    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.806    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    

Slack (MET) :             12.854ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.090    19.142    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.737    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.737    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.090    -0.164    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.090    -0.164    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                         clock pessimism              0.504    -0.224    
                         clock uncertainty            0.090    -0.135    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.978    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.522ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.088    19.143    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.522    

Slack (MET) :             12.522ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.580ns (8.250%)  route 6.450ns (91.750%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.885     6.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.764    18.743    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.487    19.231    
                         clock uncertainty           -0.088    19.143    
    SLICE_X5Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.738    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.738    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                 12.522    

Slack (MET) :             12.703ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 0.580ns (8.467%)  route 6.270ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.705     6.036    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X5Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X5Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.088    19.144    
    SLICE_X5Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.739    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                 12.703    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.088    19.145    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.088    19.145    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.088    19.145    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.808ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 0.580ns (8.597%)  route 6.167ns (91.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 18.745 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.601     5.932    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y14          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.766    18.745    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y14          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.487    19.233    
                         clock uncertainty           -0.088    19.145    
    SLICE_X3Y14          FDCE (Recov_fdce_C_CLR)     -0.405    18.740    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                 12.808    

Slack (MET) :             12.856ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.088    19.144    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.739    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.856    

Slack (MET) :             12.856ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.088    19.144    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.739    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.856    

Slack (MET) :             12.856ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.698ns  (logic 0.580ns (8.659%)  route 6.118ns (91.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.725    -0.815    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           1.566     1.207    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         4.553     5.884    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X3Y15          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        1.765    18.744    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X3Y15          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.487    19.232    
                         clock uncertainty           -0.088    19.144    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.405    18.739    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 12.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.186ns (16.209%)  route 0.962ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.242     0.587    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X9Y43          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y43          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X9Y43          FDCE (Remov_fdce_C_CLR)     -0.092    -0.345    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.186ns (14.188%)  route 1.125ns (85.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.405     0.751    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X5Y42          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y42          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.316    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.910%)  route 1.151ns (86.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.604    -0.560    debounce/clk_out1
    SLICE_X3Y56          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=8, routed)           0.720     0.300    debounce/p_0_in
    SLICE_X13Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.345 f  debounce/rx_sync1_i_1/O
                         net (fo=267, routed)         0.432     0.777    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X6Y41          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8506, routed)        0.945    -0.728    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y41          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                         clock pessimism              0.504    -0.224    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  1.068    





