// Seed: 2391671937
module module_0 (
    output logic id_0,
    input  tri   id_1
);
  always id_0 <= 1;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply1 id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8#(
        .id_18(1),
        .id_19(-1),
        .id_20(1),
        .id_21(1)
    ),
    input wor id_9,
    output tri1 id_10,
    output wand id_11,
    input tri id_12,
    output supply0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wire id_16
);
  wire id_22;
  xor primCall (
      id_10,
      id_16,
      id_6,
      id_9,
      id_4,
      id_1,
      id_2,
      id_20,
      id_15,
      id_8,
      id_21,
      id_12,
      id_18,
      id_19,
      id_22,
      id_14,
      id_3
  );
  assign id_18 = 1;
  module_0 modCall_1 (
      id_0,
      id_16
  );
  final id_0 = id_9;
endmodule
