<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p364" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_364{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_364{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_364{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_364{left:69px;bottom:1079px;letter-spacing:0.16px;}
#t5_364{left:150px;bottom:1079px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t6_364{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_364{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_364{left:69px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t9_364{left:69px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_364{left:69px;bottom:973px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tb_364{left:69px;bottom:956px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tc_364{left:69px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_364{left:69px;bottom:651px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#te_364{left:69px;bottom:634px;letter-spacing:-0.32px;word-spacing:0.37px;}
#tf_364{left:69px;bottom:218px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tg_364{left:69px;bottom:201px;letter-spacing:-0.16px;word-spacing:0.01px;}
#th_364{left:161px;bottom:889px;letter-spacing:0.11px;word-spacing:0.03px;}
#ti_364{left:247px;bottom:889px;letter-spacing:0.12px;}
#tj_364{left:75px;bottom:866px;letter-spacing:-0.11px;}
#tk_364{left:212px;bottom:866px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tl_364{left:431px;bottom:866px;letter-spacing:-0.13px;}
#tm_364{left:725px;bottom:863px;letter-spacing:-0.16px;}
#tn_364{left:75px;bottom:836px;letter-spacing:-0.14px;}
#to_364{left:212px;bottom:836px;letter-spacing:-0.16px;}
#tp_364{left:431px;bottom:836px;letter-spacing:-0.12px;}
#tq_364{left:664px;bottom:836px;letter-spacing:-0.11px;}
#tr_364{left:212px;bottom:811px;letter-spacing:-0.15px;}
#ts_364{left:431px;bottom:811px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tt_364{left:212px;bottom:787px;letter-spacing:-0.15px;}
#tu_364{left:431px;bottom:787px;letter-spacing:-0.13px;}
#tv_364{left:212px;bottom:762px;letter-spacing:-0.16px;}
#tw_364{left:431px;bottom:762px;letter-spacing:-0.12px;}
#tx_364{left:75px;bottom:738px;letter-spacing:-0.13px;}
#ty_364{left:212px;bottom:738px;letter-spacing:-0.18px;}
#tz_364{left:431px;bottom:738px;letter-spacing:-0.12px;}
#t10_364{left:664px;bottom:738px;letter-spacing:-0.12px;}
#t11_364{left:212px;bottom:713px;letter-spacing:-0.17px;}
#t12_364{left:431px;bottom:713px;letter-spacing:-0.12px;}
#t13_364{left:75px;bottom:689px;letter-spacing:-0.13px;}
#t14_364{left:212px;bottom:689px;letter-spacing:-0.14px;}
#t15_364{left:431px;bottom:689px;letter-spacing:-0.11px;}
#t16_364{left:220px;bottom:600px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t17_364{left:306px;bottom:600px;letter-spacing:0.14px;}
#t18_364{left:144px;bottom:577px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t19_364{left:405px;bottom:577px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1a_364{left:583px;bottom:577px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1b_364{left:75px;bottom:553px;letter-spacing:-0.17px;}
#t1c_364{left:330px;bottom:553px;letter-spacing:-0.17px;}
#t1d_364{left:372px;bottom:560px;}
#t1e_364{left:70px;bottom:501px;letter-spacing:-0.14px;}
#t1f_364{left:69px;bottom:482px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_364{left:84px;bottom:465px;letter-spacing:-0.11px;word-spacing:0.62px;}
#t1h_364{left:84px;bottom:448px;letter-spacing:-0.1px;}
#t1i_364{left:583px;bottom:553px;letter-spacing:-0.16px;}
#t1j_364{left:625px;bottom:560px;}
#t1k_364{left:634px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_364{left:75px;bottom:529px;letter-spacing:-0.16px;}
#t1m_364{left:330px;bottom:529px;letter-spacing:-0.17px;}
#t1n_364{left:372px;bottom:535px;}
#t1o_364{left:69px;bottom:429px;letter-spacing:-0.11px;word-spacing:0.08px;}
#t1p_364{left:84px;bottom:412px;letter-spacing:-0.11px;word-spacing:0.62px;}
#t1q_364{left:84px;bottom:395px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1r_364{left:84px;bottom:378px;letter-spacing:-0.14px;}
#t1s_364{left:583px;bottom:529px;letter-spacing:-0.13px;}
#t1t_364{left:240px;bottom:328px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1u_364{left:335px;bottom:328px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1v_364{left:131px;bottom:305px;letter-spacing:-0.12px;}
#t1w_364{left:324px;bottom:305px;letter-spacing:-0.13px;}
#t1x_364{left:450px;bottom:305px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1y_364{left:635px;bottom:305px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1z_364{left:75px;bottom:280px;letter-spacing:-0.16px;}
#t20_364{left:265px;bottom:280px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_364{left:451px;bottom:280px;letter-spacing:-0.1px;}
#t22_364{left:476px;bottom:280px;letter-spacing:-0.35px;word-spacing:0.25px;}
#t23_364{left:635px;bottom:280px;letter-spacing:-0.14px;}
#t24_364{left:75px;bottom:256px;letter-spacing:-0.16px;}
#t25_364{left:265px;bottom:256px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t26_364{left:451px;bottom:256px;letter-spacing:-0.1px;}
#t27_364{left:476px;bottom:256px;letter-spacing:-0.35px;word-spacing:0.25px;}
#t28_364{left:635px;bottom:256px;letter-spacing:-0.14px;}

.s1_364{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_364{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_364{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_364{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_364{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_364{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_364{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_364{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_364{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts364" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg364Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg364" style="-webkit-user-select: none;"><object width="935" height="1210" data="364/364.svg" type="image/svg+xml" id="pdf364" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_364" class="t s1_364">14-18 </span><span id="t2_364" class="t s1_364">Vol. 1 </span>
<span id="t3_364" class="t s2_364">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_364" class="t s3_364">14.4 </span><span id="t5_364" class="t s3_364">HALF PRECISION FLOATING-POINT CONVERSION </span>
<span id="t6_364" class="t s4_364">VCVTPH2PS and VCVTPS2PH are two instructions supporting half precision floating-point data type conversion to </span>
<span id="t7_364" class="t s4_364">and from single precision floating-point data types. </span>
<span id="t8_364" class="t s4_364">Half precision floating-point values are not used by the processor directly for arithmetic operations. But the conver- </span>
<span id="t9_364" class="t s4_364">sion operation are subject to SIMD floating-point exceptions. </span>
<span id="ta_364" class="t s4_364">Additionally, the conversion operations of VCVTPS2PH allow programmer to specify rounding control using control </span>
<span id="tb_364" class="t s4_364">fields in an immediate byte. The effects of the immediate byte are listed in Table 14-8. </span>
<span id="tc_364" class="t s4_364">Rounding control can use Imm[2] to select an override RC field specified in Imm[1:0] or use MXCSR setting. </span>
<span id="td_364" class="t s4_364">Specific SIMD floating-point exceptions that can occur in conversion operations are shown in Table 14-9 and </span>
<span id="te_364" class="t s4_364">Table 14-10. </span>
<span id="tf_364" class="t s4_364">The VCVTPS2PH instruction can cause denormal exceptions if the value of the source operand is denormal relative </span>
<span id="tg_364" class="t s4_364">to the numerical range represented by the source format (see Table 14-11). </span>
<span id="th_364" class="t s5_364">Table 14-8. </span><span id="ti_364" class="t s5_364">Immediate Byte Encoding for 16-bit Floating-Point Conversion Instructions </span>
<span id="tj_364" class="t s6_364">Bits </span><span id="tk_364" class="t s6_364">Field Name/value </span><span id="tl_364" class="t s6_364">Description </span>
<span id="tm_364" class="t s6_364">Comment </span>
<span id="tn_364" class="t s7_364">Imm[1:0] </span><span id="to_364" class="t s7_364">RC=00B </span><span id="tp_364" class="t s7_364">Round to nearest even </span><span id="tq_364" class="t s7_364">If Imm[2] = 0 </span>
<span id="tr_364" class="t s7_364">RC=01B </span><span id="ts_364" class="t s7_364">Round down </span>
<span id="tt_364" class="t s7_364">RC=10B </span><span id="tu_364" class="t s7_364">Round up </span>
<span id="tv_364" class="t s7_364">RC=11B </span><span id="tw_364" class="t s7_364">Truncate </span>
<span id="tx_364" class="t s7_364">Imm[2] </span><span id="ty_364" class="t s7_364">MS1=0 </span><span id="tz_364" class="t s7_364">Use imm[1:0] for rounding </span><span id="t10_364" class="t s7_364">Ignore MXCSR.RC </span>
<span id="t11_364" class="t s7_364">MS1=1 </span><span id="t12_364" class="t s7_364">Use MXCSR.RC for rounding </span>
<span id="t13_364" class="t s7_364">Imm[7:3] </span><span id="t14_364" class="t s7_364">Ignored </span><span id="t15_364" class="t s7_364">Ignored by processor </span>
<span id="t16_364" class="t s5_364">Table 14-9. </span><span id="t17_364" class="t s5_364">Non-Numerical Behavior for VCVTPH2PS and VCVTPS2PH </span>
<span id="t18_364" class="t s6_364">Source Operands </span><span id="t19_364" class="t s6_364">Masked Result </span><span id="t1a_364" class="t s6_364">Unmasked Result </span>
<span id="t1b_364" class="t s7_364">QNaN </span><span id="t1c_364" class="t s7_364">QNaN1 </span>
<span id="t1d_364" class="t s8_364">1 </span>
<span id="t1e_364" class="t s9_364">NOTES: </span>
<span id="t1f_364" class="t s7_364">1. The half precision output QNaN1 is created from the single precision input QNaN as follows: the sign bit is preserved, the 8-bit expo- </span>
<span id="t1g_364" class="t s7_364">nent FFH is replaced by the 5-bit exponent 1FH, and the 24-bit significand is truncated to an 11-bit significand by removing its 14 </span>
<span id="t1h_364" class="t s7_364">least significant bits. </span>
<span id="t1i_364" class="t s7_364">QNaN1 </span>
<span id="t1j_364" class="t s8_364">1 </span>
<span id="t1k_364" class="t s7_364">(not an exception) </span>
<span id="t1l_364" class="t s7_364">SNaN </span><span id="t1m_364" class="t s7_364">QNaN1 </span>
<span id="t1n_364" class="t s8_364">2 </span>
<span id="t1o_364" class="t s7_364">2. The half precision output QNaN1 is created from the single precision input SNaN as follows: the sign bit is preserved, the 8-bit expo- </span>
<span id="t1p_364" class="t s7_364">nent FFH is replaced by the 5-bit exponent 1FH, and the 24-bit significand is truncated to an 11-bit significand by removing its 14 </span>
<span id="t1q_364" class="t s7_364">least significant bits. The second most significant bit of the significand is changed from 0 to 1 to convert the signaling NaN into a quiet </span>
<span id="t1r_364" class="t s7_364">NaN. </span>
<span id="t1s_364" class="t s7_364">None </span>
<span id="t1t_364" class="t s5_364">Table 14-10. </span><span id="t1u_364" class="t s5_364">Invalid Operation for VCVTPH2PS and VCVTPS2PH </span>
<span id="t1v_364" class="t s6_364">Instruction </span><span id="t1w_364" class="t s6_364">Condition </span><span id="t1x_364" class="t s6_364">Masked Result </span><span id="t1y_364" class="t s6_364">Unmasked Result </span>
<span id="t1z_364" class="t s7_364">VCVTPH2PS </span><span id="t20_364" class="t s7_364">SRC = NaN </span><span id="t21_364" class="t s7_364">See </span><span id="t22_364" class="t s4_364">Table 14-9 </span><span id="t23_364" class="t s7_364">#I=1 </span>
<span id="t24_364" class="t s7_364">VCVTPS2PH </span><span id="t25_364" class="t s7_364">SRC = NaN </span><span id="t26_364" class="t s7_364">See </span><span id="t27_364" class="t s4_364">Table 14-9 </span><span id="t28_364" class="t s7_364">#I=1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
