--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml spec_tdc.twx spec_tdc.ncd -o spec_tdc.twr spec_tdc.pcf

Design file:              spec_tdc.ncd
Physical constraint file: spec_tdc.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 869 paths analyzed, 297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.430ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 (SLICE_X48Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.462 - 0.502)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y58.DQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    SLICE_X28Y42.A2      net (fanout=24)       3.412   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X48Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X48Y31.CLK     Tsrck                 0.431   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.355ns (1.083ns logic, 5.272ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.462 - 0.499)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.CQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2
    SLICE_X28Y42.A1      net (fanout=1)        0.452   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X48Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X48Y31.CLK     Tsrck                 0.431   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.027ns logic, 2.312ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.462 - 0.499)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1
    SLICE_X28Y42.A5      net (fanout=2)        0.175   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<1>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X48Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X48Y31.CLK     Tsrck                 0.431   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.027ns logic, 2.035ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3 (SLICE_X49Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.326ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.462 - 0.502)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y58.DQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    SLICE_X28Y42.A2      net (fanout=24)       3.412   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X49Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X49Y31.CLK     Tsrck                 0.402   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.326ns (1.054ns logic, 5.272ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.462 - 0.499)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.CQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2
    SLICE_X28Y42.A1      net (fanout=1)        0.452   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X49Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X49Y31.CLK     Tsrck                 0.402   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.998ns logic, 2.312ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.033ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.462 - 0.499)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1
    SLICE_X28Y42.A5      net (fanout=2)        0.175   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<1>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X49Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X49Y31.CLK     Tsrck                 0.402   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (0.998ns logic, 2.035ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2 (SLICE_X49Y31.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     43.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.040ns (0.462 - 0.502)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y58.DQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch_1
    SLICE_X28Y42.A2      net (fanout=24)       3.412   cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X49Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X49Y31.CLK     Tsrck                 0.400   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (1.052ns logic, 5.272ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.462 - 0.499)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.CQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_2
    SLICE_X28Y42.A1      net (fanout=1)        0.452   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X49Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X49Y31.CLK     Tsrck                 0.400   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (0.996ns logic, 2.312ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2 (FF)
  Requirement:          50.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (0.462 - 0.499)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1 to cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y42.BQ      Tcko                  0.391   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch_1
    SLICE_X28Y42.A5      net (fanout=2)        0.175   cmp_tdc_clks_rsts_mgment/send_dac_word_p_synch<1>
    SLICE_X28Y42.A       Tilo                  0.205   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
                                                       cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o1
    SLICE_X49Y31.SR      net (fanout=2)        1.860   cmp_tdc_clks_rsts_mgment/rst_in_synch[1]_send_dac_word_r_edge_p_OR_8_o
    SLICE_X49Y31.CLK     Tsrck                 0.400   cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd3
                                                       cmp_tdc_clks_rsts_mgment/config_st_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.996ns logic, 2.035ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_7 (SLICE_X48Y44.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X49Y44.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.282ns logic, 0.087ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X49Y44.C5      net (fanout=3)        0.186   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.282ns logic, 0.244ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X49Y44.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.108   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.282ns logic, 0.310ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_6 (SLICE_X48Y44.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X49Y44.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.373ns (0.286ns logic, 0.087ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X49Y44.C5      net (fanout=3)        0.186   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.286ns logic, 0.244ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X49Y44.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.104   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.286ns logic, 0.310ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_clks_rsts_mgment/rst_cnt_5 (SLICE_X48Y44.CE), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_7 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_7 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_7
    SLICE_X49Y44.C6      net (fanout=3)        0.029   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.288ns logic, 0.087ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_5 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.BQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    SLICE_X49Y44.C5      net (fanout=3)        0.186   cmp_tdc_clks_rsts_mgment/rst_cnt<5>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.288ns logic, 0.244ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc_clks_rsts_mgment/rst_cnt_6 (FF)
  Destination:          cmp_tdc_clks_rsts_mgment/rst_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc_clks_rsts_mgment/rst_cnt_6 to cmp_tdc_clks_rsts_mgment/rst_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.CQ      Tcko                  0.234   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_6
    SLICE_X49Y44.C3      net (fanout=3)        0.252   cmp_tdc_clks_rsts_mgment/rst_cnt<6>
    SLICE_X49Y44.C       Tilo                  0.156   cmp_tdc_clks_rsts_mgment/rst
                                                       cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CE      net (fanout=2)        0.058   cmp_tdc_clks_rsts_mgment/_n0398_inv
    SLICE_X48Y44.CLK     Tckce       (-Th)     0.102   cmp_tdc_clks_rsts_mgment/rst_cnt<7>
                                                       cmp_tdc_clks_rsts_mgment/rst_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch<0>/SR
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch_0/SR
  Location pin: ILOGIC_X24Y0.SR
  Clock network: cmp_tdc_clks_rsts_mgment/rst_in_synch<1>
--------------------------------------------------------------------------------
Slack: 48.941ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch<0>/CLK0
  Logical resource: cmp_tdc_clks_rsts_mgment/pll_status_synch_0/CLK0
  Location pin: ILOGIC_X24Y0.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TStdc_clk_125m_p_i = PERIOD TIMEGRP "tdc_clk_125m_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 386082 paths analyzed, 13177 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.964ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y8.ENB), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_xwb_reg/r_master_cyc (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.461 - 0.508)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_xwb_reg/r_master_cyc to cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y46.DMUX    Tshcko                0.488   cmp_tdc_mezz/cmp_xwb_reg/r_master_we
                                                       cmp_tdc_mezz/cmp_xwb_reg/r_master_cyc
    SLICE_X32Y46.A2      net (fanout=20)       1.510   cmp_tdc_mezz/cmp_xwb_reg/r_master_cyc
    SLICE_X32Y46.AMUX    Tilo                  0.251   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[4]_cyc1
    RAMB16_X3Y8.ENB      net (fanout=8)        5.413   cmp_tdc_mezz/cnx_master_out[4]_cyc
    RAMB16_X3Y8.CLKB     Trcck_ENB             0.220   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (0.959ns logic, 6.923ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_4 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.658ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.461 - 0.485)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_4 to cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.AQ      Tcko                  0.408   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0_4
    SLICE_X32Y46.A5      net (fanout=58)       0.366   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<4>
    SLICE_X32Y46.AMUX    Tilo                  0.251   cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/matrix_old_0<6>
                                                       cmp_tdc_mezz/cmp_sdb_crossbar/crossbar/master_oe[4]_cyc1
    RAMB16_X3Y8.ENB      net (fanout=8)        5.413   cmp_tdc_mezz/cnx_master_out[4]_cyc
    RAMB16_X3Y8.CLKB     Trcck_ENB             0.220   cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      6.658ns (0.879ns logic, 5.779ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_0 (ILOGIC_X3Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.422ns (0.931 - 0.509)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.BQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    ILOGIC_X3Y3.SR       net (fanout=765)      7.158   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    ILOGIC_X3Y3.CLK0     Tisrck                0.734   N255
                                                       cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_0
    -------------------------------------------------  ---------------------------
    Total                                      8.339ns (1.181ns logic, 7.158ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_10 (ILOGIC_X3Y1.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.327ns (Levels of Logic = 0)
  Clock Path Skew:      0.423ns (0.932 - 0.509)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.BQ      Tcko                  0.447   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc_clks_rsts_mgment/internal_rst_synch_1
    ILOGIC_X3Y1.SR       net (fanout=765)      7.146   cmp_tdc_clks_rsts_mgment/internal_rst_synch<1>
    ILOGIC_X3Y1.CLK0     Tisrck                0.734   N245
                                                       cmp_tdc_mezz/cmp_tdc_core/data_engine_block/acam_start01_o_10
    -------------------------------------------------  ---------------------------
    Total                                      8.327ns (1.181ns logic, 7.146ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_7 (SLICE_X10Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.226ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.072 - 0.067)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t to cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y75.AQ       Tcko                  0.200   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X10Y75.CE      net (fanout=10)       0.139   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X10Y75.CLK     Tckce       (-Th)     0.108   cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      0.231ns (0.092ns logic, 0.139ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_6 (SLICE_X10Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.072 - 0.067)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t to cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y75.AQ       Tcko                  0.200   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X10Y75.CE      net (fanout=10)       0.139   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X10Y75.CLK     Tckce       (-Th)     0.104   cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.096ns logic, 0.139ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_5 (SLICE_X10Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.072 - 0.067)
  Source Clock:         clk_125m rising at 8.000ns
  Destination Clock:    clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t to cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y75.AQ       Tcko                  0.200   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X10Y75.CE      net (fanout=10)       0.139   cmp_gn4124_core/cmp_p2l_dma_master/p2l_dma_cyc_t
    SLICE_X10Y75.CLK     Tckce       (-Th)     0.102   cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt<7>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/wb_ack_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.098ns logic, 0.139ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc_clk_125m_n_i = PERIOD TIMEGRP "tdc_clk_125m_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc_mezz/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_p_i = PERIOD TIMEGRP "p2l_clk_p_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clk_n_i = PERIOD TIMEGRP "p2l_clk_n_i" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clk_p_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clk_n_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X3Y48.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5842 paths analyzed, 2324 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.866ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (SLICE_X34Y98.A5), 170 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<9>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6
    SLICE_X36Y97.B5      net (fanout=5)        0.988   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<6>
    SLICE_X36Y97.B       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<4>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor__n0210_xo<0>1
    SLICE_X37Y99.D4      net (fanout=2)        0.425   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/_n0210
    SLICE_X37Y99.D       Tilo                  0.259   N2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18_SW0
    SLICE_X37Y98.B3      net (fanout=1)        0.460   N2
    SLICE_X37Y98.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X37Y98.C4      net (fanout=2)        0.301   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X37Y98.C       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X34Y98.B6      net (fanout=1)        0.464   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X34Y98.B       Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X34Y98.A5      net (fanout=1)        0.222   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y98.CLK     Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (1.921ns logic, 2.860ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<9>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6
    SLICE_X37Y97.D4      net (fanout=5)        1.032   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<6>
    SLICE_X37Y97.D       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<5>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Msub_GND_183_o_GND_183_o_sub_25_OUT<9:0>_lut<6>
    SLICE_X37Y99.D6      net (fanout=2)        0.316   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Msub_GND_183_o_GND_183_o_sub_25_OUT<9:0>_lut<6>
    SLICE_X37Y99.D       Tilo                  0.259   N2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18_SW0
    SLICE_X37Y98.B3      net (fanout=1)        0.460   N2
    SLICE_X37Y98.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X37Y98.C4      net (fanout=2)        0.301   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X37Y98.C       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X34Y98.B6      net (fanout=1)        0.464   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
    SLICE_X34Y98.B       Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X34Y98.A5      net (fanout=1)        0.222   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y98.CLK     Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (1.975ns logic, 2.795ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6 to cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.CQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<9>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x_6
    SLICE_X36Y97.B5      net (fanout=5)        0.988   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<6>
    SLICE_X36Y97.B       Tilo                  0.205   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/rcb_gray_x<4>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mxor__n0210_xo<0>1
    SLICE_X37Y99.D4      net (fanout=2)        0.425   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/_n0210
    SLICE_X37Y99.D       Tilo                  0.259   N2
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18_SW0
    SLICE_X37Y98.B3      net (fanout=1)        0.460   N2
    SLICE_X37Y98.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X37Y98.C4      net (fanout=2)        0.301   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full18
    SLICE_X37Y98.CMUX    Tilo                  0.313   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full1
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y98.B5      net (fanout=1)        0.372   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full11
    SLICE_X34Y98.B       Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full13
    SLICE_X34Y98.A5      net (fanout=1)        0.222   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full12
    SLICE_X34Y98.CLK     Tas                   0.289   cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mmux_going_full15
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/full_int
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.975ns logic, 2.768ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (SLICE_X49Y73.C6), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.118ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.233 - 0.252)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_1 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y75.BQ      Tcko                  0.408   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_1
    SLICE_X49Y75.B4      net (fanout=9)        0.717   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<1>
    SLICE_X49Y75.BMUX    Tilo                  0.313   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<6>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_4_xo<0>11
    SLICE_X49Y75.A3      net (fanout=1)        0.292   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_4_xo<0>1
    SLICE_X49Y75.A       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<6>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_5_xo<0>1
    SLICE_X49Y74.B6      net (fanout=1)        0.279   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray_next<5>
    SLICE_X49Y74.B       Tilo                  0.259   N662
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o7_SW0
    SLICE_X49Y74.A5      net (fanout=1)        0.187   N662
    SLICE_X49Y74.A       Tilo                  0.259   N662
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o7
    SLICE_X49Y73.D6      net (fanout=1)        0.446   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X49Y73.D       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X49Y73.C6      net (fanout=1)        0.118   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X49Y73.CLK     Tas                   0.322   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (2.079ns logic, 2.039ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_1 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.071ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.233 - 0.252)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_1 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y75.BQ      Tcko                  0.408   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_1
    SLICE_X49Y75.C2      net (fanout=9)        0.655   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<1>
    SLICE_X49Y75.C       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<6>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_6_xo<0>11
    SLICE_X49Y75.D5      net (fanout=3)        0.222   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_6_xo<0>1
    SLICE_X49Y75.DMUX    Tilo                  0.313   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<6>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_7_xo<0>1
    SLICE_X49Y74.B5      net (fanout=2)        0.364   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray_next<7>
    SLICE_X49Y74.B       Tilo                  0.259   N662
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o7_SW0
    SLICE_X49Y74.A5      net (fanout=1)        0.187   N662
    SLICE_X49Y74.A       Tilo                  0.259   N662
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o7
    SLICE_X49Y73.D6      net (fanout=1)        0.446   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X49Y73.D       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X49Y73.C6      net (fanout=1)        0.118   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X49Y73.CLK     Tas                   0.322   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (2.079ns logic, 1.992ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_0 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.233 - 0.252)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_0 to cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y75.AQ      Tcko                  0.408   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<3>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin_0
    SLICE_X49Y75.C1      net (fanout=10)       0.653   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_bin<0>
    SLICE_X49Y75.C       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<6>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_6_xo<0>11
    SLICE_X49Y75.D5      net (fanout=3)        0.222   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_6_xo<0>1
    SLICE_X49Y75.DMUX    Tilo                  0.313   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray<6>
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/Mxor_rcb_gray_next<8:0>_7_xo<0>1
    SLICE_X49Y74.B5      net (fanout=2)        0.364   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray_next<7>
    SLICE_X49Y74.B       Tilo                  0.259   N662
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o7_SW0
    SLICE_X49Y74.A5      net (fanout=1)        0.187   N662
    SLICE_X49Y74.A       Tilo                  0.259   N662
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o7
    SLICE_X49Y73.D6      net (fanout=1)        0.446   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X49Y73.D       Tilo                  0.259   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X49Y73.C6      net (fanout=1)        0.118   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X49Y73.CLK     Tas                   0.322   cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (2.079ns logic, 1.990ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int (SLICE_X57Y32.A5), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x_3 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x_3 to cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y35.DQ      Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x_3
    SLICE_X56Y33.B5      net (fanout=3)        0.736   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x<3>
    SLICE_X56Y33.B       Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o331
    SLICE_X56Y33.C5      net (fanout=2)        1.020   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
    SLICE_X56Y33.CMUX    Tilo                  0.361   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5_G
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X57Y32.B1      net (fanout=1)        0.609   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o6
    SLICE_X57Y32.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X57Y32.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X57Y32.CLK     Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (1.553ns logic, 2.552ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_bin_4 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_bin_4 to cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y35.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_bin<7>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_bin_4
    SLICE_X56Y33.B2      net (fanout=9)        0.678   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_bin<4>
    SLICE_X56Y33.B       Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o331
    SLICE_X56Y33.C5      net (fanout=2)        1.020   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
    SLICE_X56Y33.CMUX    Tilo                  0.361   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5_G
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X57Y32.B1      net (fanout=1)        0.609   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o6
    SLICE_X57Y32.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X57Y32.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X57Y32.CLK     Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.592ns logic, 2.494ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x_2 (FF)
  Destination:          cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.244 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x_2 to cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y35.CQ      Tcko                  0.408   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x<3>
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x_2
    SLICE_X56Y33.B4      net (fanout=3)        0.655   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/wcb_gray_x<2>
    SLICE_X56Y33.B       Tilo                  0.203   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o331
    SLICE_X56Y33.C5      net (fanout=2)        1.020   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
    SLICE_X56Y33.CMUX    Tilo                  0.361   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o33
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5_G
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o5
    SLICE_X57Y32.B1      net (fanout=1)        0.609   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o6
    SLICE_X57Y32.B       Tilo                  0.259   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o8
    SLICE_X57Y32.A5      net (fanout=1)        0.187   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o9
    SLICE_X57Y32.CLK     Tas                   0.322   cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/rcb_gray[9]_rd_i_OR_457_o13
                                                       cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/empty_int
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.553ns logic, 2.471ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (OLOGIC_X27Y48.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.023ns (0.253 - 0.230)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y55.BMUX    Tshcko                0.434   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<27>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_25
    OLOGIC_X27Y48.D2     net (fanout=1)        0.999   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<25>
    OLOGIC_X27Y48.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[9].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (-0.888ns logic, 0.999ns route)
                                                       (-800.0% logic, 900.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m (OLOGIC_X27Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.480 - 0.481)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AMUX    Tshcko                0.460   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<15>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_12
    OLOGIC_X27Y42.D1     net (fanout=1)        0.961   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<12>
    OLOGIC_X27Y42.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[12].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (-0.853ns logic, 0.961ns route)
                                                       (-789.8% logic, 889.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m (OLOGIC_X27Y47.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.258 - 0.236)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y58.CMUX    Tshcko                0.460   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_t<11>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_10
    OLOGIC_X27Y47.D1     net (fanout=1)        1.034   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<10>
    OLOGIC_X27Y47.CLKDIV Tosckd_D    (-Th)     1.313   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[10].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (-0.853ns logic, 1.034ns route)
                                                       (-471.3% logic, 571.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/U_Inferred_FIFO/Mram_mem2/CLKA
  Location pin: RAMB16_X3Y48.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_from_wb_fifo/U_Inferred_FIFO/Mram_mem/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_p_i                 |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clk_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clk_n_i                 |      5.000ns|      0.925ns|      4.866ns|            0|            0|            0|         5842|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.866ns|            0|            0|            0|         5842|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.866ns|          N/A|            0|            0|         5842|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20m_vcxo_i |    6.430|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.866|         |         |         |
p2l_clk_p_i    |    4.866|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock p2l_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
p2l_clk_n_i    |    4.866|         |         |         |
p2l_clk_p_i    |    4.866|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_n_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.964|         |         |         |
tdc_clk_125m_p_i|    7.964|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc_clk_125m_p_i
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
tdc_clk_125m_n_i|    7.964|         |         |         |
tdc_clk_125m_p_i|    7.964|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 392793 paths, 0 nets, and 19733 connections

Design statistics:
   Minimum period:   7.964ns{1}   (Maximum frequency: 125.565MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 18 10:51:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



