---
title: "Publications"
permalink: /publications/
author_profile: true
---
# 2025
### Camulator: A Lightweight and Extensible Trace-Driven Cache Simulator for Embedded Multicore SoCs
- Yuhan Liu, Zihang Yang, Fei Tong, Liang Cheng and **Ming Ling**
- IEEE Computer Architecture Letters
- DOI: [10.1109/LCA.2025.3592946](https://ieeexplore.ieee.org/abstract/document/11097065)

### A Sampling-Based Warm-Up Distance Allocation Method Based on Reuse Distance Vectors
- Yong Yang, Wenhua Gu, **Ming Ling**
- 2025 IEEE International Conference on Pattern Recognition, Machine Vision and Artificial Intelligence (PRMVAI)
- DOI: [10.1109/PRMVAI65741.2025.11108590](https://ieeexplore.ieee.org/abstract/document/11108590)

### ChaTCL: LLM-Based Multi-Agent RAG Framework for TCL Script Generation
- Yibo Rui, Yuanhang Li, Rui Wang, Ruiqi Chen, Yanxiang Zhu, Zhixiong Di, Xi Wang, **Ming Ling**
- 2025 International Symposium of Electronics Design Automation (ISEDA)
- DOI: [10.1109/ISEDA65950.2025.11101624](https://ieeexplore.ieee.org/abstract/document/11101624)

### D-GCN: A Dynamic Pruning Accelerator for Deep Graph Convolutional Networks with Hybrid Dataflow
- Shun Li, Hao Zhou, Enhao Tang, Yang Liu, Shidi Tang, **Ming Ling**
- Proceedings of the Great Lakes Symposium on VLSI 2025 (GLSVLSI)
- DOI: [10.1145/3716368.3735211](https://dl.acm.org/doi/full/10.1145/3716368.3735211)

### DiffDock-FPGA: A Hardware Accelerator for Molecular Docking with Customized Tensor Product Framework and Sparse-Aware Access Strategy
- Chuanzhao Zhang, Rui Liu, Shidi Tang, Shun Li, **Ming Ling**
- Proceedings of the Great Lakes Symposium on VLSI 2025 (GLSVLSI)
- DOI: [10.1145/3716368.3735212](https://dl.acm.org/doi/full/10.1145/3716368.3735212)

### ATE-GCN: An FPGA-Based Graph Convolutional Network Accelerator with Asymmetrical Ternary Quantization
- Ruiqi Chen, Jiayu Liu, Shidi Tang, Yang Liu, Yanxiang Zhu, **Ming Ling**, Bruno Da Silva
- 2025 Design, Automation & Test in Europe Conference (DATE)
- DOI: [10.23919/DATE64628.2025.10993065](https://ieeexplore.ieee.org/abstract/document/10993065)

### FPGA-based Approximate Multiplier for FP8
- Ruiqi Chen, Yangxintong Lyu, Han Bao, Jiayu Liu, Yanxiang Zhu, Shidi Tang, **Ming Ling**, Bruno Da Silva
- 2025 IEEE 33rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)
- DOI: [10.1109/FCCM62733.2025.00079](https://ieeexplore.ieee.org/abstract/document/11008970)

### Diff-Acc: An Efficient FPGA Accelerator for Unconditional Diffusion Models
-  Shidi Tang, Ruiqi Chen, Rui Liu, Yuxuan Lv, Pengwei Zheng, He Li, **Ming Ling**
- ACM Transactions on Embedded Computing Systems
- DOI: [https://doi.org/10.1145/37284](https://dl.acm.org/doi/abs/10.1145/3728470)

### EEVS: Redeploying Discarded Smartphones for Economic and Ecological Drug Molecules Virtual Screening
- **Ming Ling**, Chuanzhao Zhang, Shidi Tang, Ruiqi Chen, Yanxiang Zhu
- IEEE Transactions on Sustainable Computing
- DOI: [10.1109/TSUSC.2025.3541958](https://ieeexplore.ieee.org/abstract/document/10884806)

# 2024
### Preventing short violations in clock routing with an SVM classifier before powerplanning and placement
- Qi Liu, **Ming Ling**, Yanxiang Zhu, Yibo Rui, Rui Wang
- 2024 Microelectronics Journal
- DOI: [10.1016/j.mejo.2024.106429](https://doi.org/10.1016/j.mejo.2024.106429)

### Modeling Equivariant Neural Networks for Hardware Acceleration, a Case Study on the Molecular Docking Tool DiffDock
- Shidi Tang, Xingxing Zhou, **Ming Ling**
- 2024 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)
- DOI: [10.1109/PACRIM61180.2024.10690224](https://doi.org/10.1109/PACRIM61180.2024.10690224)

### Ultra8T: A sub-threshold 8t sram with leakage detection
- Shan Shen, Hao Xu, Yongliang Zhou, **Ming Ling**, Wenjian Yu
- 2024 Integration
- DOI: [10.1016/j.vlsi.2024.102233](https://doi.org/10.1016/j.vlsi.2024.102233)

### Vina-FPGA-Cluster: Multi-FPGA Based Molecular Docking Tool with High-Accuracy and Multi-Level Parallelism
- **Ming Ling**, Zhihao Feng, Ruiqi Chen, Yi Shao, Shidi Tang, Yanxiang Zhu
- 2024 IEEE Transactions on Biomedical Circuits and Systems (TBCAS)
- DOI: [10.1109/TBCAS.2024.3388323](https://doi.org/10.1109/TBCAS.2024.3388323)

<!-- ### SIHM: Shuffled Iterative Hierarchical Minimixing for Parameter Space Generation Yielding Superior Pareto Points in Logic Synthesis
- Qi Liu, **Ming Ling**, Yanxiang Zhu
- 
- DOI:  -->

------
# 2023 

### Effectiveness Analysis of Multiple Initial States Simulated Annealing Algorithm, a Case Study on the Molecular Docking Tool Autodock Vina
- Xingxing Zhou, **Ming Ling**, Qingde Lin, Shidi Tang, Jiansheng Wu, Haifeng Hu
- 2023 IEEE/ACM Transactions on Computational Biology and Bioinformatics (TCBB)
- DOI: [10.1109/TCBB.2023.3323552](https://doi.org/10.1109/TCBB.2023.3323552)

### Vina-GPU 2.0: Further Accelerating AutoDock Vina and Its Derivatives with Graphics Processing Units
- Ji Ding, Shidi Tang, Zheming Mei, Lingyue Wang, Qinqin Huang, Haifeng Hu, **Ming Ling**, and Jiansheng Wu  
- 2023 Journal of Chemical Information and Modeling (JCIM)
- DOI: [10.1021/acs.jcim.2c01504](https://doi.org/10.1021/acs.jcim.2c01504)

### A Novel Delay Calibration Method Considering Interaction between Cells and Wires
- Leilei Jin, Jiajie Xu, Wenjie Fu, Hao Yan, Xiao Shi, **Ming Ling**, Longxing Shi  
- 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)  
- DOI: [10.23919/DATE56975.2023.10136932](https://doi.org/10.23919/DATE56975.2023.10136932)

------
# 2022 

### Vina-FPGA: A Hardware-Accelerated Molecular Docking Tool With Fixed-Point Quantization and Low-Level Parallelism
- **Ming Ling**, Qingde Lin, Ruiqi Chen, Haimeng Qi, Mengru Lin, Yanxiang Zhu, Jiansheng Wu
- 2023 IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI)
- DOI: [10.1109/TVLSI.2022.3217275](https://doi.org/10.1109/TVLSI.2022.3217275)

### A Timing Yield Model for SRAM Cells at Sub/Near-Threshold Voltages Based on a Compact Drain Current Model
- Shan Shen, Peng Cao, **Ming Ling**, Longxing Shi
- 2023 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
- DOI: [10.1109/TCAD.2022.3194812](https://doi.org/10.1109/TCAD.2022.3194812)

### Accelerating autodock vina with gpus
- Shidi Tang, Ruiqi Chen, Mengru Lin, Qingde Lin, Yanxiang Zhu, Ji Ding, Haifeng Hu, **Ming Ling**, Jiansheng Wu
- 2022 Molecules
- DOI: [10.3390/molecules27093041](https://doi.org/10.3390/molecules27093041)

------
# 2021 

### Mlof: Machine learning accelerators for the low-cost fpga platforms
- Ruiqi Chen, Tianyu Wu, Yuchen Zheng, **Ming Ling**
- 2021 Applied sciences
- DOI: [10.3390/app12010089](https://doi.org/10.3390/app12010089)

### A Design of Timing Speculation SRAM-Based L1 Caches With PVT Autotracking Under Near-Threshold Voltages
- **Ming Ling**, Qingde Lin, Ke Tan, Tianxiang Shao, Shan Shen, Jun Yang
- 2021 IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI)
- DOI: [10.1109/TVLSI.2021.3120653](https://doi.org/10.1109/TVLSI.2021.3120653)

### A Quantitative Analysis and Optimization on the Cache Behavior Influenced by Literal Pools
- **Ming Ling**, Hongxi Li, Xiang Yu
- 2022 IEEE Embedded Systems Letters
- DOI: [10.1109/LES.2021.3113347](http://dx.doi.org/10.1109/LES.2021.3113347)

### A fast cross-layer dynamic power estimation method by tracking cycle-accurate activity factors with spark streaming
- Leilei Jin, Wenjie Fu, **Ming Ling**, Longxing Shi
- 2021 IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI)
- DOI: [10.1109/TVLSI.2021.3111000](https://doi.org/10.1109/TVLSI.2021.3111000)

### Analytical modeling the multi-core shared cache behavior with considerations of data-sharing and coherence
- **Ming Ling**, Xiaoqian Lu, Guangmin Wang, Jiancong Ge
- 2021 IEEE Access
- DOI: [10.1109/ACCESS.2021.3053350](https://doi.org/10.1109/ACCESS.2021.3053350)

------
# 2020

### VASTA: A wide voltage statistical timing analysis tool based on variation-aware cell delay models
- Wenjie Fu, Leilei Jin, **Ming Ling**, Yu Zheng, Longxing Shi
- 2020 IEEE Access
- DOI: [10.1109/ACCESS.2020.3035263](https://doi.org/10.1109/ACCESS.2020.3035263)

### Fast modeling L2 cache reuse distance histograms using combined locality information from software traces
- **Ming Ling**, Jiancong Ge, Guangmin Wang
- 2020 Journal of Systems Architecture
- DOI: [10.1016/j.sysarc.2020.101745](https://doi.org/10.1016/j.sysarc.2020.101745)

### TYMER: A yield-based performance model for timing-speculation SRAM
- Shan Shen, Liang Pang, Tianxiang Shao, **Ming Ling**, Xiao Shi, Longxing Shi
- 2020 ACM/IEEE Design Automation Conference (DAC)
- DOI: [10.1109/DAC18072.2020.9218623](https://doi.org/10.1109/DAC18072.2020.9218623)

### A cross-layer power and timing evaluation method for wide voltage scaling
- Wenjie Fu, Leilei Jin, **Ming Ling**, Yu Zheng, Longxing Shi
- 2020 ACM/IEEE Design Automation Conference (DAC)
- DOI: [10.1109/DAC18072.2020.9218682](https://doi.org/10.1109/DAC18072.2020.9218682)

### Modeling and Designing of a PVT Auto-tracking Timing-speculative SRAM
- Shan Shen, Tianxiang Shao, **Ming Ling**, Jun Yang, Longxing Shi
- 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)
- DOI: [10.23919/DATE48585.2020.9116569](https://doi.org/10.23919/DATE48585.2020.9116569)

> Publications since 2020 are listed   
> *Last edited in 2025.06*