{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554655223220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554655223230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 19:40:23 2019 " "Processing started: Sun Apr 07 19:40:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554655223230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655223230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655223230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554655224303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554655224303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_controller " "Found entity 1: sm_controller" {  } { { "../../src/sm_controller.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(33) " "Verilog HDL warning at decoder.sv(33): extended using \"x\" or \"z\"" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655241674 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(35) " "Verilog HDL warning at decoder.sv(35): extended using \"x\" or \"z\"" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655241675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(48) " "Verilog HDL warning at decoder.sv(48): extended using \"x\" or \"z\"" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655241675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../src/decoder.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../../src/mux2.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 board_top " "Found entity 1: board_top" {  } { { "board_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/board_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241695 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sm_src.sv(106) " "Verilog HDL warning at sm_src.sv(106): extended using \"x\" or \"z\"" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554655241701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_src.sv 7 7 " "Found 7 design units, including 7 entities, in source file sm_src.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241709 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241709 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241709 ""} { "Info" "ISGN_ENTITY_NAME" "4 extend " "Found entity 4: extend" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241709 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Found entity 5: adder" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241709 ""} { "Info" "ISGN_ENTITY_NAME" "6 flopr " "Found entity 6: flopr" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241709 ""} { "Info" "ISGN_ENTITY_NAME" "7 flopenr " "Found entity 7: flopenr" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_arm " "Found entity 1: sm_arm" {  } { { "../../src/sm_arm.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_clk_devider.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_clk_devider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_clk_divider " "Found entity 1: sm_clk_divider" {  } { { "../../src/sm_clk_devider.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_clk_devider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241727 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../../src/sm_clk_devider.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_clk_devider.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_datapath " "Found entity 1: sm_datapath" {  } { { "../../src/sm_datapath.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_memories.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_memories.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241746 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_memory " "Found entity 2: instruction_memory" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register_file " "Found entity 1: sm_register_file" {  } { { "../../src/sm_register_file.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tema/desktop/semester_8/diploma/schoolarm/schoolarm/src/sm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sm_top " "Found entity 1: sm_top" {  } { { "../../src/sm_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554655241764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655241764 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd sm_memories.sv(27) " "Verilog HDL Implicit Net warning at sm_memories.sv(27): created implicit net for \"rd\"" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655241765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "board_top " "Elaborating entity \"board_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554655241912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_top sm_top:sm_top " "Elaborating entity \"sm_top\" for hierarchy \"sm_top:sm_top\"" {  } { { "board_top.sv" "sm_top" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/board_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655241941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_clk_divider sm_top:sm_top\|sm_clk_divider:sm_clk_divider " "Elaborating entity \"sm_clk_divider\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\"" {  } { { "../../src/sm_top.sv" "sm_clk_divider" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655241957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_we sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr " "Elaborating entity \"sm_register_we\" for hierarchy \"sm_top:sm_top\|sm_clk_divider:sm_clk_divider\|sm_register_we:r_cntr\"" {  } { { "../../src/sm_clk_devider.sv" "r_cntr" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_clk_devider.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655241974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory sm_top:sm_top\|instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"sm_top:sm_top\|instruction_memory:instruction_memory\"" {  } { { "../../src/sm_top.sv" "instruction_memory" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655241990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd sm_memories.sv(27) " "Verilog HDL or VHDL warning at sm_memories.sv(27): object \"rd\" assigned a value but never read" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554655242003 "|board_top|sm_top:sm_top|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 63 sm_memories.sv(26) " "Verilog HDL warning at sm_memories.sv(26): number of words (6) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1554655242009 "|board_top|sm_top:sm_top|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sm_memories.sv(27) " "Verilog HDL assignment warning at sm_memories.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554655242028 "|board_top|sm_top:sm_top|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data sm_memories.sv(24) " "Output port \"read_data\" at sm_memories.sv(24) has no driver" {  } { { "../../src/sm_memories.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_memories.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554655242030 "|board_top|sm_top:sm_top|instruction_memory:instruction_memory"}
{ "Warning" "WSGN_EMPTY_SHELL" "instruction_memory " "Entity \"instruction_memory\" contains only dangling pins" {  } { { "../../src/sm_top.sv" "instruction_memory" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_top.sv" 24 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1554655242035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory sm_top:sm_top\|data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"sm_top:sm_top\|data_memory:data_memory\"" {  } { { "../../src/sm_top.sv" "data_memory" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_arm sm_top:sm_top\|sm_arm:sm_arm " "Elaborating entity \"sm_arm\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\"" {  } { { "../../src/sm_top.sv" "sm_arm" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_top.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_controller sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller " "Elaborating entity \"sm_controller\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\"" {  } { { "../../src/sm_arm.sv" "sm_controller" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_arm.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|decoder:decoder\"" {  } { { "../../src/sm_controller.sv" "decoder" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_controller.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|condlogic:cl\"" {  } { { "../../src/sm_controller.sv" "cl" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_controller.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "sm_src.sv" "flagreg1" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_controller:sm_controller\|condlogic:cl\|condcheck:cc\"" {  } { { "sm_src.sv" "cc" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_datapath sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath " "Elaborating entity \"sm_datapath\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\"" {  } { { "../../src/sm_arm.sv" "sm_datapath" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_arm.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|mux2:pcmux\"" {  } { { "../../src/sm_datapath.sv" "pcmux" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|flopr:pcreg\"" {  } { { "../../src/sm_datapath.sv" "pcreg" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|adder:pcadd1\"" {  } { { "../../src/sm_datapath.sv" "pcadd1" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|mux2:ra1mux\"" {  } { { "../../src/sm_datapath.sv" "ra1mux" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_register_file sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|sm_register_file:sm_register_file " "Elaborating entity \"sm_register_file\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|sm_register_file:sm_register_file\"" {  } { { "../../src/sm_datapath.sv" "sm_register_file" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|extend:ext\"" {  } { { "../../src/sm_datapath.sv" "ext" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"sm_top:sm_top\|sm_arm:sm_arm\|sm_datapath:sm_datapath\|alu:alu\"" {  } { { "../../src/sm_datapath.sv" "alu" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/src/sm_datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655242354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NewSrcB sm_src.sv(64) " "Verilog HDL or VHDL warning at sm_src.sv(64): object \"NewSrcB\" assigned a value but never read" {  } { { "sm_src.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/sm_src.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554655242365 "|board_top|sm_top:sm_top|sm_arm:sm_arm|sm_datapath:sm_datapath|alu:alu"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554655243578 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "board_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/board_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554655243624 "|board_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "board_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/board_top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554655243624 "|board_top|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554655243624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554655243774 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554655244389 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/output_files/de10_lite.map.smsg " "Generated suppressed messages file C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/output_files/de10_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655244534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554655244854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554655244854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "board_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/board_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554655245133 "|board_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "board_top.sv" "" { Text "C:/Users/Tema/Desktop/semester_8/DIPLOMA/SchoolARM/schoolarm/boards/de10_lite/board_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554655245133 "|board_top|SW[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554655245133 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554655245135 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554655245135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554655245135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554655245135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554655245190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 19:40:45 2019 " "Processing ended: Sun Apr 07 19:40:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554655245190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554655245190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554655245190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554655245190 ""}
