Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/test_controlunit_isim_beh.exe -prj C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/test_controlunit_beh.prj work.test_controlunit 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uadder32.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/adder32.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/utils.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/uaddsub32.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/mul32.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/div32.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/addsub32.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/rom.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/ram.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/alu.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/control_unit.vhd" into library work
Parsing VHDL file "C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/test_controlunit.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling package utils
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity adder32 [adder32_default]
Compiling architecture behavioral of entity addsub32 [addsub32_default]
Compiling architecture behavioral of entity uadder32 [uadder32_default]
Compiling architecture behavioral of entity uaddsub32 [uaddsub32_default]
Compiling architecture behavioral of entity mul32 [mul32_default]
Compiling architecture behavioral of entity div32 [div32_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity ram [ram_default]
Compiling architecture behavioral of entity rom [rom_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavior of entity test_controlunit
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/Hunar Khanna/Desktop/CG3207/VHDL/lab2/cg3207-project/test_controlunit_isim_beh.exe
Fuse Memory Usage: 30092 KB
Fuse CPU Usage: 483 ms
