--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ncas1000_top.twx ncas1000_top.ncd -o ncas1000_top.twr
ncas1000_top.pcf

Design file:              ncas1000_top.ncd
Physical constraint file: ncas1000_top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y173.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.588ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.553ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y167.AQ      Tcklo                 0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y167.A5      net (fanout=1)        0.157   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y167.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X7Y174.A5      net (fanout=2)        0.464   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X7Y174.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.B6      net (fanout=1)        0.282   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y173.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y173.A4      net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.CLK     Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.406ns logic, 1.147ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X0Y166.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.833ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y167.AQ      Tcklo                 0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y167.A5      net (fanout=1)        0.157   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y167.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X0Y166.CX      net (fanout=2)        0.292   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X0Y166.CLK     Tdick                 0.008   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.349ns logic, 0.449ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y167.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.499ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y167.AQ      Tcklo                 0.298   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y167.A5      net (fanout=1)        0.157   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y167.CLK     Tas                   0.009   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.307ns logic, 0.157ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X0Y167.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.152ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y167.AQ      Tcklo                 0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y167.A5      net (fanout=1)        0.084   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y167.CLK     Tah         (-Th)     0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.187ns (0.103ns logic, 0.084ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X0Y166.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.313ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.348ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y167.AQ      Tcklo                 0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y167.A5      net (fanout=1)        0.084   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y167.A       Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X0Y166.CX      net (fanout=2)        0.148   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X0Y166.CLK     Tckdi       (-Th)     0.047   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.116ns logic, 0.232ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y173.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.708ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      0.743ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y167.AQ      Tcklo                 0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X0Y167.A5      net (fanout=1)        0.084   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X0Y167.A       Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X7Y174.A5      net (fanout=2)        0.236   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X7Y174.A       Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y173.B       Tilo                  0.028   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y173.A4      net (fanout=1)        0.120   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.CLK     Tah         (-Th)     0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.160ns logic, 0.583ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X1Y167.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     1.995ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.995ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.DQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X3Y166.D1      net (fanout=8)        0.938   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X3Y166.D       Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X3Y167.B1      net (fanout=1)        0.439   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X3Y167.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X1Y167.CLK     net (fanout=4)        0.309   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.309ns logic, 1.686ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.983ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.983ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y163.CQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X16Y163.D1     net (fanout=4)        0.479   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X16Y163.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X3Y167.B3      net (fanout=10)       0.850   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X3Y167.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X1Y167.CLK     net (fanout=4)        0.309   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.345ns logic, 1.638ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.973ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.973ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y163.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X16Y163.D2     net (fanout=4)        0.469   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X16Y163.D      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X3Y167.B3      net (fanout=10)       0.850   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X3Y167.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X1Y167.CLK     net (fanout=4)        0.309   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.345ns logic, 1.628ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X1Y167.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.723ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.856ns (1.419 - 2.275)
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y170.AQ      Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X1Y167.SR      net (fanout=9)        0.401   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X1Y167.CLK     Trck                  0.208   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.431ns logic, 0.401ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X1Y167.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.021ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.335ns (1.284 - 0.949)
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y170.AQ      Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X1Y167.SR      net (fanout=9)        0.195   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X1Y167.CLK     Tremck      (-Th)    -0.061   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.161ns logic, 0.195ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3082 paths analyzed, 485 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.838ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X16Y162.D5), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y34.DOPADOP1Trcko_DOPA            1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X8Y176.D2      net (fanout=1)        0.687   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<17>
    SLICE_X8Y176.D       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X8Y176.C4      net (fanout=1)        0.511   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112
    SLICE_X8Y176.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X8Y179.C2      net (fanout=1)        0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X8Y179.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X8Y179.D4      net (fanout=1)        0.255   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X8Y179.DMUX    Tilo                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X16Y162.D5     net (fanout=1)        0.770   icon_control0<3>
    SLICE_X16Y162.CLK    Tas                  -0.023   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (2.047ns logic, 2.756ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y67.DOADO3  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X8Y168.C3      net (fanout=1)        0.593   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<39>
    SLICE_X8Y168.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
    SLICE_X8Y177.A2      net (fanout=1)        0.680   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
    SLICE_X8Y177.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X8Y179.C1      net (fanout=1)        0.458   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X8Y179.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X8Y179.D4      net (fanout=1)        0.255   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X8Y179.DMUX    Tilo                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X16Y162.D5     net (fanout=1)        0.770   icon_control0<3>
    SLICE_X16Y162.CLK    Tas                  -0.023   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (2.047ns logic, 2.756ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.788ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X0Y67.DOADO0  Trcko_DOA             1.800   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X8Y168.C1      net (fanout=1)        0.578   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<36>
    SLICE_X8Y168.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
    SLICE_X8Y177.A2      net (fanout=1)        0.680   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_123
    SLICE_X8Y177.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X8Y179.C1      net (fanout=1)        0.458   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_71
    SLICE_X8Y179.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X8Y179.D4      net (fanout=1)        0.255   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X8Y179.DMUX    Tilo                  0.141   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X16Y162.D5     net (fanout=1)        0.770   icon_control0<3>
    SLICE_X16Y162.CLK    Tas                  -0.023   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (2.047ns logic, 2.741ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE (SLICE_X4Y172.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y163.BQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X12Y163.A2     net (fanout=4)        0.373   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X12Y163.A      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y176.B2      net (fanout=9)        1.252   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y176.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X7Y173.A5      net (fanout=7)        0.449   icon_control0<14>
    SLICE_X7Y173.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X4Y172.SR      net (fanout=2)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X4Y172.CLK     Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.692ns logic, 2.465ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.069ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y163.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X12Y163.A3     net (fanout=3)        0.285   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X12Y163.A      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y176.B2      net (fanout=9)        1.252   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y176.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X7Y173.A5      net (fanout=7)        0.449   icon_control0<14>
    SLICE_X7Y173.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X4Y172.SR      net (fanout=2)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X4Y172.CLK     Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.692ns logic, 2.377ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.044ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.DQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X9Y170.C1      net (fanout=8)        0.868   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X9Y170.C       Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X9Y176.B1      net (fanout=1)        0.680   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X9Y176.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X7Y173.A5      net (fanout=7)        0.449   icon_control0<14>
    SLICE_X7Y173.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X4Y172.SR      net (fanout=2)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X4Y172.CLK     Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.044ns (0.656ns logic, 2.388ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE (SLICE_X4Y172.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y163.BQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X12Y163.A2     net (fanout=4)        0.373   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X12Y163.A      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y176.B2      net (fanout=9)        1.252   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y176.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X7Y173.A5      net (fanout=7)        0.449   icon_control0<14>
    SLICE_X7Y173.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X4Y172.SR      net (fanout=2)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X4Y172.CLK     Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.692ns logic, 2.465ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.069ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y163.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X12Y163.A3     net (fanout=3)        0.285   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X12Y163.A      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y176.B2      net (fanout=9)        1.252   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y176.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X7Y173.A5      net (fanout=7)        0.449   icon_control0<14>
    SLICE_X7Y173.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X4Y172.SR      net (fanout=2)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X4Y172.CLK     Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.692ns logic, 2.377ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.044ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.DQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X9Y170.C1      net (fanout=8)        0.868   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X9Y170.C       Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X9Y176.B1      net (fanout=1)        0.680   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X9Y176.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X7Y173.A5      net (fanout=7)        0.449   icon_control0<14>
    SLICE_X7Y173.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_rst
    SLICE_X4Y172.SR      net (fanout=2)        0.391   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
    SLICE_X4Y172.CLK     Tsrck                 0.304   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/count<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.044ns (0.656ns logic, 2.388ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y35.ADDRARDADDRU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X10Y178.CQ            Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    RAMB36_X0Y35.ADDRARDADDRU14 net (fanout=6)        0.165   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
    RAMB36_X0Y35.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    --------------------------------------------------------  ---------------------------
    Total                                             0.100ns (-0.065ns logic, 0.165ns route)
                                                              (-65.0% logic, 165.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y35.ADDRARDADDRL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X10Y178.CQ            Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE
    RAMB36_X0Y35.ADDRARDADDRL14 net (fanout=6)        0.166   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<10>
    RAMB36_X0Y35.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                              U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    --------------------------------------------------------  ---------------------------
    Total                                             0.101ns (-0.065ns logic, 0.166ns route)
                                                              (-64.4% logic, 164.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X2Y200.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y200.DQ      Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X2Y200.AX      net (fanout=1)        0.096   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X2Y200.CLK     Tdh         (-Th)     0.092   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.008ns logic, 0.096ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X0Y67.CLKARDCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y35.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X0Y35.CLKARDCLKU
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.129ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X18Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X21Y150.A2     net (fanout=3)        0.828   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X21Y150.A      Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y163.SR     net (fanout=2)        0.683   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y163.CLK    Tsrck                 0.281   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.583ns logic, 1.511ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X18Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X21Y150.A2     net (fanout=3)        0.828   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X21Y150.A      Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y163.SR     net (fanout=2)        0.683   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y163.CLK    Tsrck                 0.281   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.583ns logic, 1.511ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X18Y163.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X21Y150.A2     net (fanout=3)        0.828   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X21Y150.A      Tilo                  0.043   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y163.SR     net (fanout=2)        0.683   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y163.CLK    Tsrck                 0.281   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.583ns logic, 1.511ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X18Y159.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.843ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X21Y150.A2     net (fanout=3)        0.440   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X21Y150.A      Tilo                  0.028   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X18Y159.SR     net (fanout=2)        0.298   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X18Y159.CLK    Tcksr       (-Th)     0.006   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.140ns logic, 0.738ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X16Y163.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y150.A2     net (fanout=3)        0.446   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y150.A      Tilo                  0.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X16Y163.CE     net (fanout=3)        0.336   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X16Y163.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.116ns logic, 0.782ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X16Y163.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y150.A2     net (fanout=3)        0.446   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y150.A      Tilo                  0.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X16Y163.CE     net (fanout=3)        0.336   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X16Y163.CLK    Tckce       (-Th)     0.030   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.116ns logic, 0.782ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.559ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y136.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y136.A3     net (fanout=3)        0.286   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y136.CLK    Tas                  -0.021   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.524ns (0.238ns logic, 0.286ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y136.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y136.AQ     Tcko                  0.118   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y136.A3     net (fanout=3)        0.147   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y136.CLK    Tah         (-Th)     0.059   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.206ns (0.059ns logic, 0.147ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2209 paths analyzed, 263 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X38Y185.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.898ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.AQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X10Y165.C1     net (fanout=8)        0.583   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.496ns logic, 2.367ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.894ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.859ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.CQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X10Y165.C2     net (fanout=8)        0.579   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.496ns logic, 2.363ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.696ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.661ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.DQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X10Y165.C5     net (fanout=8)        0.381   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.496ns logic, 2.165ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X38Y185.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.898ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.AQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X10Y165.C1     net (fanout=8)        0.583   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.496ns logic, 2.367ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.894ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.859ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.CQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X10Y165.C2     net (fanout=8)        0.579   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.496ns logic, 2.363ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.696ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.661ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.DQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X10Y165.C5     net (fanout=8)        0.381   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.496ns logic, 2.165ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X38Y185.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.898ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.AQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X10Y165.C1     net (fanout=8)        0.583   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.496ns logic, 2.367ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.894ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.859ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.CQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X10Y165.C2     net (fanout=8)        0.579   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.496ns logic, 2.363ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.696ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      2.661ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y163.DQ     Tcko                  0.223   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X10Y165.C5     net (fanout=8)        0.381   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X10Y165.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X16Y163.C2     net (fanout=3)        0.578   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X16Y163.C      Tilo                  0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X38Y185.SR     net (fanout=49)       1.206   icon_control0<20>
    SLICE_X38Y185.CLK    Trck                  0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_K7.U_CS_GANDX_SRL_K7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.496ns logic, 2.165ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X7Y195.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.134ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y195.DQ      Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X7Y195.D5      net (fanout=2)        0.084   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X7Y195.CLK     Tah         (-Th)     0.033   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.085ns logic, 0.084ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X7Y199.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.137ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y199.AQ      Tcko                  0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X7Y199.A5      net (fanout=2)        0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X7Y199.CLK     Tah         (-Th)     0.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.086ns logic, 0.086ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X1Y170.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.130ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    clk_gtp<1> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y168.AQ      Tcko                  0.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X1Y170.AX      net (fanout=1)        0.105   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X1Y170.CLK     Tckdi       (-Th)     0.040   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.060ns logic, 0.105ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 371 paths analyzed, 356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y173.A6), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     1.925ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.890ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y194.BMUX    Tshcko                0.284   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X4Y193.C3      net (fanout=1)        0.446   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X4Y193.CMUX    Tilo                  0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X4Y192.C6      net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X4Y192.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X2Y173.A6      net (fanout=1)        0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X2Y173.CLK     Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.550ns logic, 1.340ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.914ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.879ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y194.AMUX    Tshcko                0.287   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X4Y193.C2      net (fanout=1)        0.432   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X4Y193.CMUX    Tilo                  0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X4Y192.C6      net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X4Y192.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X2Y173.A6      net (fanout=1)        0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X2Y173.CLK     Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.553ns logic, 1.326ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.852ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.817ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y194.BQ      Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X4Y193.D2      net (fanout=1)        0.436   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X4Y193.CMUX    Topdc                 0.242   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X4Y192.C6      net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT<4>
    SLICE_X4Y192.C       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X2Y173.A6      net (fanout=1)        0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X2Y173.CLK     Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.487ns logic, 1.330ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X2Y173.A4), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     1.867ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.832ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y182.AQ     Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X7Y182.D3      net (fanout=2)        0.536   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X7Y182.D       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X2Y173.B1      net (fanout=1)        0.728   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X2Y173.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y173.A4      net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.CLK     Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.832ns (0.324ns logic, 1.508ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.815ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.780ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y177.CQ      Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X7Y174.B2      net (fanout=2)        0.655   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X7Y174.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X7Y174.A4      net (fanout=1)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X7Y174.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.B6      net (fanout=1)        0.282   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y173.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y173.A4      net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.CLK     Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.367ns logic, 1.413ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.572ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.537ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gtp<1> rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y175.DQ      Tcko                  0.223   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X7Y174.B1      net (fanout=1)        0.448   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X7Y174.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X7Y174.A4      net (fanout=1)        0.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X7Y174.A       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.B6      net (fanout=1)        0.282   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X2Y173.B       Tilo                  0.043   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X2Y173.A4      net (fanout=1)        0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X2Y173.CLK     Tas                  -0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.331ns logic, 1.206ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X2Y197.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.665ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      1.665ns (Levels of Logic = 0)
  Source Clock:         clk_gtp<1> rising

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y179.DQ      Tcko                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X2Y197.D4      net (fanout=20)       1.406   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (0.259ns logic, 1.406ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1542 paths analyzed, 124 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_8 (SLICE_X44Y116.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_8 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.CQ     Tcko                  0.259   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X45Y127.A1     net (fanout=2)        0.930   u0_genrst/counter<6>
    SLICE_X45Y127.COUT   Topcya                0.302   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut<0>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.907ns logic, 1.643ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_8 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.CQ     Tcko                  0.259   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X45Y127.A1     net (fanout=2)        0.930   u0_genrst/counter<6>
    SLICE_X45Y127.COUT   Topcya                0.287   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lutdi
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.892ns logic, 1.643ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_14 (FF)
  Destination:          u0_genrst/counter_8 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_14 to u0_genrst/counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y117.CQ     Tcko                  0.259   u0_genrst/counter<15>
                                                       u0_genrst/counter_14
    SLICE_X45Y127.B2     net (fanout=2)        0.841   u0_genrst/counter<14>
    SLICE_X45Y127.COUT   Topcyb                0.310   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut<1>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_8
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.915ns logic, 1.554ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_9 (SLICE_X44Y116.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_9 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.CQ     Tcko                  0.259   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X45Y127.A1     net (fanout=2)        0.930   u0_genrst/counter<6>
    SLICE_X45Y127.COUT   Topcya                0.302   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut<0>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.907ns logic, 1.643ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_9 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.CQ     Tcko                  0.259   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X45Y127.A1     net (fanout=2)        0.930   u0_genrst/counter<6>
    SLICE_X45Y127.COUT   Topcya                0.287   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lutdi
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.892ns logic, 1.643ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_14 (FF)
  Destination:          u0_genrst/counter_9 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_14 to u0_genrst/counter_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y117.CQ     Tcko                  0.259   u0_genrst/counter<15>
                                                       u0_genrst/counter_14
    SLICE_X45Y127.B2     net (fanout=2)        0.841   u0_genrst/counter<14>
    SLICE_X45Y127.COUT   Topcyb                0.310   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut<1>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_9
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.915ns logic, 1.554ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_10 (SLICE_X44Y116.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_10 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.CQ     Tcko                  0.259   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X45Y127.A1     net (fanout=2)        0.930   u0_genrst/counter<6>
    SLICE_X45Y127.COUT   Topcya                0.302   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut<0>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.907ns logic, 1.643ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_6 (FF)
  Destination:          u0_genrst/counter_10 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.535ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.100 - 0.124)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_6 to u0_genrst/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.CQ     Tcko                  0.259   u0_genrst/counter<7>
                                                       u0_genrst/counter_6
    SLICE_X45Y127.A1     net (fanout=2)        0.930   u0_genrst/counter<6>
    SLICE_X45Y127.COUT   Topcya                0.287   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lutdi
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.892ns logic, 1.643ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/counter_14 (FF)
  Destination:          u0_genrst/counter_10 (FF)
  Requirement:          37.037ns
  Data Path Delay:      2.469ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         clk27m_bufg_BUFG rising at 0.000ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0_genrst/counter_14 to u0_genrst/counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y117.CQ     Tcko                  0.259   u0_genrst/counter<15>
                                                       u0_genrst/counter_14
    SLICE_X45Y127.B2     net (fanout=2)        0.841   u0_genrst/counter<14>
    SLICE_X45Y127.COUT   Topcyb                0.310   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_lut<1>
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.CIN    net (fanout=1)        0.000   u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<3>
    SLICE_X45Y128.BMUX   Tcinb                 0.168   u0_genrst/rst_o
                                                       u0_genrst/Mcompar_counter[27]_GND_3_o_LessThan_7_o_cy<4>_inv1_cy
    SLICE_X44Y116.CE     net (fanout=6)        0.713   u0_genrst/counter[27]_GND_3_o_LessThan_7_o
    SLICE_X44Y116.CLK    Tceck                 0.178   u0_genrst/counter<11>
                                                       u0_genrst/counter_10
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (0.915ns logic, 1.554ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_0 (SLICE_X45Y114.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_genrst/counter_0 (FF)
  Destination:          u0_genrst/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk27m_bufg_BUFG rising at 37.037ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_genrst/counter_0 to u0_genrst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y114.AQ     Tcko                  0.100   u0_genrst/counter<3>
                                                       u0_genrst/counter_0
    SLICE_X45Y114.A6     net (fanout=2)        0.103   u0_genrst/counter<0>
    SLICE_X45Y114.CLK    Tah         (-Th)     0.032   u0_genrst/counter<3>
                                                       u0_genrst/counter_0_rstpot
                                                       u0_genrst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.068ns logic, 0.103ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_7 (SLICE_X44Y115.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_genrst/counter_7 (FF)
  Destination:          u0_genrst/counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk27m_bufg_BUFG rising at 37.037ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_genrst/counter_7 to u0_genrst/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y115.DQ     Tcko                  0.118   u0_genrst/counter<7>
                                                       u0_genrst/counter_7
    SLICE_X44Y115.D3     net (fanout=2)        0.146   u0_genrst/counter<7>
    SLICE_X44Y115.CLK    Tah         (-Th)     0.018   u0_genrst/counter<7>
                                                       u0_genrst/counter<7>_rt
                                                       u0_genrst/Mcount_counter_cy<7>
                                                       u0_genrst/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.100ns logic, 0.146ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point u0_genrst/counter_11 (SLICE_X44Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0_genrst/counter_11 (FF)
  Destination:          u0_genrst/counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk27m_bufg_BUFG rising at 37.037ns
  Destination Clock:    clk27m_bufg_BUFG rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0_genrst/counter_11 to u0_genrst/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y116.DQ     Tcko                  0.118   u0_genrst/counter<11>
                                                       u0_genrst/counter_11
    SLICE_X44Y116.D3     net (fanout=2)        0.147   u0_genrst/counter<11>
    SLICE_X44Y116.CLK    Tah         (-Th)     0.018   u0_genrst/counter<11>
                                                       u0_genrst/counter<11>_rt
                                                       u0_genrst/Mcount_counter_cy<11>
                                                       u0_genrst/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      0.247ns (0.100ns logic, 0.147ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_27m = PERIOD TIMEGRP "clk_27m" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.859ns (period - min period limit)
  Period: 7.930ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: u0_pll_27m/mmcm_adv_inst/CLKOUT1
  Logical resource: u0_pll_27m/mmcm_adv_inst/CLKOUT1
  Location pin: MMCME2_ADV_X0Y0.CLKOUT1
  Clock network: u0_pll_27m/clkout1
--------------------------------------------------------------------------------
Slack: 8.932ns (period - min period limit)
  Period: 10.003ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: u0_pll_27m/mmcm_adv_inst/CLKOUT0
  Logical resource: u0_pll_27m/mmcm_adv_inst/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: u0_pll_27m/clkout0
--------------------------------------------------------------------------------
Slack: 27.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: u0_pll_27m/mmcm_adv_inst/CLKIN1
  Logical resource: u0_pll_27m/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk27m_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u0_pll_27m_clkout1" 
TS_clk_27m /         4.67045455 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is 614.927ns.
--------------------------------------------------------------------------------

Paths for end point debounce_gt_rst_r_0 (SLICE_X45Y129.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/rst_o (FF)
  Destination:          debounce_gt_rst_r_0 (FF)
  Requirement:          0.090ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.048ns (-2.449 - 3.599)
  Source Clock:         clk27m_bufg_BUFG rising at 3148.145ns
  Destination Clock:    clk_125m rising at 3148.235ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.137ns
    Phase Error (PE):           0.194ns

  Maximum Data Path at Slow Process Corner: u0_genrst/rst_o to debounce_gt_rst_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y128.BQ     Tcko                  0.223   u0_genrst/rst_o
                                                       u0_genrst/rst_o
    SLICE_X44Y129.A5     net (fanout=2)        0.248   u0_genrst/rst_o
    SLICE_X44Y129.A      Tilo                  0.043   frame_gen_i/word_cnt<0>
                                                       rst1
    SLICE_X45Y129.AX     net (fanout=4)        0.123   rst
    SLICE_X45Y129.CLK    Tdick                 0.022   debounce_gt_rst_r<1>
                                                       debounce_gt_rst_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.288ns logic, 0.371ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point debounce_gt_rst_r_2 (SLICE_X46Y142.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_gt_rst_r_1 (FF)
  Destination:          debounce_gt_rst_r_2 (FF)
  Requirement:          7.930ns
  Data Path Delay:      0.810ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.106 - 0.119)
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 7.930ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.137ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_gt_rst_r_1 to debounce_gt_rst_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y129.BQ     Tcko                  0.223   debounce_gt_rst_r<1>
                                                       debounce_gt_rst_r_1
    SLICE_X46Y142.CX     net (fanout=2)        0.587   debounce_gt_rst_r<1>
    SLICE_X46Y142.CLK    Tdick                 0.000   debounce_gt_rst_r<3>
                                                       debounce_gt_rst_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.223ns logic, 0.587ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point debounce_gt_rst_r_3 (SLICE_X46Y142.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_gt_rst_r_2 (FF)
  Destination:          debounce_gt_rst_r_3 (FF)
  Requirement:          7.930ns
  Data Path Delay:      0.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 0.000ns
  Destination Clock:    clk_125m rising at 7.930ns
  Clock Uncertainty:    0.077ns

  Clock Uncertainty:          0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.137ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: debounce_gt_rst_r_2 to debounce_gt_rst_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y142.CQ     Tcko                  0.259   debounce_gt_rst_r<3>
                                                       debounce_gt_rst_r_2
    SLICE_X46Y142.DX     net (fanout=2)        0.311   debounce_gt_rst_r<2>
    SLICE_X46Y142.CLK    Tdick                 0.000   debounce_gt_rst_r<3>
                                                       debounce_gt_rst_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.259ns logic, 0.311ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u0_pll_27m_clkout1" TS_clk_27m /
        4.67045455 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debounce_gt_rst_r_1 (SLICE_X45Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_gt_rst_r_0 (FF)
  Destination:          debounce_gt_rst_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 7.930ns
  Destination Clock:    clk_125m rising at 7.930ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_gt_rst_r_0 to debounce_gt_rst_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y129.AQ     Tcko                  0.100   debounce_gt_rst_r<1>
                                                       debounce_gt_rst_r_0
    SLICE_X45Y129.BX     net (fanout=2)        0.156   debounce_gt_rst_r<0>
    SLICE_X45Y129.CLK    Tckdi       (-Th)     0.038   debounce_gt_rst_r<1>
                                                       debounce_gt_rst_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.218ns (0.062ns logic, 0.156ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point debounce_gt_rst_r_3 (SLICE_X46Y142.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_gt_rst_r_2 (FF)
  Destination:          debounce_gt_rst_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125m rising at 7.930ns
  Destination Clock:    clk_125m rising at 7.930ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_gt_rst_r_2 to debounce_gt_rst_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y142.CQ     Tcko                  0.118   debounce_gt_rst_r<3>
                                                       debounce_gt_rst_r_2
    SLICE_X46Y142.DX     net (fanout=2)        0.157   debounce_gt_rst_r<2>
    SLICE_X46Y142.CLK    Tckdi       (-Th)     0.040   debounce_gt_rst_r<3>
                                                       debounce_gt_rst_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.078ns logic, 0.157ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point debounce_gt_rst_r_2 (SLICE_X46Y142.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_gt_rst_r_1 (FF)
  Destination:          debounce_gt_rst_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.078 - 0.056)
  Source Clock:         clk_125m rising at 7.930ns
  Destination Clock:    clk_125m rising at 7.930ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debounce_gt_rst_r_1 to debounce_gt_rst_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y129.BQ     Tcko                  0.100   debounce_gt_rst_r<1>
                                                       debounce_gt_rst_r_1
    SLICE_X46Y142.CX     net (fanout=2)        0.298   debounce_gt_rst_r<1>
    SLICE_X46Y142.CLK    Tckdi       (-Th)     0.040   debounce_gt_rst_r<3>
                                                       debounce_gt_rst_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.060ns logic, 0.298ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_pll_27m_clkout1 = PERIOD TIMEGRP "u0_pll_27m_clkout1" TS_clk_27m /
        4.67045455 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.521ns (period - min period limit)
  Period: 7.930ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: u0_pll_27m/clkout2_buf/I0
  Logical resource: u0_pll_27m/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: u0_pll_27m/clkout1
--------------------------------------------------------------------------------
Slack: 7.230ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.930ns
  Low pulse: 3.965ns
  Low pulse limit: 0.350ns (Tcl)
  Physical resource: debounce_gt_rst_r<1>/CLK
  Logical resource: debounce_gt_rst_r_0/CK
  Location pin: SLICE_X45Y129.CLK
  Clock network: clk_125m
--------------------------------------------------------------------------------
Slack: 7.230ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.930ns
  High pulse: 3.965ns
  High pulse limit: 0.350ns (Tch)
  Physical resource: debounce_gt_rst_r<1>/CLK
  Logical resource: debounce_gt_rst_r_0/CK
  Location pin: SLICE_X45Y129.CLK
  Clock network: clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u0_pll_27m_clkout0" 
TS_clk_27m /         3.7027027 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 790 paths analyzed, 326 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is 261.719ns.
--------------------------------------------------------------------------------

Paths for end point u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0 (SLICE_X45Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0_genrst/rst_o (FF)
  Destination:          u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Requirement:          0.270ns
  Data Path Delay:      0.744ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.047ns (-2.448 - 3.599)
  Source Clock:         clk27m_bufg_BUFG rising at 999.999ns
  Destination Clock:    clk_cfg rising at 1000.269ns
  Clock Uncertainty:    0.274ns

  Clock Uncertainty:          0.274ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.141ns
    Phase Error (PE):           0.194ns

  Maximum Data Path at Slow Process Corner: u0_genrst/rst_o to u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y128.BQ     Tcko                  0.223   u0_genrst/rst_o
                                                       u0_genrst/rst_o
    SLICE_X44Y129.A5     net (fanout=2)        0.248   u0_genrst/rst_o
    SLICE_X44Y129.A      Tilo                  0.043   frame_gen_i/word_cnt<0>
                                                       rst1
    SLICE_X45Y130.AX     net (fanout=4)        0.208   rst
    SLICE_X45Y130.CLK    Tdick                 0.022   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<1>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.288ns logic, 0.456ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (SLICE_X92Y161.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_1 (FF)
  Destination:          u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (FF)
  Requirement:          10.002ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.130 - 1.220)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 10.002ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.141ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_1 to u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y130.BQ     Tcko                  0.223   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<1>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_1
    SLICE_X60Y142.A2     net (fanout=3)        0.993   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<1>
    SLICE_X60Y142.A      Tilo                  0.043   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/out11
    SLICE_X92Y161.SR     net (fanout=4)        1.513   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/gt_reset_i
    SLICE_X92Y161.CLK    Tsrck                 0.281   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.547ns logic, 2.506ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination:          u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (FF)
  Requirement:          10.002ns
  Data Path Delay:      2.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.130 - 1.220)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 10.002ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.141ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0 to u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y130.AQ     Tcko                  0.223   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<1>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0
    SLICE_X60Y142.A5     net (fanout=3)        0.802   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<0>
    SLICE_X60Y142.A      Tilo                  0.043   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/out11
    SLICE_X92Y161.SR     net (fanout=4)        1.513   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/gt_reset_i
    SLICE_X92Y161.CLK    Tsrck                 0.281   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.547ns logic, 2.315ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_2 (FF)
  Destination:          u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (FF)
  Requirement:          10.002ns
  Data Path Delay:      2.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (1.130 - 1.223)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 10.002ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.141ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_2 to u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y142.CQ     Tcko                  0.223   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_2
    SLICE_X60Y142.A4     net (fanout=3)        0.371   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<2>
    SLICE_X60Y142.A      Tilo                  0.043   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/out11
    SLICE_X92Y161.SR     net (fanout=4)        1.513   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/gt_reset_i
    SLICE_X92Y161.CLK    Tsrck                 0.281   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.547ns logic, 1.884ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (SLICE_X88Y148.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_1 (FF)
  Destination:          u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (FF)
  Requirement:          10.002ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (1.046 - 1.102)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 10.002ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.141ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_1 to u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y130.BQ     Tcko                  0.223   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<1>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_1
    SLICE_X60Y142.A2     net (fanout=3)        0.993   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<1>
    SLICE_X60Y142.A      Tilo                  0.043   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/out11
    SLICE_X88Y148.SR     net (fanout=4)        1.196   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/gt_reset_i
    SLICE_X88Y148.CLK    Tsrck                 0.281   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
                                                       u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (0.547ns logic, 2.189ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0 (FF)
  Destination:          u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (FF)
  Requirement:          10.002ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (1.046 - 1.102)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 10.002ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.141ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0 to u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y130.AQ     Tcko                  0.223   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<1>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_0
    SLICE_X60Y142.A5     net (fanout=3)        0.802   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<0>
    SLICE_X60Y142.A      Tilo                  0.043   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/out11
    SLICE_X88Y148.SR     net (fanout=4)        1.196   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/gt_reset_i
    SLICE_X88Y148.CLK    Tsrck                 0.281   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
                                                       u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.547ns logic, 1.998ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_2 (FF)
  Destination:          u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r (FF)
  Requirement:          10.002ns
  Data Path Delay:      2.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.607 - 0.593)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 10.002ns
  Clock Uncertainty:    0.079ns

  Clock Uncertainty:          0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.141ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_2 to u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y142.CQ     Tcko                  0.223   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r_2
    SLICE_X60Y142.A4     net (fanout=3)        0.371   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<2>
    SLICE_X60Y142.A      Tilo                  0.043   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/debounce_gt_rst_r<3>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/reset_logic_i/out11
    SLICE_X88Y148.SR     net (fanout=4)        1.196   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/gt_reset_i
    SLICE_X88Y148.CLK    Tsrck                 0.281   u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
                                                       u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/gt_userrdy_r
    -------------------------------------------------  ---------------------------
    Total                                      2.114ns (0.547ns logic, 1.567ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u0_pll_27m_clkout0" TS_clk_27m /
        3.7027027 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/dout (SLICE_X62Y204.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1 (FF)
  Destination:          u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1 to u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y204.BQ     Tcko                  0.100   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr<2>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr_1
    SLICE_X62Y204.D6     net (fanout=4)        0.080   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/rd_ptr<1>
    SLICE_X62Y204.CLK    Tah         (-Th)     0.011   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/dout
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_4
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_2_f7
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_cc_cir_fifo_i/dout
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.089ns logic, 0.080ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout (SLICE_X68Y200.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1 (FF)
  Destination:          u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1 to u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y200.BQ     Tcko                  0.100   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr<2>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr_1
    SLICE_X68Y200.D6     net (fanout=4)        0.080   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/rd_ptr<1>
    SLICE_X68Y200.CLK    Tah         (-Th)     0.011   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_4
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_2_f7
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_sp_cir_fifo_i/dout
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.089ns logic, 0.080ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/dout (SLICE_X70Y201.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1 (FF)
  Destination:          u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/dout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cfg rising at 0.000ns
  Destination Clock:    clk_cfg rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1 to u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y201.BQ     Tcko                  0.100   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr<2>
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr_1
    SLICE_X70Y201.D6     net (fanout=4)        0.080   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/rd_ptr<1>
    SLICE_X70Y201.CLK    Tah         (-Th)     0.011   u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/dout
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_4
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/Mmux_rd_ptr[2]_mem[7]_Mux_4_o_2_f7
                                                       u1_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/aurora_lane_0_i/aurora_8b10b_gtx1_hotplug_i/rx_spa_cir_fifo_i/dout
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.089ns logic, 0.080ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u0_pll_27m_clkout0 = PERIOD TIMEGRP "u0_pll_27m_clkout0" TS_clk_27m /
        3.7027027 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.593ns (period - min period limit)
  Period: 10.002ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: u0_pll_27m/clkout1_buf/I0
  Logical resource: u0_pll_27m/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: u0_pll_27m/clkout0
--------------------------------------------------------------------------------
Slack: 8.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.002ns
  Low pulse: 5.001ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2/CLK
  Logical resource: u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2/CLK
  Location pin: SLICE_X62Y142.CLK
  Clock network: clk_cfg
--------------------------------------------------------------------------------
Slack: 8.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.002ns
  High pulse: 5.001ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/link_reset_r2/CLK
  Logical resource: u0_gtx_rxtx/u0_aurora_8b10b_gtx1_exdes/aurora_module_i/gt_wrapper_i/Mshreg_link_reset_r2/CLK
  Location pin: SLICE_X62Y142.CLK
  Clock network: clk_cfg
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_27m
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_27m                     |     37.037ns|     10.000ns|   2871.989ns|            0|            2|         1542|          794|
| TS_u0_pll_27m_clkout1         |      7.930ns|    614.927ns|          N/A|            1|            0|            4|            0|
| TS_u0_pll_27m_clkout0         |     10.003ns|    261.719ns|          N/A|            1|            0|          790|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_27m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_27m        |    7.065|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 13684  (Setup/Max: 13684, Hold: 0)

Constraints cover 8032 paths, 0 nets, and 1548 connections

Design statistics:
   Minimum period: 614.927ns{1}   (Maximum frequency:   1.626MHz)
   Maximum path delay from/to any node:   2.129ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 01 18:23:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 728 MB



