Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Apr 27 18:04:37 2022
| Host         : madhav-HP-348-G4 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : fpga_top
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.444        0.000                      0                 2623        0.105        0.000                      0                 2623        4.500        0.000                       0                   976  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.444        0.000                      0                 2623        0.105        0.000                      0                 2623        4.500        0.000                       0                   976  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 f  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 f  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 f  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 f  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 f  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         f  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.343ns (24.451%)  route 4.150ns (75.549%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.289     4.168    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.341     4.509 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered_reg[1]/Q
                         net (fo=78, routed)          1.630     6.139    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/req_registered[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I3_O)        0.097     6.236 r  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/x_carry__3_i_2__0/O
                         net (fo=9, routed)           0.855     7.092    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/tA_13[17]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.097     7.189 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/result_carry__0_i_6__0/O
                         net (fo=1, routed)           0.403     7.592    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.097     7.689 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi/result_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.689    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_17.phi_n_68
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     7.990 r  uart_inst/bcc_inst/my_gcd_instance/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.990    uart_inst/bcc_inst/my_gcd_instance/result_carry__0_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     8.163 f  uart_inst/bcc_inst/my_gcd_instance/result_carry__1/CO[2]
                         net (fo=33, routed)          0.844     9.006    uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/CO[0]
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.237     9.243 f  uart_inst/bcc_inst/my_gcd_instance/data_path.phi_stmt_13.phi/noBypass.read_data[31]_i_1__3/O
                         net (fo=1, routed)           0.417     9.661    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/D[31]
    SLICE_X6Y26          FDRE                                         f  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         1.187    13.913    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]/C
                         clock pessimism              0.228    14.141    
                         clock uncertainty           -0.035    14.106    
    SLICE_X6Y26          FDRE (Setup_fdre_C_D)       -0.001    14.105    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.105    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  4.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.678%)  route 0.053ns (27.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.563     1.446    uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/Q
                         net (fo=1, routed)           0.053     1.640    uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[11]
    SLICE_X10Y12         FDRE                                         r  uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.832     1.959    uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.076     1.535    uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.678%)  route 0.053ns (27.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.563     1.446    uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  uart_inst/bcc_inst/my_div_instance/data_path.W_Q_125_inst_block.W_Q_125_inst/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[11]/Q
                         net (fo=1, routed)           0.053     1.640    uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[11]
    SLICE_X10Y12         FDRE                                         f  uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.832     1.959    uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.076     1.535    uart_inst/bcc_inst/my_div_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/bridgeInst/tx_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.566     1.449    uart_inst/uart_inst/bridgeInst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  uart_inst/uart_inst/bridgeInst/tx_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_inst/uart_inst/bridgeInst/tx_register_reg[4]/Q
                         net (fo=1, routed)           0.055     1.645    uart_inst/uart_inst/baseInst/ut/Q[4]
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.690 r  uart_inst/uart_inst/baseInst/ut/dataBuf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.690    uart_inst/uart_inst/baseInst/ut/dataBuf[5]_i_1_n_0
    SLICE_X12Y3          FDRE                                         r  uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.836     1.963    uart_inst/uart_inst/baseInst/ut/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.120     1.582    uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uart_inst/uart_inst/bridgeInst/tx_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.176%)  route 0.055ns (22.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.566     1.449    uart_inst/uart_inst/bridgeInst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  uart_inst/uart_inst/bridgeInst/tx_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  uart_inst/uart_inst/bridgeInst/tx_register_reg[4]/Q
                         net (fo=1, routed)           0.055     1.645    uart_inst/uart_inst/baseInst/ut/Q[4]
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.690 f  uart_inst/uart_inst/baseInst/ut/dataBuf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.690    uart_inst/uart_inst/baseInst/ut/dataBuf[5]_i_1_n_0
    SLICE_X12Y3          FDRE                                         f  uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.836     1.963    uart_inst/uart_inst/baseInst/ut/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.120     1.582    uart_inst/uart_inst/baseInst/ut/dataBuf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.031%)  route 0.072ns (27.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.566     1.449    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=4, routed)           0.072     1.662    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.pI/non_zero_0
    SLICE_X12Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.707 r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=1, routed)           0.000     1.707    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_1
    SLICE_X12Y6          FDRE                                         r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.836     1.963    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.121     1.583    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.031%)  route 0.072ns (27.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.566     1.449    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=4, routed)           0.072     1.662    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.pI/non_zero_0
    SLICE_X12Y6          LUT5 (Prop_lut5_I3_O)        0.045     1.707 f  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.pI/noBypass.unload_ack_i_1__0/O
                         net (fo=1, routed)           0.000     1.707    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg_1
    SLICE_X12Y6          FDRE                                         f  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.836     1.963    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.121     1.583    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.unload_ack_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/BufGen[0].update_ack_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.031%)  route 0.072ns (27.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.565     1.448    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/BufGen[0].update_ack_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/BufGen[0].update_ack_reg[0]/Q
                         net (fo=4, routed)           0.072     1.661    uart_inst/bcc_inst/ca_in
    SLICE_X14Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.706 r  uart_inst/bcc_inst/nonVolatileGen.read_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.706    uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]_1
    SLICE_X14Y7          FDRE                                         r  uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.835     1.962    uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.121     1.582    uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/BufGen[0].update_ack_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.031%)  route 0.072ns (27.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.565     1.448    uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y7          FDRE                                         r  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/BufGen[0].update_ack_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.OutportGroup_0.BAUD_CONTROL_WORD_SIG_write_0/BufGen[0].update_ack_reg[0]/Q
                         net (fo=4, routed)           0.072     1.661    uart_inst/bcc_inst/ca_in
    SLICE_X14Y7          LUT6 (Prop_lut6_I1_O)        0.045     1.706 f  uart_inst/bcc_inst/nonVolatileGen.read_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.706    uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]_1
    SLICE_X14Y7          FDRE                                         f  uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.835     1.962    uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.121     1.582    uart_inst/bcc_inst/BAUD_CONTROL_WORD_VALID_Signal/nonVolatileGen.read_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.850%)  route 0.073ns (28.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.585     1.468    uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=8, routed)           0.073     1.682    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/non_zero
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.727 r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_i_1__11/O
                         net (fo=1, routed)           0.000     1.727    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_i_1__11_n_0
    SLICE_X2Y28          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.854     1.981    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121     1.602    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.850%)  route 0.073ns (28.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.585     1.468    uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  uart_inst/bcc_inst/my_gcd_instance/my_gcd_CP_0.my_gcd_cp_element_group_27.gj_my_gcd_cp_element_group_27/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=8, routed)           0.073     1.682    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/non_zero
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.045     1.727 f  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_i_1__11/O
                         net (fo=1, routed)           0.000     1.727    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_i_1__11_n_0
    SLICE_X2Y28          FDRE                                         f  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=975, routed)         0.854     1.981    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121     1.602    uart_inst/bcc_inst/my_gcd_instance/data_path.MUX_51_inst_block.MUX_51_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.fsm_state_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/fsm_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   uart_inst/bcc_inst/baudControlCalculatorDaemon_instance/data_path.my_div_call_group_1.CallReq/RxGen[0].rxBuf/fsm_state_reg/C



