Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 23 12:15:35 2023
| Host         : DESKTOP-QI4C2LA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_module_timing_summary_routed.rpt -pb fpga_module_timing_summary_routed.pb -rpx fpga_module_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_module
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.247        0.000                      0                 6737        0.036        0.000                      0                 6737        3.500        0.000                       0                  3374  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.247        0.000                      0                 6737        0.036        0.000                      0                 6737        3.500        0.000                       0                  3374  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 0.580ns (7.495%)  route 7.159ns (92.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         7.159    13.019    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.124    13.143 r  mvm_uart_system_0/UART_TX/m_packets[4]_i_1/O
                         net (fo=1, routed)           0.000    13.143    mvm_uart_system_0/UART_TX/m_packets0_in[4]
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.564    12.955    mvm_uart_system_0/UART_TX/CLK
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[4]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X42Y52         FDPE (Setup_fdpe_C_D)        0.079    13.390    mvm_uart_system_0/UART_TX/m_packets_reg[4]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 0.580ns (7.499%)  route 7.155ns (92.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         7.155    13.015    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.124    13.139 r  mvm_uart_system_0/UART_TX/m_packets[3]_i_1/O
                         net (fo=1, routed)           0.000    13.139    mvm_uart_system_0/UART_TX/m_packets0_in[3]
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.564    12.955    mvm_uart_system_0/UART_TX/CLK
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[3]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X42Y52         FDPE (Setup_fdpe_C_D)        0.079    13.390    mvm_uart_system_0/UART_TX/m_packets_reg[3]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 0.580ns (7.575%)  route 7.077ns (92.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         7.077    12.937    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X43Y55         LUT4 (Prop_lut4_I2_O)        0.124    13.061 r  mvm_uart_system_0/UART_TX/m_packets[21]_i_1/O
                         net (fo=1, routed)           0.000    13.061    mvm_uart_system_0/UART_TX/m_packets0_in[21]
    SLICE_X43Y55         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.563    12.954    mvm_uart_system_0/UART_TX/CLK
    SLICE_X43Y55         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[21]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X43Y55         FDPE (Setup_fdpe_C_D)        0.032    13.342    mvm_uart_system_0/UART_TX/m_packets_reg[21]
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.484ns  (logic 0.580ns (7.750%)  route 6.904ns (92.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         6.904    12.764    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.124    12.888 r  mvm_uart_system_0/UART_TX/m_packets[15]_i_1/O
                         net (fo=1, routed)           0.000    12.888    mvm_uart_system_0/UART_TX/m_packets0_in[15]
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.564    12.955    mvm_uart_system_0/UART_TX/CLK
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[15]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X42Y52         FDPE (Setup_fdpe_C_D)        0.077    13.388    mvm_uart_system_0/UART_TX/m_packets_reg[15]
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.481ns  (logic 0.580ns (7.753%)  route 6.901ns (92.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         6.901    12.761    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X42Y52         LUT4 (Prop_lut4_I2_O)        0.124    12.885 r  mvm_uart_system_0/UART_TX/m_packets[16]_i_1/O
                         net (fo=1, routed)           0.000    12.885    mvm_uart_system_0/UART_TX/m_packets0_in[16]
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.564    12.955    mvm_uart_system_0/UART_TX/CLK
    SLICE_X42Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[16]/C
                         clock pessimism              0.391    13.346    
                         clock uncertainty           -0.035    13.311    
    SLICE_X42Y52         FDPE (Setup_fdpe_C_D)        0.081    13.392    mvm_uart_system_0/UART_TX/m_packets_reg[16]
  -------------------------------------------------------------------
                         required time                         13.392    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[125]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.314ns  (logic 0.580ns (7.930%)  route 6.734ns (92.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 12.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         6.734    12.594    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X25Y64         LUT4 (Prop_lut4_I2_O)        0.124    12.718 r  mvm_uart_system_0/UART_TX/m_packets[125]_i_1/O
                         net (fo=1, routed)           0.000    12.718    mvm_uart_system_0/UART_TX/m_packets0_in[125]
    SLICE_X25Y64         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.477    12.868    mvm_uart_system_0/UART_TX/CLK
    SLICE_X25Y64         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[125]/C
                         clock pessimism              0.391    13.259    
                         clock uncertainty           -0.035    13.224    
    SLICE_X25Y64         FDPE (Setup_fdpe_C_D)        0.031    13.255    mvm_uart_system_0/UART_TX/m_packets_reg[125]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[175]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 0.580ns (8.001%)  route 6.669ns (91.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         6.669    12.529    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X20Y99         LUT4 (Prop_lut4_I2_O)        0.124    12.653 r  mvm_uart_system_0/UART_TX/m_packets[175]_i_1/O
                         net (fo=1, routed)           0.000    12.653    mvm_uart_system_0/UART_TX/m_packets0_in[175]
    SLICE_X20Y99         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.487    12.878    mvm_uart_system_0/UART_TX/CLK
    SLICE_X20Y99         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[175]/C
                         clock pessimism              0.291    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X20Y99         FDPE (Setup_fdpe_C_D)        0.077    13.211    mvm_uart_system_0/UART_TX/m_packets_reg[175]
  -------------------------------------------------------------------
                         required time                         13.211    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[176]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.987%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         6.659    12.519    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X20Y99         LUT4 (Prop_lut4_I2_O)        0.124    12.643 r  mvm_uart_system_0/UART_TX/m_packets[176]_i_1/O
                         net (fo=1, routed)           0.000    12.643    mvm_uart_system_0/UART_TX/m_packets0_in[176]
    SLICE_X20Y99         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.487    12.878    mvm_uart_system_0/UART_TX/CLK
    SLICE_X20Y99         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[176]/C
                         clock pessimism              0.291    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X20Y99         FDPE (Setup_fdpe_C_D)        0.081    13.215    mvm_uart_system_0/UART_TX/m_packets_reg[176]
  -------------------------------------------------------------------
                         required time                         13.215    
                         arrival time                         -12.643    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[356]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 0.580ns (7.913%)  route 6.750ns (92.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         6.750    12.610    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.124    12.734 r  mvm_uart_system_0/UART_TX/m_packets[356]_i_1/O
                         net (fo=1, routed)           0.000    12.734    mvm_uart_system_0/UART_TX/m_packets0_in[356]
    SLICE_X43Y79         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.552    12.943    mvm_uart_system_0/UART_TX/CLK
    SLICE_X43Y79         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[356]/C
                         clock pessimism              0.429    13.372    
                         clock uncertainty           -0.035    13.337    
    SLICE_X43Y79         FDPE (Setup_fdpe_C_D)        0.031    13.368    mvm_uart_system_0/UART_TX/m_packets_reg[356]
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.734    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[354]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 0.580ns (7.918%)  route 6.745ns (92.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.736     5.404    mvm_uart_system_0/UART_TX/CLK
    SLICE_X40Y87         FDCE                                         r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.456     5.860 r  mvm_uart_system_0/UART_TX/FSM_sequential_state_reg/Q
                         net (fo=439, routed)         6.745    12.605    mvm_uart_system_0/UART_TX/c_clocks
    SLICE_X43Y79         LUT4 (Prop_lut4_I3_O)        0.124    12.729 r  mvm_uart_system_0/UART_TX/m_packets[354]_i_1/O
                         net (fo=1, routed)           0.000    12.729    mvm_uart_system_0/UART_TX/m_packets0_in[354]
    SLICE_X43Y79         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[354]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.552    12.943    mvm_uart_system_0/UART_TX/CLK
    SLICE_X43Y79         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[354]/C
                         clock pessimism              0.429    13.372    
                         clock uncertainty           -0.035    13.337    
    SLICE_X43Y79         FDPE (Setup_fdpe_C_D)        0.029    13.366    mvm_uart_system_0/UART_TX/m_packets_reg[354]
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.729    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (63.007%)  route 0.160ns (36.993%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.552     1.464    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X20Y64         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y64         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][11]/Q
                         net (fo=1, routed)           0.160     1.788    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][11]
    SLICE_X24Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree[0][1][0][11]_i_2/O
                         net (fo=1, routed)           0.000     1.833    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree[0][1][0][11]_i_2_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][11]_i_1_n_4
    SLICE_X24Y64         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.820     1.979    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X24Y64         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][11]/C
                         clock pessimism             -0.252     1.727    
    SLICE_X24Y64         FDRE (Hold_fdre_C_D)         0.134     1.861    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][11]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (63.007%)  route 0.160ns (36.993%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.553     1.465    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X20Y62         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][3]/Q
                         net (fo=1, routed)           0.160     1.789    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][3]
    SLICE_X24Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree[0][1][0][3]_i_2/O
                         net (fo=1, routed)           0.000     1.834    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree[0][1][0][3]_i_2_n_0
    SLICE_X24Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.898 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][3]_i_1_n_4
    SLICE_X24Y62         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.821     1.980    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X24Y62         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][3]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X24Y62         FDRE (Hold_fdre_C_D)         0.134     1.862    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (63.007%)  route 0.160ns (36.993%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.552     1.464    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X20Y63         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][7]/Q
                         net (fo=1, routed)           0.160     1.788    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[1].tree_reg[0][0][1][7]
    SLICE_X24Y63         LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree[0][1][0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.833    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree[0][1][0][7]_i_2_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][7]_i_1_n_4
    SLICE_X24Y63         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.820     1.979    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X24Y63         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][7]/C
                         clock pessimism             -0.252     1.727    
    SLICE_X24Y63         FDRE (Hold_fdre_C_D)         0.134     1.861    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk2[0].genblk1[0].tree_reg[0][1][0][7]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/SKID/b_data_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.105%)  route 0.239ns (62.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.560     1.472    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X18Y98         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][17]/Q
                         net (fo=2, routed)           0.239     1.852    mvm_uart_system_0/AXIS_MVM/SKID/D[74]
    SLICE_X23Y99         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/SKID/b_data_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.826     1.985    mvm_uart_system_0/AXIS_MVM/SKID/CLK
    SLICE_X23Y99         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/SKID/b_data_reg[74]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X23Y99         FDRE (Hold_fdre_C_D)         0.070     1.803    mvm_uart_system_0/AXIS_MVM/SKID/b_data_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/SKID/m_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[157]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.246ns (60.642%)  route 0.160ns (39.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.555     1.467    mvm_uart_system_0/AXIS_MVM/SKID/CLK
    SLICE_X20Y91         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/SKID/m_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y91         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  mvm_uart_system_0/AXIS_MVM/SKID/m_data_reg[57]/Q
                         net (fo=1, routed)           0.160     1.774    mvm_uart_system_0/UART_TX/Q[57]
    SLICE_X22Y93         LUT4 (Prop_lut4_I1_O)        0.098     1.872 r  mvm_uart_system_0/UART_TX/m_packets[157]_i_1/O
                         net (fo=1, routed)           0.000     1.872    mvm_uart_system_0/UART_TX/m_packets0_in[157]
    SLICE_X22Y93         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.825     1.984    mvm_uart_system_0/UART_TX/CLK
    SLICE_X22Y93         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[157]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X22Y93         FDPE (Hold_fdpe_C_D)         0.091     1.823    mvm_uart_system_0/UART_TX/m_packets_reg[157]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[1].genblk1[1].tree_reg[3][2][1][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.252ns (58.469%)  route 0.179ns (41.531%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.557     1.469    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X22Y98         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[1].genblk1[1].tree_reg[3][2][1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[1].genblk1[1].tree_reg[3][2][1][18]/Q
                         net (fo=1, routed)           0.179     1.789    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[1].genblk1[1].tree_reg_n_0_[3][2][1][18]
    SLICE_X18Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree[3][3][0][18]_i_2/O
                         net (fo=1, routed)           0.000     1.834    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree[3][3][0][18]_i_2_n_0
    SLICE_X18Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.900 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][18]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.900    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][18]_i_1_n_5
    SLICE_X18Y98         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.829     1.988    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X18Y98         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][18]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X18Y98         FDRE (Hold_fdre_C_D)         0.105     1.841    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[3].genblk2[2].genblk1[0].tree_reg[3][3][0][18]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.275ns (63.763%)  route 0.156ns (36.237%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.546     1.458    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X20Y78         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y78         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][14]/Q
                         net (fo=1, routed)           0.156     1.778    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg_n_0_[4][1][2][14]
    SLICE_X25Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree[4][2][1][15]_i_3/O
                         net (fo=1, routed)           0.000     1.823    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree[4][2][1][15]_i_3_n_0
    SLICE_X25Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.889 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][15]_i_1_n_5
    SLICE_X25Y78         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.813     1.972    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X25Y78         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][14]/C
                         clock pessimism             -0.252     1.720    
    SLICE_X25Y78         FDRE (Hold_fdre_C_D)         0.105     1.825    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][14]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/SKID/m_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[121]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.246ns (58.882%)  route 0.172ns (41.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.549     1.461    mvm_uart_system_0/AXIS_MVM/SKID/CLK
    SLICE_X20Y68         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/SKID/m_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.148     1.609 r  mvm_uart_system_0/AXIS_MVM/SKID/m_data_reg[49]/Q
                         net (fo=1, routed)           0.172     1.781    mvm_uart_system_0/UART_TX/Q[49]
    SLICE_X23Y69         LUT4 (Prop_lut4_I1_O)        0.098     1.879 r  mvm_uart_system_0/UART_TX/m_packets[121]_i_1/O
                         net (fo=1, routed)           0.000     1.879    mvm_uart_system_0/UART_TX/m_packets0_in[121]
    SLICE_X23Y69         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.815     1.974    mvm_uart_system_0/UART_TX/CLK
    SLICE_X23Y69         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[121]/C
                         clock pessimism             -0.252     1.722    
    SLICE_X23Y69         FDPE (Hold_fdpe_C_D)         0.092     1.814    mvm_uart_system_0/UART_TX/m_packets_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.275ns (63.763%)  route 0.156ns (36.237%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.546     1.458    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X20Y77         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][10]/Q
                         net (fo=1, routed)           0.156     1.778    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg_n_0_[4][1][2][10]
    SLICE_X25Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree[4][2][1][11]_i_3/O
                         net (fo=1, routed)           0.000     1.823    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree[4][2][1][11]_i_3_n_0
    SLICE_X25Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.889 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][11]_i_1_n_5
    SLICE_X25Y77         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.812     1.971    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X25Y77         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][10]/C
                         clock pessimism             -0.252     1.719    
    SLICE_X25Y77         FDRE (Hold_fdre_C_D)         0.105     1.824    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][10]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.275ns (63.763%)  route 0.156ns (36.237%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.544     1.456    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X20Y76         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg[4][1][2][6]/Q
                         net (fo=1, routed)           0.156     1.776    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[0].genblk1[2].tree_reg_n_0_[4][1][2][6]
    SLICE_X25Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree[4][2][1][7]_i_3/O
                         net (fo=1, routed)           0.000     1.821    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree[4][2][1][7]_i_3_n_0
    SLICE_X25Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.887 r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][7]_i_1_n_5
    SLICE_X25Y76         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.810     1.969    mvm_uart_system_0/AXIS_MVM/MATVEC/CLK
    SLICE_X25Y76         FDRE                                         r  mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][6]/C
                         clock pessimism             -0.252     1.717    
    SLICE_X25Y76         FDRE (Hold_fdre_C_D)         0.105     1.822    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[4].genblk2[1].genblk1[1].tree_reg[4][2][1][6]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/i_valid_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X25Y65    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y67    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y68    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y68    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y68    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/i_valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/i_valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y65    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y65    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/i_valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/i_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y93    mvm_uart_system_0/AXIS_MVM/shift_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y65    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X25Y65    mvm_uart_system_0/AXIS_MVM/MATVEC/genblk1[0].genblk1[0].tree_reg[0][0][0][0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mvm_uart_system_0/UART_TX/m_packets_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.410ns  (logic 4.080ns (63.652%)  route 2.330ns (36.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.741     5.409    mvm_uart_system_0/UART_TX/CLK
    SLICE_X43Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.865 r  mvm_uart_system_0/UART_TX/m_packets_reg[0]/Q
                         net (fo=1, routed)           2.330     8.195    tx_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.624    11.819 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.819    tx
    V15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mvm_uart_system_0/UART_TX/m_packets_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.465ns (70.437%)  route 0.615ns (29.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.589     1.501    mvm_uart_system_0/UART_TX/CLK
    SLICE_X43Y52         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.642 r  mvm_uart_system_0/UART_TX/m_packets_reg[0]/Q
                         net (fo=1, routed)           0.615     2.257    tx_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.324     3.580 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.580    tx
    V15                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1047 Endpoints
Min Delay          1047 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[407]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.747ns  (logic 1.576ns (11.467%)  route 12.171ns (88.533%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       11.170    13.747    mvm_uart_system_0/UART_RX/rstn
    SLICE_X6Y91          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[407]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.492     4.883    mvm_uart_system_0/UART_RX/CLK
    SLICE_X6Y91          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[407]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[399]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.468ns  (logic 1.576ns (11.705%)  route 11.892ns (88.295%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.891    13.468    mvm_uart_system_0/UART_RX/rstn
    SLICE_X7Y92          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[399]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.492     4.883    mvm_uart_system_0/UART_RX/CLK
    SLICE_X7Y92          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[399]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[395]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.145ns  (logic 1.576ns (11.993%)  route 11.568ns (88.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.567    13.145    mvm_uart_system_0/UART_RX/rstn
    SLICE_X9Y92          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[395]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.493     4.884    mvm_uart_system_0/UART_RX/CLK
    SLICE_X9Y92          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[395]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[397]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.145ns  (logic 1.576ns (11.993%)  route 11.568ns (88.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.567    13.145    mvm_uart_system_0/UART_RX/rstn
    SLICE_X9Y92          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[397]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.493     4.884    mvm_uart_system_0/UART_RX/CLK
    SLICE_X9Y92          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[397]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[394]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.855ns  (logic 1.576ns (12.262%)  route 11.279ns (87.738%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.278    12.855    mvm_uart_system_0/UART_RX/rstn
    SLICE_X9Y90          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[394]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.492     4.883    mvm_uart_system_0/UART_RX/CLK
    SLICE_X9Y90          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[394]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[458]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.709ns  (logic 1.576ns (12.404%)  route 11.132ns (87.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.131    12.709    mvm_uart_system_0/UART_RX/rstn
    SLICE_X8Y87          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[458]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.490     4.881    mvm_uart_system_0/UART_RX/CLK
    SLICE_X8Y87          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[458]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[459]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.709ns  (logic 1.576ns (12.404%)  route 11.132ns (87.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.131    12.709    mvm_uart_system_0/UART_RX/rstn
    SLICE_X9Y87          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[459]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.490     4.881    mvm_uart_system_0/UART_RX/CLK
    SLICE_X9Y87          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[459]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[460]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.709ns  (logic 1.576ns (12.404%)  route 11.132ns (87.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.131    12.709    mvm_uart_system_0/UART_RX/rstn
    SLICE_X9Y87          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[460]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.490     4.881    mvm_uart_system_0/UART_RX/CLK
    SLICE_X9Y87          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[460]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[392]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.707ns  (logic 1.576ns (12.406%)  route 11.131ns (87.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.130    12.707    mvm_uart_system_0/UART_RX/rstn
    SLICE_X9Y89          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[392]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.492     4.883    mvm_uart_system_0/UART_RX/CLK
    SLICE_X9Y89          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[392]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[393]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.707ns  (logic 1.576ns (12.406%)  route 11.131ns (87.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.453    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.577 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)       10.130    12.707    mvm_uart_system_0/UART_RX/rstn
    SLICE_X9Y89          FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[393]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        1.492     4.883    mvm_uart_system_0/UART_RX/CLK
    SLICE_X9Y89          FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[393]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[569]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.265ns (30.346%)  route 0.609ns (69.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.234     0.875    mvm_uart_system_0/UART_RX/rstn
    SLICE_X43Y62         FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[569]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.854     2.013    mvm_uart_system_0/UART_RX/CLK
    SLICE_X43Y62         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[569]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[568]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.265ns (28.299%)  route 0.673ns (71.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.298     0.938    mvm_uart_system_0/UART_RX/rstn
    SLICE_X43Y63         FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[568]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.853     2.012    mvm_uart_system_0/UART_RX/CLK
    SLICE_X43Y63         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[568]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[571]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.265ns (28.299%)  route 0.673ns (71.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.298     0.938    mvm_uart_system_0/UART_RX/rstn
    SLICE_X43Y63         FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[571]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.853     2.012    mvm_uart_system_0/UART_RX/CLK
    SLICE_X43Y63         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[571]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[366]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.265ns (26.892%)  route 0.722ns (73.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.347     0.987    mvm_uart_system_0/UART_TX/m_packets_reg[415]_0
    SLICE_X38Y63         FDPE                                         f  mvm_uart_system_0/UART_TX/m_packets_reg[366]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.851     2.010    mvm_uart_system_0/UART_TX/CLK
    SLICE_X38Y63         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[366]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[367]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.265ns (26.892%)  route 0.722ns (73.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.347     0.987    mvm_uart_system_0/UART_TX/m_packets_reg[415]_0
    SLICE_X38Y63         FDPE                                         f  mvm_uart_system_0/UART_TX/m_packets_reg[367]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.851     2.010    mvm_uart_system_0/UART_TX/CLK
    SLICE_X38Y63         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[367]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_TX/m_packets_reg[368]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.265ns (26.892%)  route 0.722ns (73.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.347     0.987    mvm_uart_system_0/UART_TX/m_packets_reg[415]_0
    SLICE_X38Y63         FDPE                                         f  mvm_uart_system_0/UART_TX/m_packets_reg[368]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.851     2.010    mvm_uart_system_0/UART_TX/CLK
    SLICE_X38Y63         FDPE                                         r  mvm_uart_system_0/UART_TX/m_packets_reg[368]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[575]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.332ns (33.408%)  route 0.662ns (66.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    T11                  IBUF (Prop_ibuf_I_O)         0.332     0.332 r  rx_IBUF_inst/O
                         net (fo=2, routed)           0.662     0.994    mvm_uart_system_0/UART_RX/m_data_reg[575]_0[0]
    SLICE_X40Y67         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[575]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.850     2.009    mvm_uart_system_0/UART_RX/CLK
    SLICE_X40Y67         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[575]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[570]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.265ns (26.511%)  route 0.736ns (73.489%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.361     1.001    mvm_uart_system_0/UART_RX/rstn
    SLICE_X43Y64         FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[570]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.853     2.012    mvm_uart_system_0/UART_RX/CLK
    SLICE_X43Y64         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[570]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[572]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.265ns (26.511%)  route 0.736ns (73.489%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.361     1.001    mvm_uart_system_0/UART_RX/rstn
    SLICE_X43Y64         FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[572]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.853     2.012    mvm_uart_system_0/UART_RX/CLK
    SLICE_X43Y64         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[572]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            mvm_uart_system_0/UART_RX/m_data_reg[573]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.265ns (26.511%)  route 0.736ns (73.489%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  rstn_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.595    mvm_uart_system_0/UART_RX/rstn_IBUF
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.640 f  mvm_uart_system_0/UART_RX/FSM_sequential_state[1]_i_2/O
                         net (fo=1045, routed)        0.361     1.001    mvm_uart_system_0/UART_RX/rstn
    SLICE_X43Y64         FDCE                                         f  mvm_uart_system_0/UART_RX/m_data_reg[573]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3373, routed)        0.853     2.012    mvm_uart_system_0/UART_RX/CLK
    SLICE_X43Y64         FDCE                                         r  mvm_uart_system_0/UART_RX/m_data_reg[573]/C





