Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sun Dec  3 04:37:55 2017
| Host         : A205-36 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: accel0/ACL_SCLK_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: accel0/clkcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.535     -507.902                     94                  239        0.154        0.000                      0                  239        3.000        0.000                       0                   103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
disp_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0   {0.000 35.000}       70.000          14.286          
sys_clk_pin            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
disp_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -7.535     -507.902                     94                  231        0.154        0.000                      0                  231        4.196        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                    30.000        0.000                       0                     3  
sys_clk_pin                  7.477        0.000                      0                    8        0.239        0.000                      0                    8        4.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  disp_clk/inst/clk_in1
  To Clock:  disp_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         disp_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { disp_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           94  Failing Endpoints,  Worst Slack       -7.535ns,  Total Violation     -507.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[0]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_153
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[10]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_143
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[11]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_142
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[12]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_141
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[13]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_140
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[14]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_139
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[15]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_138
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[16]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_137
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[17]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_136
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    

Slack (VIOLATED) :        -7.535ns  (required time - arrival time)
  Source:                 display/curr_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/p_4_out/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.377ns  (logic 9.571ns (62.244%)  route 5.806ns (37.756%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.827ns = ( 6.566 - 9.392 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.626    -2.395    display/clk_out1
    SLICE_X15Y74         FDRE                                         r  display/curr_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.939 f  display/curr_y_reg[2]/Q
                         net (fo=21, routed)          0.624    -1.316    display/Q[2]
    SLICE_X13Y74         LUT3 (Prop_lut3_I0_O)        0.124    -1.192 r  display/p_3_in_i_62/O
                         net (fo=1, routed)           0.652    -0.540    display/p_3_in_i_62_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    -0.020 r  display/p_3_in_i_37/CO[3]
                         net (fo=1, routed)           0.009    -0.011    display/p_3_in_i_37_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.304 r  display/p_3_in_i_22/O[3]
                         net (fo=33, routed)          1.034     1.338    draw_mod/curr_y_reg[6][2]
    SLICE_X13Y75         LUT4 (Prop_lut4_I0_O)        0.307     1.645 r  draw_mod/p_3_in_i_82/O
                         net (fo=1, routed)           0.000     1.645    draw_mod/p_3_in_i_82_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.195 r  draw_mod/p_3_in_i_51/CO[3]
                         net (fo=1, routed)           0.000     2.195    draw_mod/p_3_in_i_51_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.529 r  draw_mod/p_3_in_i_24/O[1]
                         net (fo=3, routed)           0.571     3.100    display/curr_y_reg[8]_0[1]
    SLICE_X15Y76         LUT4 (Prop_lut4_I2_O)        0.303     3.403 r  display/p_3_in_i_73/O
                         net (fo=1, routed)           0.000     3.403    display/p_3_in_i_73_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.804 r  display/p_3_in_i_46/CO[3]
                         net (fo=1, routed)           0.000     3.804    display/p_3_in_i_46_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.961 f  display/p_3_in_i_23/CO[1]
                         net (fo=10, routed)          0.592     4.553    display/p_3_in_i_23_n_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I0_O)        0.329     4.882 r  display/draw_r[3]_i_39/O
                         net (fo=19, routed)          0.344     5.226    display/draw_r[3]_i_39_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.350 r  display/p_3_in_i_35/O
                         net (fo=1, routed)           0.000     5.350    display/p_3_in_i_35_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.930 f  display/p_3_in_i_18/O[2]
                         net (fo=3, routed)           0.602     6.532    display/p_3_in_i_18_n_5
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.302     6.834 r  display/p_3_in_i_17/O
                         net (fo=5, routed)           0.684     7.519    display/p_3_in_i_17_n_0
    SLICE_X12Y77         LUT5 (Prop_lut5_I3_O)        0.124     7.643 r  display/p_3_in_i_6/O
                         net (fo=1, routed)           0.000     7.643    display/p_3_in_i_6_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.070 r  display/p_3_in_i_1/O[1]
                         net (fo=1, routed)           0.691     8.761    draw_mod/curr_y_reg[9][9]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218    12.979 r  draw_mod/p_3_in/PCOUT[18]
                         net (fo=1, routed)           0.002    12.981    draw_mod/p_3_in_n_135
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                   IBUF                         0.000     9.392 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    10.554    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.231 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.870    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.961 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.605     6.566    draw_mod/CLK
    DSP48_X0Y31          DSP48E1                                      r  draw_mod/p_4_out/CLK
                         clock pessimism              0.489     7.054    
                         clock uncertainty           -0.208     6.846    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     5.446    draw_mod/p_4_out
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                         -12.981    
  -------------------------------------------------------------------
                         slack                                 -7.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.587%)  route 0.102ns (35.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.822    display/clk_out1
    SLICE_X3Y73          FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  display/vcount_reg[2]/Q
                         net (fo=11, routed)          0.102    -0.579    display/vcount[2]
    SLICE_X2Y73          LUT6 (Prop_lut6_I3_O)        0.045    -0.534 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.534    display/vcount[5]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -1.249    display/clk_out1
    SLICE_X2Y73          FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.440    -0.809    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.121    -0.688    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 display/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.657%)  route 0.109ns (32.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.820    display/clk_out1
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.692 r  display/vcount_reg[8]/Q
                         net (fo=8, routed)           0.109    -0.583    display/vcount[8]
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.099    -0.484 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.484    display/vcount[9]_i_2_n_0
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.864    -1.247    display/clk_out1
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092    -0.728    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.671%)  route 0.180ns (46.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.567    -0.847    display/clk_out1
    SLICE_X14Y80         FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  display/hcount_reg[3]/Q
                         net (fo=6, routed)           0.180    -0.502    display/hcount_reg_n_0_[3]
    SLICE_X15Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.457 r  display/p_4_out_i_19/O
                         net (fo=3, routed)           0.000    -0.457    display/curr_x_reg[10]_0[5]
    SLICE_X15Y80         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.836    -1.275    display/clk_out1
    SLICE_X15Y80         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.441    -0.834    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.091    -0.743    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.183ns (46.799%)  route 0.208ns (53.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.564    -0.850    display/clk_out1
    SLICE_X28Y80         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  display/hcount_reg[8]/Q
                         net (fo=12, routed)          0.208    -0.501    display/hcount_reg_n_0_[8]
    SLICE_X28Y80         LUT4 (Prop_lut4_I3_O)        0.042    -0.459 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    display/data0[8]
    SLICE_X28Y80         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.832    -1.279    display/clk_out1
    SLICE_X28Y80         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.429    -0.850    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.105    -0.745    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.668%)  route 0.209ns (53.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.563    -0.851    display/clk_out1
    SLICE_X28Y79         FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  display/hcount_reg[7]/Q
                         net (fo=15, routed)          0.209    -0.501    display/hcount_reg_n_0_[7]
    SLICE_X28Y79         LUT3 (Prop_lut3_I2_O)        0.042    -0.459 r  display/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    display/data0[7]
    SLICE_X28Y79         FDRE                                         r  display/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.831    -1.280    display/clk_out1
    SLICE_X28Y79         FDRE                                         r  display/hcount_reg[7]/C
                         clock pessimism              0.429    -0.851    
    SLICE_X28Y79         FDRE (Hold_fdre_C_D)         0.105    -0.746    display/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.564    -0.850    display/clk_out1
    SLICE_X28Y80         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  display/hcount_reg[8]/Q
                         net (fo=12, routed)          0.197    -0.512    display/hcount_reg_n_0_[8]
    SLICE_X28Y80         LUT6 (Prop_lut6_I2_O)        0.045    -0.467 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.467    display/data0[10]
    SLICE_X28Y80         FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.832    -1.279    display/clk_out1
    SLICE_X28Y80         FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.429    -0.850    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.092    -0.758    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 display/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.948%)  route 0.179ns (49.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.822    display/clk_out1
    SLICE_X3Y73          FDRE                                         r  display/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  display/vcount_reg[1]/Q
                         net (fo=10, routed)          0.110    -0.570    display/vcount[1]
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.045    -0.525 r  display/vcount[1]_i_1/O
                         net (fo=2, routed)           0.069    -0.457    display/curr_y0[1]
    SLICE_X3Y73          FDRE                                         r  display/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.862    -1.249    display/clk_out1
    SLICE_X3Y73          FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.427    -0.822    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.070    -0.752    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.591    -0.823    display/clk_out1
    SLICE_X2Y75          FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.659 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.233    -0.426    display/vcount[0]
    SLICE_X2Y75          LUT2 (Prop_lut2_I1_O)        0.045    -0.381 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    display/vcount[0]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861    -1.250    display/clk_out1
    SLICE_X2Y75          FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.427    -0.823    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121    -0.702    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 display/vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.230ns (50.790%)  route 0.223ns (49.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.820    display/clk_out1
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.692 r  display/vcount_reg[8]/Q
                         net (fo=8, routed)           0.223    -0.469    display/vcount[8]
    SLICE_X0Y72          LUT5 (Prop_lut5_I4_O)        0.102    -0.367 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    display/vcount[8]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.864    -1.247    display/clk_out1
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.107    -0.713    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.810%)  route 0.270ns (59.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.594    -0.820    display/clk_out1
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.270    -0.409    display/vcount[7]
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.045    -0.364 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    display/vcount[7]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    disp_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.864    -1.247    display/clk_out1
    SLICE_X0Y72          FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.427    -0.820    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.091    -0.729    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.392       7.238      DSP48_X0Y31      draw_mod/p_4_out/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X29Y82     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X28Y82     display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X29Y84     display/R_pix_b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X28Y82     display/R_pix_b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X13Y84     display/R_pix_g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X29Y82     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X28Y82     display/R_pix_g_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y82     display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y84     display/R_pix_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y82     display/R_pix_g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_g_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y84     display/R_pix_g_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y84     display/R_pix_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y84     display/R_pix_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y82     display/R_pix_b_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y82     display/R_pix_b_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y84     display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X28Y82     display/R_pix_b_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X13Y84     display/R_pix_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y82     display/R_pix_g_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X29Y82     display/R_pix_g_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.842ns (33.110%)  route 1.701ns (66.890%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.660     4.142    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.419     4.561 f  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.898     5.459    accel0/clkcount_reg_n_0_[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.299     5.758 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.803     6.561    accel0/clkcount[7]_i_2_n_0
    SLICE_X8Y106         LUT2 (Prop_lut2_I0_O)        0.124     6.685 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     6.685    accel0/p_0_in[6]
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.262    13.674    accel0/clk
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism              0.447    14.120    
                         clock uncertainty           -0.035    14.085    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.077    14.162    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.864ns (33.683%)  route 1.701ns (66.317%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.660     4.142    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.419     4.561 f  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.898     5.459    accel0/clkcount_reg_n_0_[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.299     5.758 r  accel0/clkcount[7]_i_2/O
                         net (fo=2, routed)           0.803     6.561    accel0/clkcount[7]_i_2_n_0
    SLICE_X8Y106         LUT3 (Prop_lut3_I1_O)        0.146     6.707 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     6.707    accel0/p_0_in[7]
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.262    13.674    accel0/clk
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism              0.447    14.120    
                         clock uncertainty           -0.035    14.085    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.118    14.203    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.718ns (44.567%)  route 0.893ns (55.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.660     4.142    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.419     4.561 r  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.893     5.454    accel0/clkcount_reg_n_0_[2]
    SLICE_X9Y106         LUT6 (Prop_lut6_I1_O)        0.299     5.753 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     5.753    accel0/p_0_in[5]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.262    13.674    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism              0.469    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.031    14.138    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.746ns (45.793%)  route 0.883ns (54.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.469ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.660     4.142    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.419     4.561 r  accel0/clkcount_reg[2]/Q
                         net (fo=5, routed)           0.883     5.444    accel0/clkcount_reg_n_0_[2]
    SLICE_X9Y106         LUT3 (Prop_lut3_I2_O)        0.327     5.771 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     5.771    accel0/p_0_in[2]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.262    13.674    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism              0.469    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.075    14.182    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.642ns (50.713%)  route 0.624ns (49.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.791     4.273    accel0/clk
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.791 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.624     5.415    accel0/clkcount_reg_n_0_[0]
    SLICE_X9Y106         LUT2 (Prop_lut2_I0_O)        0.124     5.539 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     5.539    accel0/p_0_in[1]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.262    13.674    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism              0.372    14.045    
                         clock uncertainty           -0.035    14.010    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.029    14.039    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.642ns (50.793%)  route 0.622ns (49.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.791     4.273    accel0/clk
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.791 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.622     5.413    accel0/clkcount_reg_n_0_[0]
    SLICE_X9Y106         LUT4 (Prop_lut4_I1_O)        0.124     5.537 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     5.537    accel0/p_0_in[3]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.262    13.674    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism              0.372    14.045    
                         clock uncertainty           -0.035    14.010    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.031    14.041    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -5.537    
  -------------------------------------------------------------------
                         slack                                  8.504    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.668ns (51.785%)  route 0.622ns (48.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.674ns = ( 13.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.791     4.273    accel0/clk
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.791 r  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.622     5.413    accel0/clkcount_reg_n_0_[0]
    SLICE_X9Y106         LUT5 (Prop_lut5_I2_O)        0.150     5.563 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     5.563    accel0/p_0_in[4]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.262    13.674    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism              0.372    14.045    
                         clock uncertainty           -0.035    14.010    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.075    14.085    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.627%)  route 0.533ns (45.373%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 13.781 - 10.000 ) 
    Source Clock Delay      (SCD):    4.273ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.791     4.273    accel0/clk
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.518     4.791 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.533     5.324    accel0/clkcount_reg_n_0_[0]
    SLICE_X10Y106        LUT1 (Prop_lut1_I0_O)        0.124     5.448 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     5.448    accel0/p_0_in[0]
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=9, routed)           2.370    13.781    accel0/clk
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism              0.492    14.273    
                         clock uncertainty           -0.035    14.237    
    SLICE_X10Y106        FDRE (Setup_fdre_C_D)        0.077    14.314    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  8.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.103     1.353    accel0/clk
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.680    accel0/clkcount_reg_n_0_[6]
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.043     1.723 r  accel0/clkcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.723    accel0/p_0_in[7]
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.291     1.729    accel0/clk
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[7]/C
                         clock pessimism             -0.376     1.353    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.131     1.484    accel0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.103     1.353    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.128     1.481 r  accel0/clkcount_reg[4]/Q
                         net (fo=3, routed)           0.115     1.596    accel0/clkcount_reg_n_0_[4]
    SLICE_X9Y106         LUT6 (Prop_lut6_I0_O)        0.098     1.694 r  accel0/clkcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.694    accel0/p_0_in[5]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.291     1.729    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[5]/C
                         clock pessimism             -0.376     1.353    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     1.445    accel0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.103     1.353    accel0/clk
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.517 r  accel0/clkcount_reg[6]/Q
                         net (fo=2, routed)           0.163     1.680    accel0/clkcount_reg_n_0_[6]
    SLICE_X8Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.725 r  accel0/clkcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    accel0/p_0_in[6]
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.291     1.729    accel0/clk
    SLICE_X8Y106         FDRE                                         r  accel0/clkcount_reg[6]/C
                         clock pessimism             -0.376     1.353    
    SLICE_X8Y106         FDRE (Hold_fdre_C_D)         0.120     1.473    accel0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.103     1.353    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.179     1.673    accel0/clkcount_reg_n_0_[1]
    SLICE_X9Y106         LUT3 (Prop_lut3_I0_O)        0.042     1.715 r  accel0/clkcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.715    accel0/p_0_in[2]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.291     1.729    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[2]/C
                         clock pessimism             -0.376     1.353    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.107     1.460    accel0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.103     1.353    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.181     1.675    accel0/clkcount_reg_n_0_[1]
    SLICE_X9Y106         LUT5 (Prop_lut5_I1_O)        0.043     1.718 r  accel0/clkcount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.718    accel0/p_0_in[4]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.291     1.729    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[4]/C
                         clock pessimism             -0.376     1.353    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.107     1.460    accel0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.141     1.391    accel0/clk
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164     1.555 f  accel0/clkcount_reg[0]/Q
                         net (fo=7, routed)           0.175     1.730    accel0/clkcount_reg_n_0_[0]
    SLICE_X10Y106        LUT1 (Prop_lut1_I0_O)        0.045     1.775 r  accel0/clkcount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.775    accel0/p_0_in[0]
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.337     1.774    accel0/clk
    SLICE_X10Y106        FDRE                                         r  accel0/clkcount_reg[0]/C
                         clock pessimism             -0.384     1.391    
    SLICE_X10Y106        FDRE (Hold_fdre_C_D)         0.120     1.511    accel0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.103     1.353    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.179     1.673    accel0/clkcount_reg_n_0_[1]
    SLICE_X9Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.718 r  accel0/clkcount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.718    accel0/p_0_in[1]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.291     1.729    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/C
                         clock pessimism             -0.376     1.353    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.091     1.444    accel0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 accel0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.103     1.353    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.494 r  accel0/clkcount_reg[1]/Q
                         net (fo=6, routed)           0.181     1.675    accel0/clkcount_reg_n_0_[1]
    SLICE_X9Y106         LUT4 (Prop_lut4_I2_O)        0.045     1.720 r  accel0/clkcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.720    accel0/p_0_in[3]
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.291     1.729    accel0/clk
    SLICE_X9Y106         FDRE                                         r  accel0/clkcount_reg[3]/C
                         clock pessimism             -0.376     1.353    
    SLICE_X9Y106         FDRE (Hold_fdre_C_D)         0.092     1.445    accel0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y106  accel0/clkcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y106   accel0/clkcount_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y106   accel0/clkcount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y106   accel0/clkcount_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y106   accel0/clkcount_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y106   accel0/clkcount_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y106   accel0/clkcount_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y106   accel0/clkcount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106  accel0/clkcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106   accel0/clkcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106   accel0/clkcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106  accel0/clkcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106  accel0/clkcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y106  accel0/clkcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106   accel0/clkcount_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y106   accel0/clkcount_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y106   accel0/clkcount_reg[1]/C



