-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 11.1 (Build Build 259 01/25/2012)
-- Created on Wed Apr 18 16:42:49 2012

COMPONENT LTM_TOP
	PORT
	(
		CLOCK_50		:	 IN STD_LOGIC;
		KEY		:	 IN STD_LOGIC;
		posx		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		posy		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		Rin		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		Gin		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		Bin		:	 IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		LTM_ADC_BUSY		:	 IN STD_LOGIC;
		LTM_ADC_DCLK		:	 OUT STD_LOGIC;
		LTM_ADC_DIN		:	 OUT STD_LOGIC;
		LTM_ADC_DOUT		:	 IN STD_LOGIC;
		LTM_ADC_PENIRQ_n		:	 IN STD_LOGIC;
		LTM_B		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		LTM_DEN		:	 OUT STD_LOGIC;
		LTM_G		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		LTM_GREST		:	 OUT STD_LOGIC;
		LTM_HD		:	 OUT STD_LOGIC;
		LTM_NCLK		:	 OUT STD_LOGIC;
		LTM_R		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		LTM_SCEN		:	 OUT STD_LOGIC;
		LTM_SDA		:	 INOUT STD_LOGIC;
		LTM_VD		:	 OUT STD_LOGIC;
		HEX0		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX1		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX2		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX3		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX4		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX5		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX6		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
		HEX7		:	 OUT STD_LOGIC_VECTOR(6 DOWNTO 0)
	);
END COMPONENT;