

================================================================
== Vitis HLS Report for 'init_block_AB_proc33'
================================================================
* Date:           Mon Sep  4 10:21:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3076|     3076|  30.760 us|  30.760 us|  3076|  3076|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_init_block_AB_proc33_Pipeline_init_block_AB_fu_152  |init_block_AB_proc33_Pipeline_init_block_AB  |     3074|     3074|  30.740 us|  30.740 us|  3074|  3074|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|    307|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    263|    -|
|Register         |        -|    -|      14|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      29|    597|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+----+-----+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+----+-----+-----+
    |grp_init_block_AB_proc33_Pipeline_init_block_AB_fu_152  |init_block_AB_proc33_Pipeline_init_block_AB  |        0|   0|  15|  307|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+----+-----+-----+
    |Total                                                   |                                             |        0|   0|  15|  307|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |sub_ln174_fu_273_p2  |         -|   0|  0|  25|          18|          18|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  27|          19|          19|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |block_A_loader_01_write    |   9|          2|    1|          2|
    |block_A_loader_1011_write  |   9|          2|    1|          2|
    |block_A_loader_1112_write  |   9|          2|    1|          2|
    |block_A_loader_12_write    |   9|          2|    1|          2|
    |block_A_loader_23_write    |   9|          2|    1|          2|
    |block_A_loader_34_write    |   9|          2|    1|          2|
    |block_A_loader_45_write    |   9|          2|    1|          2|
    |block_A_loader_56_write    |   9|          2|    1|          2|
    |block_A_loader_67_write    |   9|          2|    1|          2|
    |block_A_loader_78_write    |   9|          2|    1|          2|
    |block_A_loader_89_write    |   9|          2|    1|          2|
    |block_A_loader_910_write   |   9|          2|    1|          2|
    |block_B_loader_013_write   |   9|          2|    1|          2|
    |block_B_loader_1023_write  |   9|          2|    1|          2|
    |block_B_loader_1124_write  |   9|          2|    1|          2|
    |block_B_loader_114_write   |   9|          2|    1|          2|
    |block_B_loader_215_write   |   9|          2|    1|          2|
    |block_B_loader_316_write   |   9|          2|    1|          2|
    |block_B_loader_417_write   |   9|          2|    1|          2|
    |block_B_loader_518_write   |   9|          2|    1|          2|
    |block_B_loader_619_write   |   9|          2|    1|          2|
    |block_B_loader_720_write   |   9|          2|    1|          2|
    |block_B_loader_821_write   |   9|          2|    1|          2|
    |block_B_loader_922_write   |   9|          2|    1|          2|
    |jj_c_blk_n                 |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 263|         58|   28|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  3|   0|    3|          0|
    |ap_done_reg                                                          |  1|   0|    1|          0|
    |grp_init_block_AB_proc33_Pipeline_init_block_AB_fu_152_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                       |  1|   0|    1|          0|
    |sub_ln174_reg_279                                                    |  8|   0|   18|         10|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                | 14|   0|   24|         10|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|start_full_n                        |   in|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|start_out                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|start_write                         |  out|    1|  ap_ctrl_hs|  init_block_AB_proc33|  return value|
|A_0_address0                        |  out|   12|   ap_memory|                   A_0|         array|
|A_0_ce0                             |  out|    1|   ap_memory|                   A_0|         array|
|A_0_q0                              |   in|   32|   ap_memory|                   A_0|         array|
|block_A_loader_01_din               |  out|   32|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_full_n            |   in|    1|     ap_fifo|     block_A_loader_01|       pointer|
|block_A_loader_01_write             |  out|    1|     ap_fifo|     block_A_loader_01|       pointer|
|A_1_address0                        |  out|   12|   ap_memory|                   A_1|         array|
|A_1_ce0                             |  out|    1|   ap_memory|                   A_1|         array|
|A_1_q0                              |   in|   32|   ap_memory|                   A_1|         array|
|block_A_loader_12_din               |  out|   32|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_full_n            |   in|    1|     ap_fifo|     block_A_loader_12|       pointer|
|block_A_loader_12_write             |  out|    1|     ap_fifo|     block_A_loader_12|       pointer|
|A_2_address0                        |  out|   12|   ap_memory|                   A_2|         array|
|A_2_ce0                             |  out|    1|   ap_memory|                   A_2|         array|
|A_2_q0                              |   in|   32|   ap_memory|                   A_2|         array|
|block_A_loader_23_din               |  out|   32|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_full_n            |   in|    1|     ap_fifo|     block_A_loader_23|       pointer|
|block_A_loader_23_write             |  out|    1|     ap_fifo|     block_A_loader_23|       pointer|
|A_3_address0                        |  out|   12|   ap_memory|                   A_3|         array|
|A_3_ce0                             |  out|    1|   ap_memory|                   A_3|         array|
|A_3_q0                              |   in|   32|   ap_memory|                   A_3|         array|
|block_A_loader_34_din               |  out|   32|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_full_n            |   in|    1|     ap_fifo|     block_A_loader_34|       pointer|
|block_A_loader_34_write             |  out|    1|     ap_fifo|     block_A_loader_34|       pointer|
|A_4_address0                        |  out|   12|   ap_memory|                   A_4|         array|
|A_4_ce0                             |  out|    1|   ap_memory|                   A_4|         array|
|A_4_q0                              |   in|   32|   ap_memory|                   A_4|         array|
|block_A_loader_45_din               |  out|   32|     ap_fifo|     block_A_loader_45|       pointer|
|block_A_loader_45_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_45|       pointer|
|block_A_loader_45_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_45|       pointer|
|block_A_loader_45_full_n            |   in|    1|     ap_fifo|     block_A_loader_45|       pointer|
|block_A_loader_45_write             |  out|    1|     ap_fifo|     block_A_loader_45|       pointer|
|A_5_address0                        |  out|   12|   ap_memory|                   A_5|         array|
|A_5_ce0                             |  out|    1|   ap_memory|                   A_5|         array|
|A_5_q0                              |   in|   32|   ap_memory|                   A_5|         array|
|block_A_loader_56_din               |  out|   32|     ap_fifo|     block_A_loader_56|       pointer|
|block_A_loader_56_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_56|       pointer|
|block_A_loader_56_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_56|       pointer|
|block_A_loader_56_full_n            |   in|    1|     ap_fifo|     block_A_loader_56|       pointer|
|block_A_loader_56_write             |  out|    1|     ap_fifo|     block_A_loader_56|       pointer|
|A_6_address0                        |  out|   12|   ap_memory|                   A_6|         array|
|A_6_ce0                             |  out|    1|   ap_memory|                   A_6|         array|
|A_6_q0                              |   in|   32|   ap_memory|                   A_6|         array|
|block_A_loader_67_din               |  out|   32|     ap_fifo|     block_A_loader_67|       pointer|
|block_A_loader_67_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_67|       pointer|
|block_A_loader_67_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_67|       pointer|
|block_A_loader_67_full_n            |   in|    1|     ap_fifo|     block_A_loader_67|       pointer|
|block_A_loader_67_write             |  out|    1|     ap_fifo|     block_A_loader_67|       pointer|
|A_7_address0                        |  out|   12|   ap_memory|                   A_7|         array|
|A_7_ce0                             |  out|    1|   ap_memory|                   A_7|         array|
|A_7_q0                              |   in|   32|   ap_memory|                   A_7|         array|
|block_A_loader_78_din               |  out|   32|     ap_fifo|     block_A_loader_78|       pointer|
|block_A_loader_78_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_78|       pointer|
|block_A_loader_78_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_78|       pointer|
|block_A_loader_78_full_n            |   in|    1|     ap_fifo|     block_A_loader_78|       pointer|
|block_A_loader_78_write             |  out|    1|     ap_fifo|     block_A_loader_78|       pointer|
|A_8_address0                        |  out|   12|   ap_memory|                   A_8|         array|
|A_8_ce0                             |  out|    1|   ap_memory|                   A_8|         array|
|A_8_q0                              |   in|   32|   ap_memory|                   A_8|         array|
|block_A_loader_89_din               |  out|   32|     ap_fifo|     block_A_loader_89|       pointer|
|block_A_loader_89_num_data_valid    |   in|    2|     ap_fifo|     block_A_loader_89|       pointer|
|block_A_loader_89_fifo_cap          |   in|    2|     ap_fifo|     block_A_loader_89|       pointer|
|block_A_loader_89_full_n            |   in|    1|     ap_fifo|     block_A_loader_89|       pointer|
|block_A_loader_89_write             |  out|    1|     ap_fifo|     block_A_loader_89|       pointer|
|A_9_address0                        |  out|   12|   ap_memory|                   A_9|         array|
|A_9_ce0                             |  out|    1|   ap_memory|                   A_9|         array|
|A_9_q0                              |   in|   32|   ap_memory|                   A_9|         array|
|block_A_loader_910_din              |  out|   32|     ap_fifo|    block_A_loader_910|       pointer|
|block_A_loader_910_num_data_valid   |   in|    2|     ap_fifo|    block_A_loader_910|       pointer|
|block_A_loader_910_fifo_cap         |   in|    2|     ap_fifo|    block_A_loader_910|       pointer|
|block_A_loader_910_full_n           |   in|    1|     ap_fifo|    block_A_loader_910|       pointer|
|block_A_loader_910_write            |  out|    1|     ap_fifo|    block_A_loader_910|       pointer|
|A_10_address0                       |  out|   12|   ap_memory|                  A_10|         array|
|A_10_ce0                            |  out|    1|   ap_memory|                  A_10|         array|
|A_10_q0                             |   in|   32|   ap_memory|                  A_10|         array|
|block_A_loader_1011_din             |  out|   32|     ap_fifo|   block_A_loader_1011|       pointer|
|block_A_loader_1011_num_data_valid  |   in|    2|     ap_fifo|   block_A_loader_1011|       pointer|
|block_A_loader_1011_fifo_cap        |   in|    2|     ap_fifo|   block_A_loader_1011|       pointer|
|block_A_loader_1011_full_n          |   in|    1|     ap_fifo|   block_A_loader_1011|       pointer|
|block_A_loader_1011_write           |  out|    1|     ap_fifo|   block_A_loader_1011|       pointer|
|A_11_address0                       |  out|   12|   ap_memory|                  A_11|         array|
|A_11_ce0                            |  out|    1|   ap_memory|                  A_11|         array|
|A_11_q0                             |   in|   32|   ap_memory|                  A_11|         array|
|block_A_loader_1112_din             |  out|   32|     ap_fifo|   block_A_loader_1112|       pointer|
|block_A_loader_1112_num_data_valid  |   in|    2|     ap_fifo|   block_A_loader_1112|       pointer|
|block_A_loader_1112_fifo_cap        |   in|    2|     ap_fifo|   block_A_loader_1112|       pointer|
|block_A_loader_1112_full_n          |   in|    1|     ap_fifo|   block_A_loader_1112|       pointer|
|block_A_loader_1112_write           |  out|    1|     ap_fifo|   block_A_loader_1112|       pointer|
|v220_0_address0                     |  out|   18|   ap_memory|                v220_0|         array|
|v220_0_ce0                          |  out|    1|   ap_memory|                v220_0|         array|
|v220_0_q0                           |   in|   32|   ap_memory|                v220_0|         array|
|jj                                  |   in|    6|     ap_none|                    jj|        scalar|
|block_B_loader_013_din              |  out|   32|     ap_fifo|    block_B_loader_013|       pointer|
|block_B_loader_013_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_013|       pointer|
|block_B_loader_013_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_013|       pointer|
|block_B_loader_013_full_n           |   in|    1|     ap_fifo|    block_B_loader_013|       pointer|
|block_B_loader_013_write            |  out|    1|     ap_fifo|    block_B_loader_013|       pointer|
|v220_1_address0                     |  out|   18|   ap_memory|                v220_1|         array|
|v220_1_ce0                          |  out|    1|   ap_memory|                v220_1|         array|
|v220_1_q0                           |   in|   32|   ap_memory|                v220_1|         array|
|block_B_loader_114_din              |  out|   32|     ap_fifo|    block_B_loader_114|       pointer|
|block_B_loader_114_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_114|       pointer|
|block_B_loader_114_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_114|       pointer|
|block_B_loader_114_full_n           |   in|    1|     ap_fifo|    block_B_loader_114|       pointer|
|block_B_loader_114_write            |  out|    1|     ap_fifo|    block_B_loader_114|       pointer|
|v220_2_address0                     |  out|   18|   ap_memory|                v220_2|         array|
|v220_2_ce0                          |  out|    1|   ap_memory|                v220_2|         array|
|v220_2_q0                           |   in|   32|   ap_memory|                v220_2|         array|
|block_B_loader_215_din              |  out|   32|     ap_fifo|    block_B_loader_215|       pointer|
|block_B_loader_215_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_215|       pointer|
|block_B_loader_215_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_215|       pointer|
|block_B_loader_215_full_n           |   in|    1|     ap_fifo|    block_B_loader_215|       pointer|
|block_B_loader_215_write            |  out|    1|     ap_fifo|    block_B_loader_215|       pointer|
|v220_3_address0                     |  out|   18|   ap_memory|                v220_3|         array|
|v220_3_ce0                          |  out|    1|   ap_memory|                v220_3|         array|
|v220_3_q0                           |   in|   32|   ap_memory|                v220_3|         array|
|block_B_loader_316_din              |  out|   32|     ap_fifo|    block_B_loader_316|       pointer|
|block_B_loader_316_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_316|       pointer|
|block_B_loader_316_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_316|       pointer|
|block_B_loader_316_full_n           |   in|    1|     ap_fifo|    block_B_loader_316|       pointer|
|block_B_loader_316_write            |  out|    1|     ap_fifo|    block_B_loader_316|       pointer|
|v220_4_address0                     |  out|   18|   ap_memory|                v220_4|         array|
|v220_4_ce0                          |  out|    1|   ap_memory|                v220_4|         array|
|v220_4_q0                           |   in|   32|   ap_memory|                v220_4|         array|
|block_B_loader_417_din              |  out|   32|     ap_fifo|    block_B_loader_417|       pointer|
|block_B_loader_417_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_417|       pointer|
|block_B_loader_417_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_417|       pointer|
|block_B_loader_417_full_n           |   in|    1|     ap_fifo|    block_B_loader_417|       pointer|
|block_B_loader_417_write            |  out|    1|     ap_fifo|    block_B_loader_417|       pointer|
|v220_5_address0                     |  out|   18|   ap_memory|                v220_5|         array|
|v220_5_ce0                          |  out|    1|   ap_memory|                v220_5|         array|
|v220_5_q0                           |   in|   32|   ap_memory|                v220_5|         array|
|block_B_loader_518_din              |  out|   32|     ap_fifo|    block_B_loader_518|       pointer|
|block_B_loader_518_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_518|       pointer|
|block_B_loader_518_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_518|       pointer|
|block_B_loader_518_full_n           |   in|    1|     ap_fifo|    block_B_loader_518|       pointer|
|block_B_loader_518_write            |  out|    1|     ap_fifo|    block_B_loader_518|       pointer|
|v220_6_address0                     |  out|   18|   ap_memory|                v220_6|         array|
|v220_6_ce0                          |  out|    1|   ap_memory|                v220_6|         array|
|v220_6_q0                           |   in|   32|   ap_memory|                v220_6|         array|
|block_B_loader_619_din              |  out|   32|     ap_fifo|    block_B_loader_619|       pointer|
|block_B_loader_619_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_619|       pointer|
|block_B_loader_619_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_619|       pointer|
|block_B_loader_619_full_n           |   in|    1|     ap_fifo|    block_B_loader_619|       pointer|
|block_B_loader_619_write            |  out|    1|     ap_fifo|    block_B_loader_619|       pointer|
|v220_7_address0                     |  out|   18|   ap_memory|                v220_7|         array|
|v220_7_ce0                          |  out|    1|   ap_memory|                v220_7|         array|
|v220_7_q0                           |   in|   32|   ap_memory|                v220_7|         array|
|block_B_loader_720_din              |  out|   32|     ap_fifo|    block_B_loader_720|       pointer|
|block_B_loader_720_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_720|       pointer|
|block_B_loader_720_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_720|       pointer|
|block_B_loader_720_full_n           |   in|    1|     ap_fifo|    block_B_loader_720|       pointer|
|block_B_loader_720_write            |  out|    1|     ap_fifo|    block_B_loader_720|       pointer|
|v220_8_address0                     |  out|   18|   ap_memory|                v220_8|         array|
|v220_8_ce0                          |  out|    1|   ap_memory|                v220_8|         array|
|v220_8_q0                           |   in|   32|   ap_memory|                v220_8|         array|
|block_B_loader_821_din              |  out|   32|     ap_fifo|    block_B_loader_821|       pointer|
|block_B_loader_821_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_821|       pointer|
|block_B_loader_821_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_821|       pointer|
|block_B_loader_821_full_n           |   in|    1|     ap_fifo|    block_B_loader_821|       pointer|
|block_B_loader_821_write            |  out|    1|     ap_fifo|    block_B_loader_821|       pointer|
|v220_9_address0                     |  out|   18|   ap_memory|                v220_9|         array|
|v220_9_ce0                          |  out|    1|   ap_memory|                v220_9|         array|
|v220_9_q0                           |   in|   32|   ap_memory|                v220_9|         array|
|block_B_loader_922_din              |  out|   32|     ap_fifo|    block_B_loader_922|       pointer|
|block_B_loader_922_num_data_valid   |   in|    2|     ap_fifo|    block_B_loader_922|       pointer|
|block_B_loader_922_fifo_cap         |   in|    2|     ap_fifo|    block_B_loader_922|       pointer|
|block_B_loader_922_full_n           |   in|    1|     ap_fifo|    block_B_loader_922|       pointer|
|block_B_loader_922_write            |  out|    1|     ap_fifo|    block_B_loader_922|       pointer|
|v220_10_address0                    |  out|   18|   ap_memory|               v220_10|         array|
|v220_10_ce0                         |  out|    1|   ap_memory|               v220_10|         array|
|v220_10_q0                          |   in|   32|   ap_memory|               v220_10|         array|
|block_B_loader_1023_din             |  out|   32|     ap_fifo|   block_B_loader_1023|       pointer|
|block_B_loader_1023_num_data_valid  |   in|    2|     ap_fifo|   block_B_loader_1023|       pointer|
|block_B_loader_1023_fifo_cap        |   in|    2|     ap_fifo|   block_B_loader_1023|       pointer|
|block_B_loader_1023_full_n          |   in|    1|     ap_fifo|   block_B_loader_1023|       pointer|
|block_B_loader_1023_write           |  out|    1|     ap_fifo|   block_B_loader_1023|       pointer|
|v220_11_address0                    |  out|   18|   ap_memory|               v220_11|         array|
|v220_11_ce0                         |  out|    1|   ap_memory|               v220_11|         array|
|v220_11_q0                          |   in|   32|   ap_memory|               v220_11|         array|
|block_B_loader_1124_din             |  out|   32|     ap_fifo|   block_B_loader_1124|       pointer|
|block_B_loader_1124_num_data_valid  |   in|    2|     ap_fifo|   block_B_loader_1124|       pointer|
|block_B_loader_1124_fifo_cap        |   in|    2|     ap_fifo|   block_B_loader_1124|       pointer|
|block_B_loader_1124_full_n          |   in|    1|     ap_fifo|   block_B_loader_1124|       pointer|
|block_B_loader_1124_write           |  out|    1|     ap_fifo|   block_B_loader_1124|       pointer|
|jj_c_din                            |  out|    6|     ap_fifo|                  jj_c|       pointer|
|jj_c_num_data_valid                 |   in|    3|     ap_fifo|                  jj_c|       pointer|
|jj_c_fifo_cap                       |   in|    3|     ap_fifo|                  jj_c|       pointer|
|jj_c_full_n                         |   in|    1|     ap_fifo|                  jj_c|       pointer|
|jj_c_write                          |  out|    1|     ap_fifo|                  jj_c|       pointer|
+------------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%jj_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %jj"   --->   Operation 4 'read' 'jj_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i6P0A, i6 %jj_c, i6 %jj_read"   --->   Operation 5 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i12, i6 %jj_read, i12 0" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 6 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_139_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %jj_read, i10 0" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 7 'bitconcatenate' 'tmp_139_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %tmp_139_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 8 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.13ns)   --->   "%sub_ln174 = sub i18 %tmp_i, i18 %zext_ln174" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 9 'sub' 'sub_ln174' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.39>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (5.39ns)   --->   "%call_ln174 = call void @init_block_AB_proc33_Pipeline_init_block_AB, i18 %sub_ln174, i32 %v220_0, i32 %v220_1, i32 %v220_2, i32 %v220_3, i32 %v220_4, i32 %v220_5, i32 %v220_6, i32 %v220_7, i32 %v220_8, i32 %v220_9, i32 %v220_10, i32 %v220_11, i32 %A_0, i32 %block_A_loader_01, i32 %A_1, i32 %block_A_loader_12, i32 %A_2, i32 %block_A_loader_23, i32 %A_3, i32 %block_A_loader_34, i32 %A_4, i32 %block_A_loader_45, i32 %A_5, i32 %block_A_loader_56, i32 %A_6, i32 %block_A_loader_67, i32 %A_7, i32 %block_A_loader_78, i32 %A_8, i32 %block_A_loader_89, i32 %A_9, i32 %block_A_loader_910, i32 %A_10, i32 %block_A_loader_1011, i32 %A_11, i32 %block_A_loader_1112, i32 %block_B_loader_013, i32 %block_B_loader_114, i32 %block_B_loader_215, i32 %block_B_loader_316, i32 %block_B_loader_417, i32 %block_B_loader_518, i32 %block_B_loader_619, i32 %block_B_loader_720, i32 %block_B_loader_821, i32 %block_B_loader_922, i32 %block_B_loader_1023, i32 %block_B_loader_1124" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 11 'call' 'call_ln174' <Predicate = true> <Delay = 5.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %jj_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_1124, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_1023, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_922, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_821, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_720, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_619, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_518, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_417, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_316, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_215, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_114, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_013, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_1112, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_1011, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_910, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_89, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_78, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_67, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_56, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_45, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_34, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_23, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_12, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_01, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_11, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_10, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_9, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_8, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_7, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_6, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_5, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_4, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_3, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_2, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_1, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v220_0, void @empty_25, i32 0, i32 0, void @empty_20, i32 4294967295, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln174 = call void @init_block_AB_proc33_Pipeline_init_block_AB, i18 %sub_ln174, i32 %v220_0, i32 %v220_1, i32 %v220_2, i32 %v220_3, i32 %v220_4, i32 %v220_5, i32 %v220_6, i32 %v220_7, i32 %v220_8, i32 %v220_9, i32 %v220_10, i32 %v220_11, i32 %A_0, i32 %block_A_loader_01, i32 %A_1, i32 %block_A_loader_12, i32 %A_2, i32 %block_A_loader_23, i32 %A_3, i32 %block_A_loader_34, i32 %A_4, i32 %block_A_loader_45, i32 %A_5, i32 %block_A_loader_56, i32 %A_6, i32 %block_A_loader_67, i32 %A_7, i32 %block_A_loader_78, i32 %A_8, i32 %block_A_loader_89, i32 %A_9, i32 %block_A_loader_910, i32 %A_10, i32 %block_A_loader_1011, i32 %A_11, i32 %block_A_loader_1112, i32 %block_B_loader_013, i32 %block_B_loader_114, i32 %block_B_loader_215, i32 %block_B_loader_316, i32 %block_B_loader_417, i32 %block_B_loader_518, i32 %block_B_loader_619, i32 %block_B_loader_720, i32 %block_B_loader_821, i32 %block_B_loader_922, i32 %block_B_loader_1023, i32 %block_B_loader_1124" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_67]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_78]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_89]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_910]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_1011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_A_loader_1112]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_B_loader_013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_114]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_215]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_316]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_417]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_518]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_619]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_720]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_821]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_922]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_1023]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ v220_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_B_loader_1124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read          ) [ 0000]
write_ln0         (write         ) [ 0000]
tmp_i             (bitconcatenate) [ 0000]
tmp_139_i         (bitconcatenate) [ 0000]
zext_ln174        (zext          ) [ 0000]
sub_ln174         (sub           ) [ 0011]
empty             (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln174        (call          ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_A_loader_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_A_loader_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="block_A_loader_23">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_23"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="block_A_loader_34">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_34"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="block_A_loader_45">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_45"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="block_A_loader_56">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_56"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="block_A_loader_67">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_67"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="block_A_loader_78">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_78"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="block_A_loader_89">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_89"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="A_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="block_A_loader_910">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_910"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="A_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="block_A_loader_1011">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1011"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="A_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="block_A_loader_1112">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1112"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="v220_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="jj">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="block_B_loader_013">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_013"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="v220_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="block_B_loader_114">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_114"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="v220_2">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="block_B_loader_215">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_215"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="v220_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="block_B_loader_316">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_316"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="v220_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="block_B_loader_417">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_417"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="v220_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="block_B_loader_518">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_518"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="v220_6">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="block_B_loader_619">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_619"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="v220_7">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="block_B_loader_720">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_720"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="v220_8">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="block_B_loader_821">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_821"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="v220_9">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="block_B_loader_922">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_922"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="v220_10">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="block_B_loader_1023">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1023"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="v220_11">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v220_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="block_B_loader_1124">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1124"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="jj_c">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i6.i12"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc33_Pipeline_init_block_AB"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="jj_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_init_block_AB_proc33_Pipeline_init_block_AB_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="18" slack="1"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="0"/>
<pin id="158" dir="0" index="5" bw="32" slack="0"/>
<pin id="159" dir="0" index="6" bw="32" slack="0"/>
<pin id="160" dir="0" index="7" bw="32" slack="0"/>
<pin id="161" dir="0" index="8" bw="32" slack="0"/>
<pin id="162" dir="0" index="9" bw="32" slack="0"/>
<pin id="163" dir="0" index="10" bw="32" slack="0"/>
<pin id="164" dir="0" index="11" bw="32" slack="0"/>
<pin id="165" dir="0" index="12" bw="32" slack="0"/>
<pin id="166" dir="0" index="13" bw="32" slack="0"/>
<pin id="167" dir="0" index="14" bw="32" slack="0"/>
<pin id="168" dir="0" index="15" bw="32" slack="0"/>
<pin id="169" dir="0" index="16" bw="32" slack="0"/>
<pin id="170" dir="0" index="17" bw="32" slack="0"/>
<pin id="171" dir="0" index="18" bw="32" slack="0"/>
<pin id="172" dir="0" index="19" bw="32" slack="0"/>
<pin id="173" dir="0" index="20" bw="32" slack="0"/>
<pin id="174" dir="0" index="21" bw="32" slack="0"/>
<pin id="175" dir="0" index="22" bw="32" slack="0"/>
<pin id="176" dir="0" index="23" bw="32" slack="0"/>
<pin id="177" dir="0" index="24" bw="32" slack="0"/>
<pin id="178" dir="0" index="25" bw="32" slack="0"/>
<pin id="179" dir="0" index="26" bw="32" slack="0"/>
<pin id="180" dir="0" index="27" bw="32" slack="0"/>
<pin id="181" dir="0" index="28" bw="32" slack="0"/>
<pin id="182" dir="0" index="29" bw="32" slack="0"/>
<pin id="183" dir="0" index="30" bw="32" slack="0"/>
<pin id="184" dir="0" index="31" bw="32" slack="0"/>
<pin id="185" dir="0" index="32" bw="32" slack="0"/>
<pin id="186" dir="0" index="33" bw="32" slack="0"/>
<pin id="187" dir="0" index="34" bw="32" slack="0"/>
<pin id="188" dir="0" index="35" bw="32" slack="0"/>
<pin id="189" dir="0" index="36" bw="32" slack="0"/>
<pin id="190" dir="0" index="37" bw="32" slack="0"/>
<pin id="191" dir="0" index="38" bw="32" slack="0"/>
<pin id="192" dir="0" index="39" bw="32" slack="0"/>
<pin id="193" dir="0" index="40" bw="32" slack="0"/>
<pin id="194" dir="0" index="41" bw="32" slack="0"/>
<pin id="195" dir="0" index="42" bw="32" slack="0"/>
<pin id="196" dir="0" index="43" bw="32" slack="0"/>
<pin id="197" dir="0" index="44" bw="32" slack="0"/>
<pin id="198" dir="0" index="45" bw="32" slack="0"/>
<pin id="199" dir="0" index="46" bw="32" slack="0"/>
<pin id="200" dir="0" index="47" bw="32" slack="0"/>
<pin id="201" dir="0" index="48" bw="32" slack="0"/>
<pin id="202" dir="0" index="49" bw="32" slack="0"/>
<pin id="203" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_139_i_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_139_i/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln174_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln174_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln174/1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="sub_ln174_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="18" slack="1"/>
<pin id="281" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="100" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="102" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="98" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="138" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="204"><net_src comp="114" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="209"><net_src comp="66" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="213"><net_src comp="82" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="152" pin=11"/></net>

<net id="215"><net_src comp="90" pin="0"/><net_sink comp="152" pin=12"/></net>

<net id="216"><net_src comp="94" pin="0"/><net_sink comp="152" pin=13"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="152" pin=14"/></net>

<net id="218"><net_src comp="2" pin="0"/><net_sink comp="152" pin=15"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="152" pin=16"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="152" pin=17"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="152" pin=18"/></net>

<net id="222"><net_src comp="10" pin="0"/><net_sink comp="152" pin=19"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="152" pin=20"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="152" pin=21"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="152" pin=22"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="152" pin=23"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="152" pin=24"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="152" pin=25"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="152" pin=26"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="152" pin=27"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="152" pin=28"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="152" pin=29"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="152" pin=30"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="152" pin=31"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="152" pin=32"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="152" pin=33"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="152" pin=34"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="152" pin=35"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="152" pin=36"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="152" pin=37"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="152" pin=38"/></net>

<net id="242"><net_src comp="56" pin="0"/><net_sink comp="152" pin=39"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="152" pin=40"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="152" pin=41"/></net>

<net id="245"><net_src comp="68" pin="0"/><net_sink comp="152" pin=42"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="152" pin=43"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="152" pin=44"/></net>

<net id="248"><net_src comp="80" pin="0"/><net_sink comp="152" pin=45"/></net>

<net id="249"><net_src comp="84" pin="0"/><net_sink comp="152" pin=46"/></net>

<net id="250"><net_src comp="88" pin="0"/><net_sink comp="152" pin=47"/></net>

<net id="251"><net_src comp="92" pin="0"/><net_sink comp="152" pin=48"/></net>

<net id="252"><net_src comp="96" pin="0"/><net_sink comp="152" pin=49"/></net>

<net id="258"><net_src comp="104" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="138" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="106" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="108" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="138" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="110" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="253" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: block_A_loader_01 | {2 3 }
	Port: A_1 | {}
	Port: block_A_loader_12 | {2 3 }
	Port: A_2 | {}
	Port: block_A_loader_23 | {2 3 }
	Port: A_3 | {}
	Port: block_A_loader_34 | {2 3 }
	Port: A_4 | {}
	Port: block_A_loader_45 | {2 3 }
	Port: A_5 | {}
	Port: block_A_loader_56 | {2 3 }
	Port: A_6 | {}
	Port: block_A_loader_67 | {2 3 }
	Port: A_7 | {}
	Port: block_A_loader_78 | {2 3 }
	Port: A_8 | {}
	Port: block_A_loader_89 | {2 3 }
	Port: A_9 | {}
	Port: block_A_loader_910 | {2 3 }
	Port: A_10 | {}
	Port: block_A_loader_1011 | {2 3 }
	Port: A_11 | {}
	Port: block_A_loader_1112 | {2 3 }
	Port: v220_0 | {}
	Port: block_B_loader_013 | {2 3 }
	Port: v220_1 | {}
	Port: block_B_loader_114 | {2 3 }
	Port: v220_2 | {}
	Port: block_B_loader_215 | {2 3 }
	Port: v220_3 | {}
	Port: block_B_loader_316 | {2 3 }
	Port: v220_4 | {}
	Port: block_B_loader_417 | {2 3 }
	Port: v220_5 | {}
	Port: block_B_loader_518 | {2 3 }
	Port: v220_6 | {}
	Port: block_B_loader_619 | {2 3 }
	Port: v220_7 | {}
	Port: block_B_loader_720 | {2 3 }
	Port: v220_8 | {}
	Port: block_B_loader_821 | {2 3 }
	Port: v220_9 | {}
	Port: block_B_loader_922 | {2 3 }
	Port: v220_10 | {}
	Port: block_B_loader_1023 | {2 3 }
	Port: v220_11 | {}
	Port: block_B_loader_1124 | {2 3 }
	Port: jj_c | {1 }
 - Input state : 
	Port: init_block_AB_proc33 : A_0 | {2 3 }
	Port: init_block_AB_proc33 : A_1 | {2 3 }
	Port: init_block_AB_proc33 : A_2 | {2 3 }
	Port: init_block_AB_proc33 : A_3 | {2 3 }
	Port: init_block_AB_proc33 : A_4 | {2 3 }
	Port: init_block_AB_proc33 : A_5 | {2 3 }
	Port: init_block_AB_proc33 : A_6 | {2 3 }
	Port: init_block_AB_proc33 : A_7 | {2 3 }
	Port: init_block_AB_proc33 : A_8 | {2 3 }
	Port: init_block_AB_proc33 : A_9 | {2 3 }
	Port: init_block_AB_proc33 : A_10 | {2 3 }
	Port: init_block_AB_proc33 : A_11 | {2 3 }
	Port: init_block_AB_proc33 : v220_0 | {2 3 }
	Port: init_block_AB_proc33 : jj | {1 }
	Port: init_block_AB_proc33 : v220_1 | {2 3 }
	Port: init_block_AB_proc33 : v220_2 | {2 3 }
	Port: init_block_AB_proc33 : v220_3 | {2 3 }
	Port: init_block_AB_proc33 : v220_4 | {2 3 }
	Port: init_block_AB_proc33 : v220_5 | {2 3 }
	Port: init_block_AB_proc33 : v220_6 | {2 3 }
	Port: init_block_AB_proc33 : v220_7 | {2 3 }
	Port: init_block_AB_proc33 : v220_8 | {2 3 }
	Port: init_block_AB_proc33 : v220_9 | {2 3 }
	Port: init_block_AB_proc33 : v220_10 | {2 3 }
	Port: init_block_AB_proc33 : v220_11 | {2 3 }
  - Chain level:
	State 1
		zext_ln174 : 1
		sub_ln174 : 2
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   call   | grp_init_block_AB_proc33_Pipeline_init_block_AB_fu_152 |  38.112 |   372   |   265   |
|----------|--------------------------------------------------------|---------|---------|---------|
|    sub   |                    sub_ln174_fu_273                    |    0    |    0    |    25   |
|----------|--------------------------------------------------------|---------|---------|---------|
|   read   |                   jj_read_read_fu_138                  |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   write  |                 write_ln0_write_fu_144                 |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                      tmp_i_fu_253                      |    0    |    0    |    0    |
|          |                    tmp_139_i_fu_261                    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln174_fu_269                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|
|   Total  |                                                        |  38.112 |   372   |   290   |
|----------|--------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|sub_ln174_reg_279|   18   |
+-----------------+--------+
|      Total      |   18   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   38   |   372  |   290  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |   38   |   390  |   290  |
+-----------+--------+--------+--------+
