<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lcd1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lcd1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lcd1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lcd1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lcd1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lcd1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lcd1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lcd1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lcd1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lcd1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lcd1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lcd1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lcd1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lcd1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lcd1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lcd1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lcd1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lcd1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lcd1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lcd1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lcd1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lcd1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lcd1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lcd1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lcd1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lcd1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lcd1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lcd1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lcd1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lcd1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lcd1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lcd1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lcd1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lcd1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lcd1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1651761554" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8596064139641151421" xil_pn:start_ts="1651761554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651761554" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4903374143393466439" xil_pn:start_ts="1651761554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651761554" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1651761554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651761554" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7812923823691572869" xil_pn:start_ts="1651761554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651761554" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1651761554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651761554" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5390764199732924335" xil_pn:start_ts="1651761554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651887932" xil_pn:in_ck="4347677320" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1990431494459133734" xil_pn:start_ts="1651887923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lcd1.lso"/>
      <outfile xil_pn:name="lcd1.ngc"/>
      <outfile xil_pn:name="lcd1.ngr"/>
      <outfile xil_pn:name="lcd1.prj"/>
      <outfile xil_pn:name="lcd1.stx"/>
      <outfile xil_pn:name="lcd1.syr"/>
      <outfile xil_pn:name="lcd1.xst"/>
      <outfile xil_pn:name="lcd1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1651819462" xil_pn:in_ck="4734620603760" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435893670" xil_pn:start_ts="1651819462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651887938" xil_pn:in_ck="-2231312726189893734" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3384932043741064650" xil_pn:start_ts="1651887932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lcd1.bld"/>
      <outfile xil_pn:name="lcd1.ngd"/>
      <outfile xil_pn:name="lcd1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1651887944" xil_pn:in_ck="-2231311319781275493" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1651887938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lcd1.pcf"/>
      <outfile xil_pn:name="lcd1_map.map"/>
      <outfile xil_pn:name="lcd1_map.mrp"/>
      <outfile xil_pn:name="lcd1_map.ncd"/>
      <outfile xil_pn:name="lcd1_map.ngm"/>
      <outfile xil_pn:name="lcd1_map.xrpt"/>
      <outfile xil_pn:name="lcd1_summary.xml"/>
      <outfile xil_pn:name="lcd1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1651887957" xil_pn:in_ck="-1357381122996526540" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1651887944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lcd1.ncd"/>
      <outfile xil_pn:name="lcd1.pad"/>
      <outfile xil_pn:name="lcd1.par"/>
      <outfile xil_pn:name="lcd1.ptwx"/>
      <outfile xil_pn:name="lcd1.unroutes"/>
      <outfile xil_pn:name="lcd1.xpi"/>
      <outfile xil_pn:name="lcd1_pad.csv"/>
      <outfile xil_pn:name="lcd1_pad.txt"/>
      <outfile xil_pn:name="lcd1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1651887962" xil_pn:in_ck="4734620596135" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1651887957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lcd1.bgn"/>
      <outfile xil_pn:name="lcd1.bit"/>
      <outfile xil_pn:name="lcd1.drc"/>
      <outfile xil_pn:name="lcd1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1651887957" xil_pn:in_ck="-2231496965718883305" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1651887954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lcd1.twr"/>
      <outfile xil_pn:name="lcd1.twx"/>
    </transform>
  </transforms>

</generated_project>
