git clone --depth 1 --no-tags https://github.com/ChienKaiMa/Image-Processing-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376455450
git clone --depth 1 --no-tags https://github.com/embedded-explorer/Verilog-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384905286
git clone --depth 1 --no-tags https://github.com/tharinduSamare/Multicore_processor_verilog_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378637250
git clone --depth 1 --no-tags https://github.com/YuanZhaoHui1999/trafficlight-based-on-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382679471
git clone --depth 1 --no-tags https://github.com/h1kari/wrapped_hoggephase_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375239987
git clone --depth 1 --no-tags https://github.com/Dreadrik/fpga-stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381388002
git clone --depth 1 --no-tags https://github.com/prasanthkumar333/apbtospi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374663800
git clone --depth 1 --no-tags https://github.com/Repeerc/SJTAG-to-JTAG-for-STMP3770.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382370314
git clone --depth 1 --no-tags https://github.com/efabless/openfpga-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377538917
git clone --depth 1 --no-tags https://github.com/scarletea/MipsCPU_multi_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378784303
git clone --depth 1 --no-tags https://github.com/7asebat/DCNN-Accelerator-FC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382782606
git clone --depth 1 --no-tags https://github.com/microSharjeel/KNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379970372
git clone --depth 1 --no-tags https://github.com/jasonho610/FPGA_Biquad_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380675928
git clone --depth 1 --no-tags https://github.com/wengshihao/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374651491
git clone --depth 1 --no-tags https://github.com/redchenjs/hub75e_led_controller_max10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379621355
git clone --depth 1 --no-tags https://github.com/Ideasay/Course-AdvancedVLSI-EccDeisgn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383400418
git clone --depth 1 --no-tags https://github.com/StrideZhou/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376064725
git clone --depth 1 --no-tags https://github.com/dchwebb/FPGA_Risc_V_WS2812.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377286895
git clone --depth 1 --no-tags https://github.com/gautamshah6/Fruit-80-Cipher-Implementation-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377779052
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-DottoriKun_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377937021
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-co502-RISCV-Pipeline-CPU-Implimentation-Group2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382025092
git clone --depth 1 --no-tags https://github.com/Bingogogo8/fpga_stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380626062
git clone --depth 1 --no-tags https://github.com/Shrutisinha22/VOTING-MACHINE-USING-ZEDBOARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380008399
git clone --depth 1 --no-tags https://github.com/embelon/wb_hyperram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375040309
git clone --depth 1 --no-tags https://github.com/lrisora/FPGA-SHA256-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379254395
git clone --depth 1 --no-tags https://github.com/while-TuRe/Single-cycle-CPU31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384660872
git clone --depth 1 --no-tags https://github.com/Moeyulin/FPGAProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375392548
git clone --depth 1 --no-tags https://github.com/davidlenfesty/arvp-ofdm-modem-basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378498051
git clone --depth 1 --no-tags https://github.com/gayangana/multi-core-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378102714
git clone --depth 1 --no-tags https://github.com/SahanGura/single-core-fpga-matrix-multiplyer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374943313
git clone --depth 1 --no-tags https://github.com/no2fpga/no2muacm-bin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380520560
git clone --depth 1 --no-tags https://github.com/Rajlee3107/HDLBits_Solution_Rajlee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384842340
git clone --depth 1 --no-tags https://github.com/sidhantp1906/binary-to-csd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378680633
git clone --depth 1 --no-tags https://github.com/RTimothyEdwards/vsd_lvs_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381364745
git clone --depth 1 --no-tags https://github.com/dchwebb/propel_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374710490
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/AFTx06_Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376390684
git clone --depth 1 --no-tags https://github.com/prateekmohan1/axi_ace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380097055
git clone --depth 1 --no-tags https://github.com/shariethernet/Sequential-Binary-Multiplier---Design-and-Synthesis-with-Skywater-PDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377956200
git clone --depth 1 --no-tags https://github.com/ehao222/viterbe_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380479714
git clone --depth 1 --no-tags https://github.com/vaibhav910/AHB-APB_BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375903674
git clone --depth 1 --no-tags https://github.com/cepdnaclk/e16-co502-RISCV-pipeline-cpu-implementation-group04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381903944
git clone --depth 1 --no-tags https://github.com/bricktrooper/Turing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379758829
git clone --depth 1 --no-tags https://github.com/mohammadalikakavand/DSD-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383831510
git clone --depth 1 --no-tags https://github.com/dheeru-karanam/Convolution-Neural-Network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375673803
git clone --depth 1 --no-tags https://github.com/tlp19/MarsRover-returnSuccess3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376297626
git clone --depth 1 --no-tags https://github.com/hoglet67/SerialULA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383223797
git clone --depth 1 --no-tags https://github.com/nctu-ms07/Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381027043
git clone --depth 1 --no-tags https://github.com/pranav-iitr/PID-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382551458
git clone --depth 1 --no-tags https://github.com/eliecudkowicz/Implementation-of-Hummingbird-Encryption-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380733428
git clone --depth 1 --no-tags https://github.com/shariethernet/Controlpath-Datapath-ASMD-DesigntoSynthesiswithSkywater130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377550987
git clone --depth 1 --no-tags https://github.com/LynnL4/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375941722
git clone --depth 1 --no-tags https://github.com/os-fpga/RTL_Benchmark.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381608175
git clone --depth 1 --no-tags https://github.com/heiallen/RISCV_CGRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377242190
git clone --depth 1 --no-tags https://github.com/aymhwd/RTLs-TBs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383634409
git clone --depth 1 --no-tags https://github.com/NgoMinhNhan/LABs_of_AdvancedDigitalTechnique.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383661031
git clone --depth 1 --no-tags https://github.com/ManasMulpuri/MNIST-Fashion-Images-Detection---ES203-Digital-Systems-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383699253
git clone --depth 1 --no-tags https://github.com/forkaduck/stepper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379182689
git clone --depth 1 --no-tags https://github.com/Vishvas286/sparse-dense.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383342112
git clone --depth 1 --no-tags https://github.com/base-band/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383290695
git clone --depth 1 --no-tags https://github.com/KhanhNguyen1308/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377783975
git clone --depth 1 --no-tags https://github.com/3anWater/basic-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383394488
git clone --depth 1 --no-tags https://github.com/zyad19975/Pass-Keeper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384434154
git clone --depth 1 --no-tags https://github.com/jayjunlee/AM04-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379460511
git clone --depth 1 --no-tags https://github.com/nh-turja/CSE-460-Lab-Session-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382560676
git clone --depth 1 --no-tags https://github.com/SmirnuX/SHA256_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375130206
git clone --depth 1 --no-tags https://github.com/mattvenn/test-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374945685
git clone --depth 1 --no-tags https://github.com/AlexThaFlex/LSDI_Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379366170
git clone --depth 1 --no-tags https://github.com/megharaj123-sh/INSTRUCTION-DECODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380430502
git clone --depth 1 --no-tags https://github.com/davimoreno/quadrature_oscillator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/381123760
git clone --depth 1 --no-tags https://github.com/Xie-Minghui/FPGA_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378547688
git clone --depth 1 --no-tags https://github.com/HeHTao-3381/tinyCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378602974
git clone --depth 1 --no-tags https://github.com/LakshmiAnanyaVemu/Car-Parking-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383042501
git clone --depth 1 --no-tags https://github.com/xuezhen22/oscpu-framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383320987
git clone --depth 1 --no-tags https://github.com/ProxyPlayerHD/65CE816-Softcore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376875729
git clone --depth 1 --no-tags https://github.com/daneshvar-amrollahi/FNN-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378183883
git clone --depth 1 --no-tags https://github.com/sidhantp1906/csd-multiplier-using-booth-technique.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378683151
git clone --depth 1 --no-tags https://github.com/subashchandran420/RISC-V_MIPS-32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375751129
git clone --depth 1 --no-tags https://github.com/NeginKhalifat/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377431833
git clone --depth 1 --no-tags https://github.com/sgwc-mips/mycpu_verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382753104
git clone --depth 1 --no-tags https://github.com/ddribin/go-board-fun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/384608953
git clone --depth 1 --no-tags https://github.com/shreejnanesh/analog_to_digital_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380813024
git clone --depth 1 --no-tags https://github.com/hmgvelas/UEx_picosoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380941319
git clone --depth 1 --no-tags https://github.com/Luca-Dalmasso/LL_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/375758492
git clone --depth 1 --no-tags https://github.com/jialin-sun2019/Learn_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383106693
git clone --depth 1 --no-tags https://github.com/pathange-s/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383210614
git clone --depth 1 --no-tags https://github.com/DehitTrivedi/SIMD_ComputerArchietecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374519570
git clone --depth 1 --no-tags https://github.com/justin78910/HardwareAccelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376666835
git clone --depth 1 --no-tags https://github.com/BugMaker-Boyan/CS202-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/376057211
git clone --depth 1 --no-tags https://github.com/YunXiuRZ/8Bit_CPU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377045975
git clone --depth 1 --no-tags https://github.com/MartianSheep/CryptoProject_LWC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374578420
git clone --depth 1 --no-tags https://github.com/pratikkaul2011/hack-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379642172
git clone --depth 1 --no-tags https://github.com/Ideasay/Course-VLSI-ConfigurableFIRFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378961664
git clone --depth 1 --no-tags https://github.com/b-garbacz/Neokeon128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/378431319
git clone --depth 1 --no-tags https://github.com/jeff999955/DSDL_2021Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382304225
git clone --depth 1 --no-tags https://github.com/dheeru-karanam/Verilog-Snipets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/382258956
git clone --depth 1 --no-tags https://github.com/hubertmucha/Warblade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/383510790
git clone --depth 1 --no-tags https://github.com/mikenie/FPGA-Key.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/377697954
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/FPGA_FIR_lopass_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374497599
git clone --depth 1 --no-tags https://github.com/PallAxelSigurdsson/MPC-Platform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/379680374
git clone --depth 1 --no-tags https://github.com/Alighorab/single-cycle-MIPS-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/380377221
