# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 24
attribute \dynports 1
attribute \src "dut.sv:1.1-36.10"
attribute \top 1
module \simple_memory
  parameter \WIDTH 8
  parameter \DEPTH 16
  parameter \ADDR_WIDTH 4
  wire width 4 $memwr$\memory$addr$2
  wire width 8 $memwr$\memory$data$3
  wire $memwr$\memory$en$4
  wire width 4 $procmux$10_Y
  wire $procmux$18_Y
  wire width 8 $procmux$5_Y
  attribute \src "dut.sv:9.34-9.38"
  wire width 4 input 4 \addr
  attribute \src "dut.sv:6.34-6.37"
  wire input 1 \clk
  attribute \src "dut.sv:10.34-10.41"
  wire width 8 input 5 \data_in
  attribute \src "dut.sv:11.34-11.42"
  wire width 8 output 6 \data_out
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:7.34-7.37"
  wire input 2 \rst
  attribute \src "dut.sv:8.34-8.36"
  wire input 3 \we
  attribute \src "dut.sv:15.21-15.27"
  memory width 8 size 16 \memory
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$23
    parameter \ABITS 4
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\memory"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR $memwr$\memory$addr$2
    connect \CLK \clk
    connect \DATA $memwr$\memory$data$3
    connect \EN { $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 }
  end
  attribute \src "dut.sv:27.13-29.16"
  cell $mux $procmux$10
    parameter \WIDTH 4
    connect \A 4'x
    connect \B \addr
    connect \S \we
    connect \Y $procmux$10_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:20.9-33.12"
  cell $mux $procmux$13
    parameter \WIDTH 4
    connect \A $procmux$10_Y
    connect \B 4'x
    connect \S \rst
    connect \Y $memwr$\memory$addr$2
  end
  attribute \full_case 1
  attribute \src "dut.sv:20.9-33.12"
  cell $mux $procmux$16
    parameter \WIDTH 8
    connect \A \memrd_memory_DATA
    connect \B 8'00000000
    connect \S \rst
    connect \Y \data_out
  end
  attribute \src "dut.sv:27.13-29.16"
  cell $mux $procmux$18
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \we
    connect \Y $procmux$18_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:20.9-33.12"
  cell $mux $procmux$21
    parameter \WIDTH 1
    connect \A $procmux$18_Y
    connect \B 1'0
    connect \S \rst
    connect \Y $memwr$\memory$en$4
  end
  attribute \src "dut.sv:27.13-29.16"
  cell $mux $procmux$5
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \data_in
    connect \S \we
    connect \Y $procmux$5_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:20.9-33.12"
  cell $mux $procmux$8
    parameter \WIDTH 8
    connect \A $procmux$5_Y
    connect \B 8'x
    connect \S \rst
    connect \Y $memwr$\memory$data$3
  end
  attribute \src "dut.sv:32.32-32.36"
  cell $memrd \memrd_memory
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
end
