|cs305_project
Clk => cs305_pll:C1.refclk
pb0 => state_machine:R1.reset
pb1 => state_machine:R1.game
pb2 => button_pause.CLK
pb3 => rand_gen:Rn1.rand_st
pb3 => rand_gen:Rn2.rand_st
pb3 => t_pipe_ball_reset.IN1
pb3 => Two_Digit_Counter:seg.Init
pb3 => speed_control:sc.rst
pb3 => life:lc.rst
sw0 => state_machine:R1.select1
sw0 => endgame:o1.mode
sw0 => speed_control:sc.mode
red_out << vga_sync:V1.red_out
green_out << vga_sync:V1.green_out
blue_out << vga_sync:V1.blue_out
horiz_sync_out << vga_sync:V1.horiz_sync_out
vert_sync_out << vga_sync:V1.vert_sync_out
mouse_data <> mouse:M1.mouse_data
mouse_clk <> mouse:M1.mouse_clk


|cs305_project|cs305_pll:C1
refclk => cs305_pll_0002:cs305_pll_inst.refclk
rst => cs305_pll_0002:cs305_pll_inst.rst
outclk_0 <= cs305_pll_0002:cs305_pll_inst.outclk_0
locked <= cs305_pll_0002:cs305_pll_inst.locked


|cs305_project|cs305_pll:C1|cs305_pll_0002:cs305_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|cs305_project|cs305_pll:C1|cs305_pll_0002:cs305_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|cs305_project|coll_detect:cc2
clk => input_latch.CLK
clk => input~reg0.CLK
bouncy_ball_on => process_0.IN0
pipe_on => process_0.IN1
input <= input~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|vga_sync:V1
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out~reg0.CLK
clock_25Mhz => green_out~reg0.CLK
clock_25Mhz => red_out~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red => red_out.IN1
green => green_out.IN1
blue => blue_out.IN1
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|bouncy_ball:B1
clk => ~NO_FANOUT~
vert_sync => ball_y_pos[0].CLK
vert_sync => ball_y_pos[1].CLK
vert_sync => ball_y_pos[2].CLK
vert_sync => ball_y_pos[3].CLK
vert_sync => ball_y_pos[4].CLK
vert_sync => ball_y_pos[5].CLK
vert_sync => ball_y_pos[6].CLK
vert_sync => ball_y_pos[7].CLK
vert_sync => ball_y_pos[8].CLK
vert_sync => ball_y_pos[9].CLK
vert_sync => ball_y_motion[0].CLK
vert_sync => ball_y_motion[1].CLK
vert_sync => ball_y_motion[2].CLK
vert_sync => ball_y_motion[3].CLK
vert_sync => ball_y_motion[4].CLK
vert_sync => ball_y_motion[5].CLK
vert_sync => ball_y_motion[6].CLK
vert_sync => ball_y_motion[7].CLK
vert_sync => ball_y_motion[8].CLK
vert_sync => ball_y_motion[9].CLK
mouse_click => notEnable.IN0
enable_in => enable.IN1
pause_in => ball_y_motion[2].IN1
pause_in => ball_y_motion[9].IN1
pause_in => ball_y_motion[9].IN1
left_button => Ball_Mot.IN1
left_button => ball_y_motion[2].IN1
left_button => ball_y_motion[9].IN1
right_button => ~NO_FANOUT~
pixel_row[0] => Add2.IN20
pixel_row[0] => LessThan3.IN22
pixel_row[0] => Add6.IN20
pixel_row[0] => LessThan7.IN22
pixel_row[1] => Add2.IN19
pixel_row[1] => LessThan3.IN21
pixel_row[1] => Add6.IN19
pixel_row[1] => LessThan7.IN21
pixel_row[2] => Add2.IN18
pixel_row[2] => LessThan3.IN20
pixel_row[2] => Add6.IN18
pixel_row[2] => LessThan7.IN20
pixel_row[3] => Add2.IN17
pixel_row[3] => LessThan3.IN19
pixel_row[3] => Add6.IN17
pixel_row[3] => LessThan7.IN19
pixel_row[4] => Add2.IN16
pixel_row[4] => LessThan3.IN18
pixel_row[4] => Add6.IN16
pixel_row[4] => LessThan7.IN18
pixel_row[5] => Add2.IN15
pixel_row[5] => LessThan3.IN17
pixel_row[5] => Add6.IN15
pixel_row[5] => LessThan7.IN17
pixel_row[6] => Add2.IN14
pixel_row[6] => LessThan3.IN16
pixel_row[6] => Add6.IN14
pixel_row[6] => LessThan7.IN16
pixel_row[7] => Add2.IN13
pixel_row[7] => LessThan3.IN15
pixel_row[7] => Add6.IN13
pixel_row[7] => LessThan7.IN15
pixel_row[8] => Add2.IN12
pixel_row[8] => LessThan3.IN14
pixel_row[8] => Add6.IN12
pixel_row[8] => LessThan7.IN14
pixel_row[9] => Add2.IN11
pixel_row[9] => LessThan3.IN13
pixel_row[9] => Add6.IN11
pixel_row[9] => LessThan7.IN13
pixel_column[0] => Add0.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[0] => Add4.IN22
pixel_column[0] => LessThan5.IN24
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[1] => Add0.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[1] => Add4.IN21
pixel_column[1] => LessThan5.IN23
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[2] => Add0.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[2] => Add4.IN20
pixel_column[2] => LessThan5.IN22
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[3] => Add0.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[3] => Add4.IN19
pixel_column[3] => LessThan5.IN21
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[4] => Add0.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[4] => Add4.IN18
pixel_column[4] => LessThan5.IN20
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[5] => Add0.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[5] => Add4.IN17
pixel_column[5] => LessThan5.IN19
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[6] => Add0.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[6] => Add4.IN16
pixel_column[6] => LessThan5.IN18
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[7] => Add0.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[7] => Add4.IN15
pixel_column[7] => LessThan5.IN17
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[8] => Add0.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[8] => Add4.IN14
pixel_column[8] => LessThan5.IN16
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[9] => Add0.IN13
pixel_column[9] => LessThan1.IN15
pixel_column[9] => Add4.IN13
pixel_column[9] => LessThan5.IN15
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pipe_on => collision.IN1
red <= ball_on.DB_MAX_OUTPUT_PORT_TYPE
green <= ground_on.DB_MAX_OUTPUT_PORT_TYPE
blue <= background_on.DB_MAX_OUTPUT_PORT_TYPE
ball_state <= ball_state.DB_MAX_OUTPUT_PORT_TYPE
collision <= collision.DB_MAX_OUTPUT_PORT_TYPE
enable_out <= enable_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|MOUSE:M1
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1
pixel_row[0] => Sprite_Printer:title_f.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_l.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_a.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_p.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_p1.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_y.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_b.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_i.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_r.pixel_row[0]
pixel_row[0] => Sprite_Printer:title_d.pixel_row[0]
pixel_row[0] => Sprite_Printer:play_p.pixel_row[0]
pixel_row[0] => Sprite_Printer:play_l.pixel_row[0]
pixel_row[0] => Sprite_Printer:play_a.pixel_row[0]
pixel_row[0] => Sprite_Printer:play_y.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_t.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_u.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_t1.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_o.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_r.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_i.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_a.pixel_row[0]
pixel_row[0] => Sprite_Printer:tut_l.pixel_row[0]
pixel_row[1] => Sprite_Printer:title_f.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_l.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_a.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_p.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_p1.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_y.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_b.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_i.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_r.pixel_row[1]
pixel_row[1] => Sprite_Printer:title_d.pixel_row[1]
pixel_row[1] => Sprite_Printer:play_p.pixel_row[1]
pixel_row[1] => Sprite_Printer:play_l.pixel_row[1]
pixel_row[1] => Sprite_Printer:play_a.pixel_row[1]
pixel_row[1] => Sprite_Printer:play_y.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_t.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_u.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_t1.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_o.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_r.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_i.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_a.pixel_row[1]
pixel_row[1] => Sprite_Printer:tut_l.pixel_row[1]
pixel_row[2] => Sprite_Printer:title_f.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_l.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_a.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_p.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_p1.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_y.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_b.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_i.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_r.pixel_row[2]
pixel_row[2] => Sprite_Printer:title_d.pixel_row[2]
pixel_row[2] => Sprite_Printer:play_p.pixel_row[2]
pixel_row[2] => Sprite_Printer:play_l.pixel_row[2]
pixel_row[2] => Sprite_Printer:play_a.pixel_row[2]
pixel_row[2] => Sprite_Printer:play_y.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_t.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_u.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_t1.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_o.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_r.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_i.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_a.pixel_row[2]
pixel_row[2] => Sprite_Printer:tut_l.pixel_row[2]
pixel_row[3] => Sprite_Printer:title_f.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_l.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_a.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_p.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_p1.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_y.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_b.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_i.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_r.pixel_row[3]
pixel_row[3] => Sprite_Printer:title_d.pixel_row[3]
pixel_row[3] => Sprite_Printer:play_p.pixel_row[3]
pixel_row[3] => Sprite_Printer:play_l.pixel_row[3]
pixel_row[3] => Sprite_Printer:play_a.pixel_row[3]
pixel_row[3] => Sprite_Printer:play_y.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_t.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_u.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_t1.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_o.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_r.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_i.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_a.pixel_row[3]
pixel_row[3] => Sprite_Printer:tut_l.pixel_row[3]
pixel_row[4] => Sprite_Printer:title_f.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_l.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_a.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_p.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_p1.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_y.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_b.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_i.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_r.pixel_row[4]
pixel_row[4] => Sprite_Printer:title_d.pixel_row[4]
pixel_row[4] => Sprite_Printer:play_p.pixel_row[4]
pixel_row[4] => Sprite_Printer:play_l.pixel_row[4]
pixel_row[4] => Sprite_Printer:play_a.pixel_row[4]
pixel_row[4] => Sprite_Printer:play_y.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_t.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_u.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_t1.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_o.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_r.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_i.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_a.pixel_row[4]
pixel_row[4] => Sprite_Printer:tut_l.pixel_row[4]
pixel_row[5] => Sprite_Printer:title_f.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_l.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_a.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_p.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_p1.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_y.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_b.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_i.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_r.pixel_row[5]
pixel_row[5] => Sprite_Printer:title_d.pixel_row[5]
pixel_row[5] => Sprite_Printer:play_p.pixel_row[5]
pixel_row[5] => Sprite_Printer:play_l.pixel_row[5]
pixel_row[5] => Sprite_Printer:play_a.pixel_row[5]
pixel_row[5] => Sprite_Printer:play_y.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_t.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_u.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_t1.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_o.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_r.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_i.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_a.pixel_row[5]
pixel_row[5] => Sprite_Printer:tut_l.pixel_row[5]
pixel_row[6] => Sprite_Printer:title_f.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_l.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_a.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_p.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_p1.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_y.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_b.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_i.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_r.pixel_row[6]
pixel_row[6] => Sprite_Printer:title_d.pixel_row[6]
pixel_row[6] => Sprite_Printer:play_p.pixel_row[6]
pixel_row[6] => Sprite_Printer:play_l.pixel_row[6]
pixel_row[6] => Sprite_Printer:play_a.pixel_row[6]
pixel_row[6] => Sprite_Printer:play_y.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_t.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_u.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_t1.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_o.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_r.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_i.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_a.pixel_row[6]
pixel_row[6] => Sprite_Printer:tut_l.pixel_row[6]
pixel_row[7] => Sprite_Printer:title_f.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_l.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_a.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_p.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_p1.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_y.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_b.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_i.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_r.pixel_row[7]
pixel_row[7] => Sprite_Printer:title_d.pixel_row[7]
pixel_row[7] => Sprite_Printer:play_p.pixel_row[7]
pixel_row[7] => Sprite_Printer:play_l.pixel_row[7]
pixel_row[7] => Sprite_Printer:play_a.pixel_row[7]
pixel_row[7] => Sprite_Printer:play_y.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_t.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_u.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_t1.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_o.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_r.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_i.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_a.pixel_row[7]
pixel_row[7] => Sprite_Printer:tut_l.pixel_row[7]
pixel_row[8] => Sprite_Printer:title_f.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_l.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_a.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_p.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_p1.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_y.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_b.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_i.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_r.pixel_row[8]
pixel_row[8] => Sprite_Printer:title_d.pixel_row[8]
pixel_row[8] => Sprite_Printer:play_p.pixel_row[8]
pixel_row[8] => Sprite_Printer:play_l.pixel_row[8]
pixel_row[8] => Sprite_Printer:play_a.pixel_row[8]
pixel_row[8] => Sprite_Printer:play_y.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_t.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_u.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_t1.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_o.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_r.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_i.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_a.pixel_row[8]
pixel_row[8] => Sprite_Printer:tut_l.pixel_row[8]
pixel_row[9] => Sprite_Printer:title_f.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_l.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_a.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_p.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_p1.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_y.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_b.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_i.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_r.pixel_row[9]
pixel_row[9] => Sprite_Printer:title_d.pixel_row[9]
pixel_row[9] => Sprite_Printer:play_p.pixel_row[9]
pixel_row[9] => Sprite_Printer:play_l.pixel_row[9]
pixel_row[9] => Sprite_Printer:play_a.pixel_row[9]
pixel_row[9] => Sprite_Printer:play_y.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_t.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_u.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_t1.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_o.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_r.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_i.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_a.pixel_row[9]
pixel_row[9] => Sprite_Printer:tut_l.pixel_row[9]
pixel_col[0] => Sprite_Printer:title_f.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_l.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_a.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_p.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_p1.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_y.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_b.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_i.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_r.pixel_col[0]
pixel_col[0] => Sprite_Printer:title_d.pixel_col[0]
pixel_col[0] => Sprite_Printer:play_p.pixel_col[0]
pixel_col[0] => Sprite_Printer:play_l.pixel_col[0]
pixel_col[0] => Sprite_Printer:play_a.pixel_col[0]
pixel_col[0] => Sprite_Printer:play_y.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_t.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_u.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_t1.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_o.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_r.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_i.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_a.pixel_col[0]
pixel_col[0] => Sprite_Printer:tut_l.pixel_col[0]
pixel_col[1] => Sprite_Printer:title_f.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_l.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_a.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_p.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_p1.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_y.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_b.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_i.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_r.pixel_col[1]
pixel_col[1] => Sprite_Printer:title_d.pixel_col[1]
pixel_col[1] => Sprite_Printer:play_p.pixel_col[1]
pixel_col[1] => Sprite_Printer:play_l.pixel_col[1]
pixel_col[1] => Sprite_Printer:play_a.pixel_col[1]
pixel_col[1] => Sprite_Printer:play_y.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_t.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_u.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_t1.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_o.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_r.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_i.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_a.pixel_col[1]
pixel_col[1] => Sprite_Printer:tut_l.pixel_col[1]
pixel_col[2] => Sprite_Printer:title_f.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_l.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_a.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_p.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_p1.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_y.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_b.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_i.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_r.pixel_col[2]
pixel_col[2] => Sprite_Printer:title_d.pixel_col[2]
pixel_col[2] => Sprite_Printer:play_p.pixel_col[2]
pixel_col[2] => Sprite_Printer:play_l.pixel_col[2]
pixel_col[2] => Sprite_Printer:play_a.pixel_col[2]
pixel_col[2] => Sprite_Printer:play_y.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_t.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_u.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_t1.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_o.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_r.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_i.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_a.pixel_col[2]
pixel_col[2] => Sprite_Printer:tut_l.pixel_col[2]
pixel_col[3] => Sprite_Printer:title_f.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_l.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_a.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_p.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_p1.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_y.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_b.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_i.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_r.pixel_col[3]
pixel_col[3] => Sprite_Printer:title_d.pixel_col[3]
pixel_col[3] => Sprite_Printer:play_p.pixel_col[3]
pixel_col[3] => Sprite_Printer:play_l.pixel_col[3]
pixel_col[3] => Sprite_Printer:play_a.pixel_col[3]
pixel_col[3] => Sprite_Printer:play_y.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_t.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_u.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_t1.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_o.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_r.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_i.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_a.pixel_col[3]
pixel_col[3] => Sprite_Printer:tut_l.pixel_col[3]
pixel_col[4] => Sprite_Printer:title_f.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_l.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_a.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_p.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_p1.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_y.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_b.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_i.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_r.pixel_col[4]
pixel_col[4] => Sprite_Printer:title_d.pixel_col[4]
pixel_col[4] => Sprite_Printer:play_p.pixel_col[4]
pixel_col[4] => Sprite_Printer:play_l.pixel_col[4]
pixel_col[4] => Sprite_Printer:play_a.pixel_col[4]
pixel_col[4] => Sprite_Printer:play_y.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_t.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_u.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_t1.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_o.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_r.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_i.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_a.pixel_col[4]
pixel_col[4] => Sprite_Printer:tut_l.pixel_col[4]
pixel_col[5] => Sprite_Printer:title_f.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_l.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_a.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_p.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_p1.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_y.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_b.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_i.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_r.pixel_col[5]
pixel_col[5] => Sprite_Printer:title_d.pixel_col[5]
pixel_col[5] => Sprite_Printer:play_p.pixel_col[5]
pixel_col[5] => Sprite_Printer:play_l.pixel_col[5]
pixel_col[5] => Sprite_Printer:play_a.pixel_col[5]
pixel_col[5] => Sprite_Printer:play_y.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_t.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_u.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_t1.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_o.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_r.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_i.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_a.pixel_col[5]
pixel_col[5] => Sprite_Printer:tut_l.pixel_col[5]
pixel_col[6] => Sprite_Printer:title_f.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_l.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_a.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_p.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_p1.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_y.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_b.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_i.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_r.pixel_col[6]
pixel_col[6] => Sprite_Printer:title_d.pixel_col[6]
pixel_col[6] => Sprite_Printer:play_p.pixel_col[6]
pixel_col[6] => Sprite_Printer:play_l.pixel_col[6]
pixel_col[6] => Sprite_Printer:play_a.pixel_col[6]
pixel_col[6] => Sprite_Printer:play_y.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_t.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_u.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_t1.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_o.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_r.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_i.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_a.pixel_col[6]
pixel_col[6] => Sprite_Printer:tut_l.pixel_col[6]
pixel_col[7] => Sprite_Printer:title_f.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_l.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_a.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_p.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_p1.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_y.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_b.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_i.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_r.pixel_col[7]
pixel_col[7] => Sprite_Printer:title_d.pixel_col[7]
pixel_col[7] => Sprite_Printer:play_p.pixel_col[7]
pixel_col[7] => Sprite_Printer:play_l.pixel_col[7]
pixel_col[7] => Sprite_Printer:play_a.pixel_col[7]
pixel_col[7] => Sprite_Printer:play_y.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_t.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_u.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_t1.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_o.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_r.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_i.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_a.pixel_col[7]
pixel_col[7] => Sprite_Printer:tut_l.pixel_col[7]
pixel_col[8] => Sprite_Printer:title_f.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_l.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_a.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_p.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_p1.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_y.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_b.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_i.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_r.pixel_col[8]
pixel_col[8] => Sprite_Printer:title_d.pixel_col[8]
pixel_col[8] => Sprite_Printer:play_p.pixel_col[8]
pixel_col[8] => Sprite_Printer:play_l.pixel_col[8]
pixel_col[8] => Sprite_Printer:play_a.pixel_col[8]
pixel_col[8] => Sprite_Printer:play_y.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_t.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_u.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_t1.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_o.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_r.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_i.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_a.pixel_col[8]
pixel_col[8] => Sprite_Printer:tut_l.pixel_col[8]
pixel_col[9] => Sprite_Printer:title_f.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_l.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_a.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_p.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_p1.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_y.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_b.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_i.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_r.pixel_col[9]
pixel_col[9] => Sprite_Printer:title_d.pixel_col[9]
pixel_col[9] => Sprite_Printer:play_p.pixel_col[9]
pixel_col[9] => Sprite_Printer:play_l.pixel_col[9]
pixel_col[9] => Sprite_Printer:play_a.pixel_col[9]
pixel_col[9] => Sprite_Printer:play_y.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_t.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_u.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_t1.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_o.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_r.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_i.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_a.pixel_col[9]
pixel_col[9] => Sprite_Printer:tut_l.pixel_col[9]
Clk => Sprite_Printer:title_f.clk
Clk => Sprite_Printer:title_l.clk
Clk => Sprite_Printer:title_a.clk
Clk => Sprite_Printer:title_p.clk
Clk => Sprite_Printer:title_p1.clk
Clk => Sprite_Printer:title_y.clk
Clk => Sprite_Printer:title_b.clk
Clk => Sprite_Printer:title_i.clk
Clk => Sprite_Printer:title_r.clk
Clk => Sprite_Printer:title_d.clk
Clk => Sprite_Printer:play_p.clk
Clk => Sprite_Printer:play_l.clk
Clk => Sprite_Printer:play_a.clk
Clk => Sprite_Printer:play_y.clk
Clk => Sprite_Printer:tut_t.clk
Clk => Sprite_Printer:tut_u.clk
Clk => Sprite_Printer:tut_t1.clk
Clk => Sprite_Printer:tut_o.clk
Clk => Sprite_Printer:tut_r.clk
Clk => Sprite_Printer:tut_i.clk
Clk => Sprite_Printer:tut_a.clk
Clk => Sprite_Printer:tut_l.clk
enable => Sprite_Printer:play_p.enable
enable => Sprite_Printer:play_l.enable
enable => Sprite_Printer:play_a.enable
enable => Sprite_Printer:play_y.enable
enable => Sprite_Printer:tut_t.enable
enable => Sprite_Printer:tut_u.enable
enable => Sprite_Printer:tut_t1.enable
enable => Sprite_Printer:tut_o.enable
enable => Sprite_Printer:tut_r.enable
enable => Sprite_Printer:tut_i.enable
enable => Sprite_Printer:tut_a.enable
enable => Sprite_Printer:tut_l.enable
mode_sel => ~NO_FANOUT~
Red_out1 <= Red_out1.DB_MAX_OUTPUT_PORT_TYPE
Green_out1 <= Green_out1.DB_MAX_OUTPUT_PORT_TYPE
Blue_out1 <= Blue_out1.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_f
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_f|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_l
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_a
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_p
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_p1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_p1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_y
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_b
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_b|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_i
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_r
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:title_d
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:title_d|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:play_p
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:play_p|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:play_l
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:play_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:play_a
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:play_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:play_y
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:play_y|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_t
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_t|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_u
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_u|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_t1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_t1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_o
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_r
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_i
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_i|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_a
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|start:P1|SPRITE_PRINTER:tut_l
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|start:P1|SPRITE_PRINTER:tut_l|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|rand_gen:Rn1
clk => s1[0].CLK
clk => s1[1].CLK
clk => s1[2].CLK
clk => s1[3].CLK
clk => s1[4].CLK
clk => s1[5].CLK
clk => s1[6].CLK
clk => s1[7].CLK
clk => s1[8].CLK
clk => t_psudo[0].CLK
clk => t_psudo[1].CLK
clk => t_psudo[2].CLK
clk => t_psudo[3].CLK
clk => t_psudo[4].CLK
clk => t_psudo[5].CLK
clk => t_psudo[6].CLK
clk => t_psudo[7].CLK
clk => t_psudo[8].CLK
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => s1[0].ENA
rand_st => s1[1].ENA
rand_st => s1[2].ENA
rand_st => s1[3].ENA
rand_st => s1[4].ENA
rand_st => s1[5].ENA
rand_st => s1[6].ENA
rand_st => s1[7].ENA
rand_st => s1[8].ENA
psudo[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[8] <= <GND>


|cs305_project|rand_gen:Rn2
clk => s1[0].CLK
clk => s1[1].CLK
clk => s1[2].CLK
clk => s1[3].CLK
clk => s1[4].CLK
clk => s1[5].CLK
clk => s1[6].CLK
clk => s1[7].CLK
clk => s1[8].CLK
clk => t_psudo[0].CLK
clk => t_psudo[1].CLK
clk => t_psudo[2].CLK
clk => t_psudo[3].CLK
clk => t_psudo[4].CLK
clk => t_psudo[5].CLK
clk => t_psudo[6].CLK
clk => t_psudo[7].CLK
clk => t_psudo[8].CLK
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => s1[0].ENA
rand_st => s1[1].ENA
rand_st => s1[2].ENA
rand_st => s1[3].ENA
rand_st => s1[4].ENA
rand_st => s1[5].ENA
rand_st => s1[6].ENA
rand_st => s1[7].ENA
rand_st => s1[8].ENA
psudo[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[8] <= <GND>


|cs305_project|pipes:d1
clk => rand_gen:heightGen.clk
clk => SPRITE_PRINTER:C_S.clk
horiz_sync => timer1[0].CLK
horiz_sync => timer1[1].CLK
horiz_sync => timer1[2].CLK
horiz_sync => timer1[3].CLK
horiz_sync => timer1[4].CLK
horiz_sync => timer1[5].CLK
horiz_sync => timer1[6].CLK
horiz_sync => timer1[7].CLK
horiz_sync => timer1[8].CLK
horiz_sync => timer1[9].CLK
horiz_sync => initial~reg0.CLK
horiz_sync => pipe_h[0].CLK
horiz_sync => pipe_h[1].CLK
horiz_sync => pipe_h[2].CLK
horiz_sync => pipe_h[3].CLK
horiz_sync => pipe_h[4].CLK
horiz_sync => pipe_h[5].CLK
horiz_sync => pipe_h[6].CLK
horiz_sync => pipe_h[7].CLK
horiz_sync => pipe_h[8].CLK
horiz_sync => pipe_h[9].CLK
horiz_sync => pipe_x[0].CLK
horiz_sync => pipe_x[1].CLK
horiz_sync => pipe_x[2].CLK
horiz_sync => pipe_x[3].CLK
horiz_sync => pipe_x[4].CLK
horiz_sync => pipe_x[5].CLK
horiz_sync => pipe_x[6].CLK
horiz_sync => pipe_x[7].CLK
horiz_sync => pipe_x[8].CLK
horiz_sync => pipe_x[9].CLK
horiz_sync => pipe_x[10].CLK
horiz_sync => power.CLK
vert_sync => ~NO_FANOUT~
enable => power.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_x.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => pipe_h.OUTPUTSELECT
enable => initial.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
enable => timer1.OUTPUTSELECT
reset => power.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_x.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => pipe_h.OUTPUTSELECT
reset => initial.OUTPUTSELECT
reset => rand_gen:heightGen.rand_st
reset => timer1[9].ENA
reset => timer1[8].ENA
reset => timer1[7].ENA
reset => timer1[6].ENA
reset => timer1[5].ENA
reset => timer1[4].ENA
reset => timer1[3].ENA
reset => timer1[2].ENA
reset => timer1[1].ENA
reset => timer1[0].ENA
pause => pipe_M.IN1
collision_in => ~NO_FANOUT~
pixel_row[0] => LessThan0.IN10
pixel_row[0] => LessThan3.IN17
pixel_row[0] => SPRITE_PRINTER:C_S.pixel_row[0]
pixel_row[1] => LessThan0.IN9
pixel_row[1] => LessThan3.IN16
pixel_row[1] => SPRITE_PRINTER:C_S.pixel_row[1]
pixel_row[2] => LessThan0.IN8
pixel_row[2] => LessThan3.IN15
pixel_row[2] => SPRITE_PRINTER:C_S.pixel_row[2]
pixel_row[3] => LessThan0.IN7
pixel_row[3] => LessThan3.IN14
pixel_row[3] => SPRITE_PRINTER:C_S.pixel_row[3]
pixel_row[4] => LessThan0.IN6
pixel_row[4] => LessThan3.IN13
pixel_row[4] => SPRITE_PRINTER:C_S.pixel_row[4]
pixel_row[5] => LessThan0.IN5
pixel_row[5] => LessThan3.IN12
pixel_row[5] => SPRITE_PRINTER:C_S.pixel_row[5]
pixel_row[6] => LessThan0.IN4
pixel_row[6] => LessThan3.IN11
pixel_row[6] => SPRITE_PRINTER:C_S.pixel_row[6]
pixel_row[7] => LessThan0.IN3
pixel_row[7] => LessThan3.IN10
pixel_row[7] => SPRITE_PRINTER:C_S.pixel_row[7]
pixel_row[8] => LessThan0.IN2
pixel_row[8] => LessThan3.IN9
pixel_row[8] => SPRITE_PRINTER:C_S.pixel_row[8]
pixel_row[9] => LessThan0.IN1
pixel_row[9] => LessThan3.IN8
pixel_row[9] => SPRITE_PRINTER:C_S.pixel_row[9]
pixel_column[0] => LessThan1.IN11
pixel_column[0] => Add0.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => SPRITE_PRINTER:C_S.pixel_col[0]
pixel_column[1] => LessThan1.IN10
pixel_column[1] => Add0.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => SPRITE_PRINTER:C_S.pixel_col[1]
pixel_column[2] => LessThan1.IN9
pixel_column[2] => Add0.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => SPRITE_PRINTER:C_S.pixel_col[2]
pixel_column[3] => LessThan1.IN8
pixel_column[3] => Add0.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => SPRITE_PRINTER:C_S.pixel_col[3]
pixel_column[4] => LessThan1.IN7
pixel_column[4] => Add0.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => SPRITE_PRINTER:C_S.pixel_col[4]
pixel_column[5] => LessThan1.IN6
pixel_column[5] => Add0.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => SPRITE_PRINTER:C_S.pixel_col[5]
pixel_column[6] => LessThan1.IN5
pixel_column[6] => Add0.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => SPRITE_PRINTER:C_S.pixel_col[6]
pixel_column[7] => LessThan1.IN4
pixel_column[7] => Add0.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => SPRITE_PRINTER:C_S.pixel_col[7]
pixel_column[8] => LessThan1.IN3
pixel_column[8] => Add0.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => SPRITE_PRINTER:C_S.pixel_col[8]
pixel_column[9] => LessThan1.IN2
pixel_column[9] => Add0.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => SPRITE_PRINTER:C_S.pixel_col[9]
pipe_height[0] => LessThan7.IN20
pipe_height[0] => LessThan8.IN20
pipe_height[0] => p1.DATAA
pipe_height[1] => LessThan7.IN19
pipe_height[1] => LessThan8.IN19
pipe_height[1] => p1.DATAA
pipe_height[2] => LessThan7.IN18
pipe_height[2] => LessThan8.IN18
pipe_height[2] => p1.DATAA
pipe_height[3] => LessThan7.IN17
pipe_height[3] => LessThan8.IN17
pipe_height[3] => p1.DATAA
pipe_height[4] => LessThan7.IN16
pipe_height[4] => LessThan8.IN16
pipe_height[4] => p1.DATAA
pipe_height[5] => LessThan7.IN15
pipe_height[5] => LessThan8.IN15
pipe_height[5] => p1.DATAA
pipe_height[6] => LessThan7.IN14
pipe_height[6] => LessThan8.IN14
pipe_height[6] => p1.DATAA
pipe_height[7] => LessThan7.IN13
pipe_height[7] => LessThan8.IN13
pipe_height[7] => p1.DATAA
pipe_height[8] => LessThan7.IN12
pipe_height[8] => LessThan8.IN12
pipe_height[8] => p1.DATAA
pipe_height[9] => LessThan7.IN11
pipe_height[9] => LessThan8.IN11
pipe_height[9] => p1.DATAA
coin_height[0] => ~NO_FANOUT~
coin_height[1] => ~NO_FANOUT~
coin_height[2] => ~NO_FANOUT~
coin_height[3] => ~NO_FANOUT~
coin_height[4] => ~NO_FANOUT~
coin_height[5] => ~NO_FANOUT~
coin_height[6] => ~NO_FANOUT~
coin_height[7] => ~NO_FANOUT~
coin_height[8] => ~NO_FANOUT~
coin_height[9] => ~NO_FANOUT~
speed[0] => Equal1.IN9
speed[1] => Equal1.IN8
speed[2] => Equal1.IN7
speed[3] => Equal1.IN6
speed[4] => Equal1.IN5
speed[5] => Equal1.IN4
speed[6] => Equal1.IN3
speed[7] => Equal1.IN2
speed[8] => Equal1.IN1
init[0] => pipe_x.DATAB
init[1] => pipe_x.DATAB
init[2] => pipe_x.DATAB
init[3] => pipe_x.DATAB
init[4] => pipe_x.DATAB
init[5] => pipe_x.DATAB
init[6] => pipe_x.DATAB
init[7] => pipe_x.DATAB
init[8] => pipe_x.DATAB
init[9] => pipe_x.DATAB
init[10] => pipe_x.DATAB
col => ~NO_FANOUT~
Red <= Red.DB_MAX_OUTPUT_PORT_TYPE
Green <= SPRITE_PRINTER:C_S.green_out
Blue <= Blue.DB_MAX_OUTPUT_PORT_TYPE
pipe_s <= pipe_s.DB_MAX_OUTPUT_PORT_TYPE
coin_s <= coin_s.DB_MAX_OUTPUT_PORT_TYPE
count <= count.DB_MAX_OUTPUT_PORT_TYPE
initial <= initial~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst <= comb.DB_MAX_OUTPUT_PORT_TYPE
life_count[0] <= <GND>
life_count[1] <= <GND>
life_count[2] <= <GND>
life_count[3] <= <GND>
pipe_on_out <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|pipes:d1|rand_gen:heightGen
clk => s1[0].CLK
clk => s1[1].CLK
clk => s1[2].CLK
clk => s1[3].CLK
clk => s1[4].CLK
clk => s1[5].CLK
clk => s1[6].CLK
clk => s1[7].CLK
clk => s1[8].CLK
clk => t_psudo[0].CLK
clk => t_psudo[1].CLK
clk => t_psudo[2].CLK
clk => t_psudo[3].CLK
clk => t_psudo[4].CLK
clk => t_psudo[5].CLK
clk => t_psudo[6].CLK
clk => t_psudo[7].CLK
clk => t_psudo[8].CLK
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => t_psudo.OUTPUTSELECT
rand_st => s1[0].ENA
rand_st => s1[1].ENA
rand_st => s1[2].ENA
rand_st => s1[3].ENA
rand_st => s1[4].ENA
rand_st => s1[5].ENA
rand_st => s1[6].ENA
rand_st => s1[7].ENA
rand_st => s1[8].ENA
psudo[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
psudo[8] <= <GND>


|cs305_project|pipes:d1|SPRITE_PRINTER:C_S
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|pipes:d1|SPRITE_PRINTER:C_S|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|state_machine:R1
clk => state~1.DATAIN
reset => Selector10.IN2
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => Selector5.IN2
h_sync => ~NO_FANOUT~
v_sync => ~NO_FANOUT~
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => ~NO_FANOUT~
pixel_row[3] => ~NO_FANOUT~
pixel_row[4] => ~NO_FANOUT~
pixel_row[5] => ~NO_FANOUT~
pixel_row[6] => ~NO_FANOUT~
pixel_row[7] => ~NO_FANOUT~
pixel_row[8] => ~NO_FANOUT~
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => ~NO_FANOUT~
pixel_column[1] => ~NO_FANOUT~
pixel_column[2] => ~NO_FANOUT~
pixel_column[3] => ~NO_FANOUT~
pixel_column[4] => ~NO_FANOUT~
pixel_column[5] => ~NO_FANOUT~
pixel_column[6] => ~NO_FANOUT~
pixel_column[7] => ~NO_FANOUT~
pixel_column[8] => ~NO_FANOUT~
pixel_column[9] => ~NO_FANOUT~
game => Selector5.IN5
game => next_state.OUTPUTSELECT
game => next_state.OUTPUTSELECT
pause => next_state.DATAA
pause => next_state.DATAA
pause => Selector6.IN4
pause => Selector7.IN4
pause => next_state.DATAA
pause => Selector8.IN1
pause => next_state.DATAA
pause => Selector9.IN1
lose => next_state.OUTPUTSELECT
lose => next_state.OUTPUTSELECT
lose => Selector10.IN3
ending1 => next_state.OUTPUTSELECT
ending1 => next_state.OUTPUTSELECT
ending1 => Selector10.IN4
bouncy_ball_r => red.IN0
bouncy_ball_g => green.IN0
bouncy_ball_b => blue.IN0
pipes_r => red.IN1
pipes_g => green.IN1
pipes_b => blue.IN1
start_r => Selector0.IN4
start_g => Selector1.IN4
start_b => Selector2.IN4
l_r => red.IN1
l_g => green.IN1
l_b => blue.IN1
live_count[0] => ~NO_FANOUT~
live_count[1] => ~NO_FANOUT~
live_count[2] => ~NO_FANOUT~
live_count[3] => ~NO_FANOUT~
endgame_r => Selector0.IN5
endgame_g => Selector1.IN5
endgame_b => Selector2.IN5
pause_r => Selector0.IN6
pause_g => Selector1.IN6
pause_b => Selector2.IN6
select1 => next_state.DATAB
select1 => next_state.DATAB
enable <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
pause_out <= pause_out$latch.DB_MAX_OUTPUT_PORT_TYPE
red <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
green <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
blue <= Selector2.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1
pixel_row[0] => Sprite_Printer:g.pixel_row[0]
pixel_row[0] => Sprite_Printer:a.pixel_row[0]
pixel_row[0] => Sprite_Printer:m.pixel_row[0]
pixel_row[0] => Sprite_Printer:e.pixel_row[0]
pixel_row[0] => Sprite_Printer:o.pixel_row[0]
pixel_row[0] => Sprite_Printer:v.pixel_row[0]
pixel_row[0] => Sprite_Printer:e1.pixel_row[0]
pixel_row[0] => Sprite_Printer:r.pixel_row[0]
pixel_row[0] => Sprite_Printer:S1.pixel_row[0]
pixel_row[0] => Sprite_Printer:C1.pixel_row[0]
pixel_row[0] => Sprite_Printer:O1.pixel_row[0]
pixel_row[0] => Sprite_Printer:R1.pixel_row[0]
pixel_row[0] => Sprite_Printer:E2.pixel_row[0]
pixel_row[0] => Sprite_Printer:ten_text.pixel_row[0]
pixel_row[0] => Sprite_Printer:one_text.pixel_row[0]
pixel_row[0] => Sprite_Printer:hh.pixel_row[0]
pixel_row[0] => Sprite_Printer:ii.pixel_row[0]
pixel_row[0] => Sprite_Printer:gg.pixel_row[0]
pixel_row[0] => Sprite_Printer:hh1.pixel_row[0]
pixel_row[0] => Sprite_Printer:S11.pixel_row[0]
pixel_row[0] => Sprite_Printer:C11.pixel_row[0]
pixel_row[0] => Sprite_Printer:O11.pixel_row[0]
pixel_row[0] => Sprite_Printer:R11.pixel_row[0]
pixel_row[0] => Sprite_Printer:E12.pixel_row[0]
pixel_row[0] => Sprite_Printer:ht_text.pixel_row[0]
pixel_row[0] => Sprite_Printer:hf_text.pixel_row[0]
pixel_row[1] => Sprite_Printer:g.pixel_row[1]
pixel_row[1] => Sprite_Printer:a.pixel_row[1]
pixel_row[1] => Sprite_Printer:m.pixel_row[1]
pixel_row[1] => Sprite_Printer:e.pixel_row[1]
pixel_row[1] => Sprite_Printer:o.pixel_row[1]
pixel_row[1] => Sprite_Printer:v.pixel_row[1]
pixel_row[1] => Sprite_Printer:e1.pixel_row[1]
pixel_row[1] => Sprite_Printer:r.pixel_row[1]
pixel_row[1] => Sprite_Printer:S1.pixel_row[1]
pixel_row[1] => Sprite_Printer:C1.pixel_row[1]
pixel_row[1] => Sprite_Printer:O1.pixel_row[1]
pixel_row[1] => Sprite_Printer:R1.pixel_row[1]
pixel_row[1] => Sprite_Printer:E2.pixel_row[1]
pixel_row[1] => Sprite_Printer:ten_text.pixel_row[1]
pixel_row[1] => Sprite_Printer:one_text.pixel_row[1]
pixel_row[1] => Sprite_Printer:hh.pixel_row[1]
pixel_row[1] => Sprite_Printer:ii.pixel_row[1]
pixel_row[1] => Sprite_Printer:gg.pixel_row[1]
pixel_row[1] => Sprite_Printer:hh1.pixel_row[1]
pixel_row[1] => Sprite_Printer:S11.pixel_row[1]
pixel_row[1] => Sprite_Printer:C11.pixel_row[1]
pixel_row[1] => Sprite_Printer:O11.pixel_row[1]
pixel_row[1] => Sprite_Printer:R11.pixel_row[1]
pixel_row[1] => Sprite_Printer:E12.pixel_row[1]
pixel_row[1] => Sprite_Printer:ht_text.pixel_row[1]
pixel_row[1] => Sprite_Printer:hf_text.pixel_row[1]
pixel_row[2] => Sprite_Printer:g.pixel_row[2]
pixel_row[2] => Sprite_Printer:a.pixel_row[2]
pixel_row[2] => Sprite_Printer:m.pixel_row[2]
pixel_row[2] => Sprite_Printer:e.pixel_row[2]
pixel_row[2] => Sprite_Printer:o.pixel_row[2]
pixel_row[2] => Sprite_Printer:v.pixel_row[2]
pixel_row[2] => Sprite_Printer:e1.pixel_row[2]
pixel_row[2] => Sprite_Printer:r.pixel_row[2]
pixel_row[2] => Sprite_Printer:S1.pixel_row[2]
pixel_row[2] => Sprite_Printer:C1.pixel_row[2]
pixel_row[2] => Sprite_Printer:O1.pixel_row[2]
pixel_row[2] => Sprite_Printer:R1.pixel_row[2]
pixel_row[2] => Sprite_Printer:E2.pixel_row[2]
pixel_row[2] => Sprite_Printer:ten_text.pixel_row[2]
pixel_row[2] => Sprite_Printer:one_text.pixel_row[2]
pixel_row[2] => Sprite_Printer:hh.pixel_row[2]
pixel_row[2] => Sprite_Printer:ii.pixel_row[2]
pixel_row[2] => Sprite_Printer:gg.pixel_row[2]
pixel_row[2] => Sprite_Printer:hh1.pixel_row[2]
pixel_row[2] => Sprite_Printer:S11.pixel_row[2]
pixel_row[2] => Sprite_Printer:C11.pixel_row[2]
pixel_row[2] => Sprite_Printer:O11.pixel_row[2]
pixel_row[2] => Sprite_Printer:R11.pixel_row[2]
pixel_row[2] => Sprite_Printer:E12.pixel_row[2]
pixel_row[2] => Sprite_Printer:ht_text.pixel_row[2]
pixel_row[2] => Sprite_Printer:hf_text.pixel_row[2]
pixel_row[3] => Sprite_Printer:g.pixel_row[3]
pixel_row[3] => Sprite_Printer:a.pixel_row[3]
pixel_row[3] => Sprite_Printer:m.pixel_row[3]
pixel_row[3] => Sprite_Printer:e.pixel_row[3]
pixel_row[3] => Sprite_Printer:o.pixel_row[3]
pixel_row[3] => Sprite_Printer:v.pixel_row[3]
pixel_row[3] => Sprite_Printer:e1.pixel_row[3]
pixel_row[3] => Sprite_Printer:r.pixel_row[3]
pixel_row[3] => Sprite_Printer:S1.pixel_row[3]
pixel_row[3] => Sprite_Printer:C1.pixel_row[3]
pixel_row[3] => Sprite_Printer:O1.pixel_row[3]
pixel_row[3] => Sprite_Printer:R1.pixel_row[3]
pixel_row[3] => Sprite_Printer:E2.pixel_row[3]
pixel_row[3] => Sprite_Printer:ten_text.pixel_row[3]
pixel_row[3] => Sprite_Printer:one_text.pixel_row[3]
pixel_row[3] => Sprite_Printer:hh.pixel_row[3]
pixel_row[3] => Sprite_Printer:ii.pixel_row[3]
pixel_row[3] => Sprite_Printer:gg.pixel_row[3]
pixel_row[3] => Sprite_Printer:hh1.pixel_row[3]
pixel_row[3] => Sprite_Printer:S11.pixel_row[3]
pixel_row[3] => Sprite_Printer:C11.pixel_row[3]
pixel_row[3] => Sprite_Printer:O11.pixel_row[3]
pixel_row[3] => Sprite_Printer:R11.pixel_row[3]
pixel_row[3] => Sprite_Printer:E12.pixel_row[3]
pixel_row[3] => Sprite_Printer:ht_text.pixel_row[3]
pixel_row[3] => Sprite_Printer:hf_text.pixel_row[3]
pixel_row[4] => Sprite_Printer:g.pixel_row[4]
pixel_row[4] => Sprite_Printer:a.pixel_row[4]
pixel_row[4] => Sprite_Printer:m.pixel_row[4]
pixel_row[4] => Sprite_Printer:e.pixel_row[4]
pixel_row[4] => Sprite_Printer:o.pixel_row[4]
pixel_row[4] => Sprite_Printer:v.pixel_row[4]
pixel_row[4] => Sprite_Printer:e1.pixel_row[4]
pixel_row[4] => Sprite_Printer:r.pixel_row[4]
pixel_row[4] => Sprite_Printer:S1.pixel_row[4]
pixel_row[4] => Sprite_Printer:C1.pixel_row[4]
pixel_row[4] => Sprite_Printer:O1.pixel_row[4]
pixel_row[4] => Sprite_Printer:R1.pixel_row[4]
pixel_row[4] => Sprite_Printer:E2.pixel_row[4]
pixel_row[4] => Sprite_Printer:ten_text.pixel_row[4]
pixel_row[4] => Sprite_Printer:one_text.pixel_row[4]
pixel_row[4] => Sprite_Printer:hh.pixel_row[4]
pixel_row[4] => Sprite_Printer:ii.pixel_row[4]
pixel_row[4] => Sprite_Printer:gg.pixel_row[4]
pixel_row[4] => Sprite_Printer:hh1.pixel_row[4]
pixel_row[4] => Sprite_Printer:S11.pixel_row[4]
pixel_row[4] => Sprite_Printer:C11.pixel_row[4]
pixel_row[4] => Sprite_Printer:O11.pixel_row[4]
pixel_row[4] => Sprite_Printer:R11.pixel_row[4]
pixel_row[4] => Sprite_Printer:E12.pixel_row[4]
pixel_row[4] => Sprite_Printer:ht_text.pixel_row[4]
pixel_row[4] => Sprite_Printer:hf_text.pixel_row[4]
pixel_row[5] => Sprite_Printer:g.pixel_row[5]
pixel_row[5] => Sprite_Printer:a.pixel_row[5]
pixel_row[5] => Sprite_Printer:m.pixel_row[5]
pixel_row[5] => Sprite_Printer:e.pixel_row[5]
pixel_row[5] => Sprite_Printer:o.pixel_row[5]
pixel_row[5] => Sprite_Printer:v.pixel_row[5]
pixel_row[5] => Sprite_Printer:e1.pixel_row[5]
pixel_row[5] => Sprite_Printer:r.pixel_row[5]
pixel_row[5] => Sprite_Printer:S1.pixel_row[5]
pixel_row[5] => Sprite_Printer:C1.pixel_row[5]
pixel_row[5] => Sprite_Printer:O1.pixel_row[5]
pixel_row[5] => Sprite_Printer:R1.pixel_row[5]
pixel_row[5] => Sprite_Printer:E2.pixel_row[5]
pixel_row[5] => Sprite_Printer:ten_text.pixel_row[5]
pixel_row[5] => Sprite_Printer:one_text.pixel_row[5]
pixel_row[5] => Sprite_Printer:hh.pixel_row[5]
pixel_row[5] => Sprite_Printer:ii.pixel_row[5]
pixel_row[5] => Sprite_Printer:gg.pixel_row[5]
pixel_row[5] => Sprite_Printer:hh1.pixel_row[5]
pixel_row[5] => Sprite_Printer:S11.pixel_row[5]
pixel_row[5] => Sprite_Printer:C11.pixel_row[5]
pixel_row[5] => Sprite_Printer:O11.pixel_row[5]
pixel_row[5] => Sprite_Printer:R11.pixel_row[5]
pixel_row[5] => Sprite_Printer:E12.pixel_row[5]
pixel_row[5] => Sprite_Printer:ht_text.pixel_row[5]
pixel_row[5] => Sprite_Printer:hf_text.pixel_row[5]
pixel_row[6] => Sprite_Printer:g.pixel_row[6]
pixel_row[6] => Sprite_Printer:a.pixel_row[6]
pixel_row[6] => Sprite_Printer:m.pixel_row[6]
pixel_row[6] => Sprite_Printer:e.pixel_row[6]
pixel_row[6] => Sprite_Printer:o.pixel_row[6]
pixel_row[6] => Sprite_Printer:v.pixel_row[6]
pixel_row[6] => Sprite_Printer:e1.pixel_row[6]
pixel_row[6] => Sprite_Printer:r.pixel_row[6]
pixel_row[6] => Sprite_Printer:S1.pixel_row[6]
pixel_row[6] => Sprite_Printer:C1.pixel_row[6]
pixel_row[6] => Sprite_Printer:O1.pixel_row[6]
pixel_row[6] => Sprite_Printer:R1.pixel_row[6]
pixel_row[6] => Sprite_Printer:E2.pixel_row[6]
pixel_row[6] => Sprite_Printer:ten_text.pixel_row[6]
pixel_row[6] => Sprite_Printer:one_text.pixel_row[6]
pixel_row[6] => Sprite_Printer:hh.pixel_row[6]
pixel_row[6] => Sprite_Printer:ii.pixel_row[6]
pixel_row[6] => Sprite_Printer:gg.pixel_row[6]
pixel_row[6] => Sprite_Printer:hh1.pixel_row[6]
pixel_row[6] => Sprite_Printer:S11.pixel_row[6]
pixel_row[6] => Sprite_Printer:C11.pixel_row[6]
pixel_row[6] => Sprite_Printer:O11.pixel_row[6]
pixel_row[6] => Sprite_Printer:R11.pixel_row[6]
pixel_row[6] => Sprite_Printer:E12.pixel_row[6]
pixel_row[6] => Sprite_Printer:ht_text.pixel_row[6]
pixel_row[6] => Sprite_Printer:hf_text.pixel_row[6]
pixel_row[7] => Sprite_Printer:g.pixel_row[7]
pixel_row[7] => Sprite_Printer:a.pixel_row[7]
pixel_row[7] => Sprite_Printer:m.pixel_row[7]
pixel_row[7] => Sprite_Printer:e.pixel_row[7]
pixel_row[7] => Sprite_Printer:o.pixel_row[7]
pixel_row[7] => Sprite_Printer:v.pixel_row[7]
pixel_row[7] => Sprite_Printer:e1.pixel_row[7]
pixel_row[7] => Sprite_Printer:r.pixel_row[7]
pixel_row[7] => Sprite_Printer:S1.pixel_row[7]
pixel_row[7] => Sprite_Printer:C1.pixel_row[7]
pixel_row[7] => Sprite_Printer:O1.pixel_row[7]
pixel_row[7] => Sprite_Printer:R1.pixel_row[7]
pixel_row[7] => Sprite_Printer:E2.pixel_row[7]
pixel_row[7] => Sprite_Printer:ten_text.pixel_row[7]
pixel_row[7] => Sprite_Printer:one_text.pixel_row[7]
pixel_row[7] => Sprite_Printer:hh.pixel_row[7]
pixel_row[7] => Sprite_Printer:ii.pixel_row[7]
pixel_row[7] => Sprite_Printer:gg.pixel_row[7]
pixel_row[7] => Sprite_Printer:hh1.pixel_row[7]
pixel_row[7] => Sprite_Printer:S11.pixel_row[7]
pixel_row[7] => Sprite_Printer:C11.pixel_row[7]
pixel_row[7] => Sprite_Printer:O11.pixel_row[7]
pixel_row[7] => Sprite_Printer:R11.pixel_row[7]
pixel_row[7] => Sprite_Printer:E12.pixel_row[7]
pixel_row[7] => Sprite_Printer:ht_text.pixel_row[7]
pixel_row[7] => Sprite_Printer:hf_text.pixel_row[7]
pixel_row[8] => Sprite_Printer:g.pixel_row[8]
pixel_row[8] => Sprite_Printer:a.pixel_row[8]
pixel_row[8] => Sprite_Printer:m.pixel_row[8]
pixel_row[8] => Sprite_Printer:e.pixel_row[8]
pixel_row[8] => Sprite_Printer:o.pixel_row[8]
pixel_row[8] => Sprite_Printer:v.pixel_row[8]
pixel_row[8] => Sprite_Printer:e1.pixel_row[8]
pixel_row[8] => Sprite_Printer:r.pixel_row[8]
pixel_row[8] => Sprite_Printer:S1.pixel_row[8]
pixel_row[8] => Sprite_Printer:C1.pixel_row[8]
pixel_row[8] => Sprite_Printer:O1.pixel_row[8]
pixel_row[8] => Sprite_Printer:R1.pixel_row[8]
pixel_row[8] => Sprite_Printer:E2.pixel_row[8]
pixel_row[8] => Sprite_Printer:ten_text.pixel_row[8]
pixel_row[8] => Sprite_Printer:one_text.pixel_row[8]
pixel_row[8] => Sprite_Printer:hh.pixel_row[8]
pixel_row[8] => Sprite_Printer:ii.pixel_row[8]
pixel_row[8] => Sprite_Printer:gg.pixel_row[8]
pixel_row[8] => Sprite_Printer:hh1.pixel_row[8]
pixel_row[8] => Sprite_Printer:S11.pixel_row[8]
pixel_row[8] => Sprite_Printer:C11.pixel_row[8]
pixel_row[8] => Sprite_Printer:O11.pixel_row[8]
pixel_row[8] => Sprite_Printer:R11.pixel_row[8]
pixel_row[8] => Sprite_Printer:E12.pixel_row[8]
pixel_row[8] => Sprite_Printer:ht_text.pixel_row[8]
pixel_row[8] => Sprite_Printer:hf_text.pixel_row[8]
pixel_row[9] => Sprite_Printer:g.pixel_row[9]
pixel_row[9] => Sprite_Printer:a.pixel_row[9]
pixel_row[9] => Sprite_Printer:m.pixel_row[9]
pixel_row[9] => Sprite_Printer:e.pixel_row[9]
pixel_row[9] => Sprite_Printer:o.pixel_row[9]
pixel_row[9] => Sprite_Printer:v.pixel_row[9]
pixel_row[9] => Sprite_Printer:e1.pixel_row[9]
pixel_row[9] => Sprite_Printer:r.pixel_row[9]
pixel_row[9] => Sprite_Printer:S1.pixel_row[9]
pixel_row[9] => Sprite_Printer:C1.pixel_row[9]
pixel_row[9] => Sprite_Printer:O1.pixel_row[9]
pixel_row[9] => Sprite_Printer:R1.pixel_row[9]
pixel_row[9] => Sprite_Printer:E2.pixel_row[9]
pixel_row[9] => Sprite_Printer:ten_text.pixel_row[9]
pixel_row[9] => Sprite_Printer:one_text.pixel_row[9]
pixel_row[9] => Sprite_Printer:hh.pixel_row[9]
pixel_row[9] => Sprite_Printer:ii.pixel_row[9]
pixel_row[9] => Sprite_Printer:gg.pixel_row[9]
pixel_row[9] => Sprite_Printer:hh1.pixel_row[9]
pixel_row[9] => Sprite_Printer:S11.pixel_row[9]
pixel_row[9] => Sprite_Printer:C11.pixel_row[9]
pixel_row[9] => Sprite_Printer:O11.pixel_row[9]
pixel_row[9] => Sprite_Printer:R11.pixel_row[9]
pixel_row[9] => Sprite_Printer:E12.pixel_row[9]
pixel_row[9] => Sprite_Printer:ht_text.pixel_row[9]
pixel_row[9] => Sprite_Printer:hf_text.pixel_row[9]
pixel_col[0] => Sprite_Printer:g.pixel_col[0]
pixel_col[0] => Sprite_Printer:a.pixel_col[0]
pixel_col[0] => Sprite_Printer:m.pixel_col[0]
pixel_col[0] => Sprite_Printer:e.pixel_col[0]
pixel_col[0] => Sprite_Printer:o.pixel_col[0]
pixel_col[0] => Sprite_Printer:v.pixel_col[0]
pixel_col[0] => Sprite_Printer:e1.pixel_col[0]
pixel_col[0] => Sprite_Printer:r.pixel_col[0]
pixel_col[0] => Sprite_Printer:S1.pixel_col[0]
pixel_col[0] => Sprite_Printer:C1.pixel_col[0]
pixel_col[0] => Sprite_Printer:O1.pixel_col[0]
pixel_col[0] => Sprite_Printer:R1.pixel_col[0]
pixel_col[0] => Sprite_Printer:E2.pixel_col[0]
pixel_col[0] => Sprite_Printer:ten_text.pixel_col[0]
pixel_col[0] => Sprite_Printer:one_text.pixel_col[0]
pixel_col[0] => Sprite_Printer:hh.pixel_col[0]
pixel_col[0] => Sprite_Printer:ii.pixel_col[0]
pixel_col[0] => Sprite_Printer:gg.pixel_col[0]
pixel_col[0] => Sprite_Printer:hh1.pixel_col[0]
pixel_col[0] => Sprite_Printer:S11.pixel_col[0]
pixel_col[0] => Sprite_Printer:C11.pixel_col[0]
pixel_col[0] => Sprite_Printer:O11.pixel_col[0]
pixel_col[0] => Sprite_Printer:R11.pixel_col[0]
pixel_col[0] => Sprite_Printer:E12.pixel_col[0]
pixel_col[0] => Sprite_Printer:ht_text.pixel_col[0]
pixel_col[0] => Sprite_Printer:hf_text.pixel_col[0]
pixel_col[1] => Sprite_Printer:g.pixel_col[1]
pixel_col[1] => Sprite_Printer:a.pixel_col[1]
pixel_col[1] => Sprite_Printer:m.pixel_col[1]
pixel_col[1] => Sprite_Printer:e.pixel_col[1]
pixel_col[1] => Sprite_Printer:o.pixel_col[1]
pixel_col[1] => Sprite_Printer:v.pixel_col[1]
pixel_col[1] => Sprite_Printer:e1.pixel_col[1]
pixel_col[1] => Sprite_Printer:r.pixel_col[1]
pixel_col[1] => Sprite_Printer:S1.pixel_col[1]
pixel_col[1] => Sprite_Printer:C1.pixel_col[1]
pixel_col[1] => Sprite_Printer:O1.pixel_col[1]
pixel_col[1] => Sprite_Printer:R1.pixel_col[1]
pixel_col[1] => Sprite_Printer:E2.pixel_col[1]
pixel_col[1] => Sprite_Printer:ten_text.pixel_col[1]
pixel_col[1] => Sprite_Printer:one_text.pixel_col[1]
pixel_col[1] => Sprite_Printer:hh.pixel_col[1]
pixel_col[1] => Sprite_Printer:ii.pixel_col[1]
pixel_col[1] => Sprite_Printer:gg.pixel_col[1]
pixel_col[1] => Sprite_Printer:hh1.pixel_col[1]
pixel_col[1] => Sprite_Printer:S11.pixel_col[1]
pixel_col[1] => Sprite_Printer:C11.pixel_col[1]
pixel_col[1] => Sprite_Printer:O11.pixel_col[1]
pixel_col[1] => Sprite_Printer:R11.pixel_col[1]
pixel_col[1] => Sprite_Printer:E12.pixel_col[1]
pixel_col[1] => Sprite_Printer:ht_text.pixel_col[1]
pixel_col[1] => Sprite_Printer:hf_text.pixel_col[1]
pixel_col[2] => Sprite_Printer:g.pixel_col[2]
pixel_col[2] => Sprite_Printer:a.pixel_col[2]
pixel_col[2] => Sprite_Printer:m.pixel_col[2]
pixel_col[2] => Sprite_Printer:e.pixel_col[2]
pixel_col[2] => Sprite_Printer:o.pixel_col[2]
pixel_col[2] => Sprite_Printer:v.pixel_col[2]
pixel_col[2] => Sprite_Printer:e1.pixel_col[2]
pixel_col[2] => Sprite_Printer:r.pixel_col[2]
pixel_col[2] => Sprite_Printer:S1.pixel_col[2]
pixel_col[2] => Sprite_Printer:C1.pixel_col[2]
pixel_col[2] => Sprite_Printer:O1.pixel_col[2]
pixel_col[2] => Sprite_Printer:R1.pixel_col[2]
pixel_col[2] => Sprite_Printer:E2.pixel_col[2]
pixel_col[2] => Sprite_Printer:ten_text.pixel_col[2]
pixel_col[2] => Sprite_Printer:one_text.pixel_col[2]
pixel_col[2] => Sprite_Printer:hh.pixel_col[2]
pixel_col[2] => Sprite_Printer:ii.pixel_col[2]
pixel_col[2] => Sprite_Printer:gg.pixel_col[2]
pixel_col[2] => Sprite_Printer:hh1.pixel_col[2]
pixel_col[2] => Sprite_Printer:S11.pixel_col[2]
pixel_col[2] => Sprite_Printer:C11.pixel_col[2]
pixel_col[2] => Sprite_Printer:O11.pixel_col[2]
pixel_col[2] => Sprite_Printer:R11.pixel_col[2]
pixel_col[2] => Sprite_Printer:E12.pixel_col[2]
pixel_col[2] => Sprite_Printer:ht_text.pixel_col[2]
pixel_col[2] => Sprite_Printer:hf_text.pixel_col[2]
pixel_col[3] => Sprite_Printer:g.pixel_col[3]
pixel_col[3] => Sprite_Printer:a.pixel_col[3]
pixel_col[3] => Sprite_Printer:m.pixel_col[3]
pixel_col[3] => Sprite_Printer:e.pixel_col[3]
pixel_col[3] => Sprite_Printer:o.pixel_col[3]
pixel_col[3] => Sprite_Printer:v.pixel_col[3]
pixel_col[3] => Sprite_Printer:e1.pixel_col[3]
pixel_col[3] => Sprite_Printer:r.pixel_col[3]
pixel_col[3] => Sprite_Printer:S1.pixel_col[3]
pixel_col[3] => Sprite_Printer:C1.pixel_col[3]
pixel_col[3] => Sprite_Printer:O1.pixel_col[3]
pixel_col[3] => Sprite_Printer:R1.pixel_col[3]
pixel_col[3] => Sprite_Printer:E2.pixel_col[3]
pixel_col[3] => Sprite_Printer:ten_text.pixel_col[3]
pixel_col[3] => Sprite_Printer:one_text.pixel_col[3]
pixel_col[3] => Sprite_Printer:hh.pixel_col[3]
pixel_col[3] => Sprite_Printer:ii.pixel_col[3]
pixel_col[3] => Sprite_Printer:gg.pixel_col[3]
pixel_col[3] => Sprite_Printer:hh1.pixel_col[3]
pixel_col[3] => Sprite_Printer:S11.pixel_col[3]
pixel_col[3] => Sprite_Printer:C11.pixel_col[3]
pixel_col[3] => Sprite_Printer:O11.pixel_col[3]
pixel_col[3] => Sprite_Printer:R11.pixel_col[3]
pixel_col[3] => Sprite_Printer:E12.pixel_col[3]
pixel_col[3] => Sprite_Printer:ht_text.pixel_col[3]
pixel_col[3] => Sprite_Printer:hf_text.pixel_col[3]
pixel_col[4] => Sprite_Printer:g.pixel_col[4]
pixel_col[4] => Sprite_Printer:a.pixel_col[4]
pixel_col[4] => Sprite_Printer:m.pixel_col[4]
pixel_col[4] => Sprite_Printer:e.pixel_col[4]
pixel_col[4] => Sprite_Printer:o.pixel_col[4]
pixel_col[4] => Sprite_Printer:v.pixel_col[4]
pixel_col[4] => Sprite_Printer:e1.pixel_col[4]
pixel_col[4] => Sprite_Printer:r.pixel_col[4]
pixel_col[4] => Sprite_Printer:S1.pixel_col[4]
pixel_col[4] => Sprite_Printer:C1.pixel_col[4]
pixel_col[4] => Sprite_Printer:O1.pixel_col[4]
pixel_col[4] => Sprite_Printer:R1.pixel_col[4]
pixel_col[4] => Sprite_Printer:E2.pixel_col[4]
pixel_col[4] => Sprite_Printer:ten_text.pixel_col[4]
pixel_col[4] => Sprite_Printer:one_text.pixel_col[4]
pixel_col[4] => Sprite_Printer:hh.pixel_col[4]
pixel_col[4] => Sprite_Printer:ii.pixel_col[4]
pixel_col[4] => Sprite_Printer:gg.pixel_col[4]
pixel_col[4] => Sprite_Printer:hh1.pixel_col[4]
pixel_col[4] => Sprite_Printer:S11.pixel_col[4]
pixel_col[4] => Sprite_Printer:C11.pixel_col[4]
pixel_col[4] => Sprite_Printer:O11.pixel_col[4]
pixel_col[4] => Sprite_Printer:R11.pixel_col[4]
pixel_col[4] => Sprite_Printer:E12.pixel_col[4]
pixel_col[4] => Sprite_Printer:ht_text.pixel_col[4]
pixel_col[4] => Sprite_Printer:hf_text.pixel_col[4]
pixel_col[5] => Sprite_Printer:g.pixel_col[5]
pixel_col[5] => Sprite_Printer:a.pixel_col[5]
pixel_col[5] => Sprite_Printer:m.pixel_col[5]
pixel_col[5] => Sprite_Printer:e.pixel_col[5]
pixel_col[5] => Sprite_Printer:o.pixel_col[5]
pixel_col[5] => Sprite_Printer:v.pixel_col[5]
pixel_col[5] => Sprite_Printer:e1.pixel_col[5]
pixel_col[5] => Sprite_Printer:r.pixel_col[5]
pixel_col[5] => Sprite_Printer:S1.pixel_col[5]
pixel_col[5] => Sprite_Printer:C1.pixel_col[5]
pixel_col[5] => Sprite_Printer:O1.pixel_col[5]
pixel_col[5] => Sprite_Printer:R1.pixel_col[5]
pixel_col[5] => Sprite_Printer:E2.pixel_col[5]
pixel_col[5] => Sprite_Printer:ten_text.pixel_col[5]
pixel_col[5] => Sprite_Printer:one_text.pixel_col[5]
pixel_col[5] => Sprite_Printer:hh.pixel_col[5]
pixel_col[5] => Sprite_Printer:ii.pixel_col[5]
pixel_col[5] => Sprite_Printer:gg.pixel_col[5]
pixel_col[5] => Sprite_Printer:hh1.pixel_col[5]
pixel_col[5] => Sprite_Printer:S11.pixel_col[5]
pixel_col[5] => Sprite_Printer:C11.pixel_col[5]
pixel_col[5] => Sprite_Printer:O11.pixel_col[5]
pixel_col[5] => Sprite_Printer:R11.pixel_col[5]
pixel_col[5] => Sprite_Printer:E12.pixel_col[5]
pixel_col[5] => Sprite_Printer:ht_text.pixel_col[5]
pixel_col[5] => Sprite_Printer:hf_text.pixel_col[5]
pixel_col[6] => Sprite_Printer:g.pixel_col[6]
pixel_col[6] => Sprite_Printer:a.pixel_col[6]
pixel_col[6] => Sprite_Printer:m.pixel_col[6]
pixel_col[6] => Sprite_Printer:e.pixel_col[6]
pixel_col[6] => Sprite_Printer:o.pixel_col[6]
pixel_col[6] => Sprite_Printer:v.pixel_col[6]
pixel_col[6] => Sprite_Printer:e1.pixel_col[6]
pixel_col[6] => Sprite_Printer:r.pixel_col[6]
pixel_col[6] => Sprite_Printer:S1.pixel_col[6]
pixel_col[6] => Sprite_Printer:C1.pixel_col[6]
pixel_col[6] => Sprite_Printer:O1.pixel_col[6]
pixel_col[6] => Sprite_Printer:R1.pixel_col[6]
pixel_col[6] => Sprite_Printer:E2.pixel_col[6]
pixel_col[6] => Sprite_Printer:ten_text.pixel_col[6]
pixel_col[6] => Sprite_Printer:one_text.pixel_col[6]
pixel_col[6] => Sprite_Printer:hh.pixel_col[6]
pixel_col[6] => Sprite_Printer:ii.pixel_col[6]
pixel_col[6] => Sprite_Printer:gg.pixel_col[6]
pixel_col[6] => Sprite_Printer:hh1.pixel_col[6]
pixel_col[6] => Sprite_Printer:S11.pixel_col[6]
pixel_col[6] => Sprite_Printer:C11.pixel_col[6]
pixel_col[6] => Sprite_Printer:O11.pixel_col[6]
pixel_col[6] => Sprite_Printer:R11.pixel_col[6]
pixel_col[6] => Sprite_Printer:E12.pixel_col[6]
pixel_col[6] => Sprite_Printer:ht_text.pixel_col[6]
pixel_col[6] => Sprite_Printer:hf_text.pixel_col[6]
pixel_col[7] => Sprite_Printer:g.pixel_col[7]
pixel_col[7] => Sprite_Printer:a.pixel_col[7]
pixel_col[7] => Sprite_Printer:m.pixel_col[7]
pixel_col[7] => Sprite_Printer:e.pixel_col[7]
pixel_col[7] => Sprite_Printer:o.pixel_col[7]
pixel_col[7] => Sprite_Printer:v.pixel_col[7]
pixel_col[7] => Sprite_Printer:e1.pixel_col[7]
pixel_col[7] => Sprite_Printer:r.pixel_col[7]
pixel_col[7] => Sprite_Printer:S1.pixel_col[7]
pixel_col[7] => Sprite_Printer:C1.pixel_col[7]
pixel_col[7] => Sprite_Printer:O1.pixel_col[7]
pixel_col[7] => Sprite_Printer:R1.pixel_col[7]
pixel_col[7] => Sprite_Printer:E2.pixel_col[7]
pixel_col[7] => Sprite_Printer:ten_text.pixel_col[7]
pixel_col[7] => Sprite_Printer:one_text.pixel_col[7]
pixel_col[7] => Sprite_Printer:hh.pixel_col[7]
pixel_col[7] => Sprite_Printer:ii.pixel_col[7]
pixel_col[7] => Sprite_Printer:gg.pixel_col[7]
pixel_col[7] => Sprite_Printer:hh1.pixel_col[7]
pixel_col[7] => Sprite_Printer:S11.pixel_col[7]
pixel_col[7] => Sprite_Printer:C11.pixel_col[7]
pixel_col[7] => Sprite_Printer:O11.pixel_col[7]
pixel_col[7] => Sprite_Printer:R11.pixel_col[7]
pixel_col[7] => Sprite_Printer:E12.pixel_col[7]
pixel_col[7] => Sprite_Printer:ht_text.pixel_col[7]
pixel_col[7] => Sprite_Printer:hf_text.pixel_col[7]
pixel_col[8] => Sprite_Printer:g.pixel_col[8]
pixel_col[8] => Sprite_Printer:a.pixel_col[8]
pixel_col[8] => Sprite_Printer:m.pixel_col[8]
pixel_col[8] => Sprite_Printer:e.pixel_col[8]
pixel_col[8] => Sprite_Printer:o.pixel_col[8]
pixel_col[8] => Sprite_Printer:v.pixel_col[8]
pixel_col[8] => Sprite_Printer:e1.pixel_col[8]
pixel_col[8] => Sprite_Printer:r.pixel_col[8]
pixel_col[8] => Sprite_Printer:S1.pixel_col[8]
pixel_col[8] => Sprite_Printer:C1.pixel_col[8]
pixel_col[8] => Sprite_Printer:O1.pixel_col[8]
pixel_col[8] => Sprite_Printer:R1.pixel_col[8]
pixel_col[8] => Sprite_Printer:E2.pixel_col[8]
pixel_col[8] => Sprite_Printer:ten_text.pixel_col[8]
pixel_col[8] => Sprite_Printer:one_text.pixel_col[8]
pixel_col[8] => Sprite_Printer:hh.pixel_col[8]
pixel_col[8] => Sprite_Printer:ii.pixel_col[8]
pixel_col[8] => Sprite_Printer:gg.pixel_col[8]
pixel_col[8] => Sprite_Printer:hh1.pixel_col[8]
pixel_col[8] => Sprite_Printer:S11.pixel_col[8]
pixel_col[8] => Sprite_Printer:C11.pixel_col[8]
pixel_col[8] => Sprite_Printer:O11.pixel_col[8]
pixel_col[8] => Sprite_Printer:R11.pixel_col[8]
pixel_col[8] => Sprite_Printer:E12.pixel_col[8]
pixel_col[8] => Sprite_Printer:ht_text.pixel_col[8]
pixel_col[8] => Sprite_Printer:hf_text.pixel_col[8]
pixel_col[9] => Sprite_Printer:g.pixel_col[9]
pixel_col[9] => Sprite_Printer:a.pixel_col[9]
pixel_col[9] => Sprite_Printer:m.pixel_col[9]
pixel_col[9] => Sprite_Printer:e.pixel_col[9]
pixel_col[9] => Sprite_Printer:o.pixel_col[9]
pixel_col[9] => Sprite_Printer:v.pixel_col[9]
pixel_col[9] => Sprite_Printer:e1.pixel_col[9]
pixel_col[9] => Sprite_Printer:r.pixel_col[9]
pixel_col[9] => Sprite_Printer:S1.pixel_col[9]
pixel_col[9] => Sprite_Printer:C1.pixel_col[9]
pixel_col[9] => Sprite_Printer:O1.pixel_col[9]
pixel_col[9] => Sprite_Printer:R1.pixel_col[9]
pixel_col[9] => Sprite_Printer:E2.pixel_col[9]
pixel_col[9] => Sprite_Printer:ten_text.pixel_col[9]
pixel_col[9] => Sprite_Printer:one_text.pixel_col[9]
pixel_col[9] => Sprite_Printer:hh.pixel_col[9]
pixel_col[9] => Sprite_Printer:ii.pixel_col[9]
pixel_col[9] => Sprite_Printer:gg.pixel_col[9]
pixel_col[9] => Sprite_Printer:hh1.pixel_col[9]
pixel_col[9] => Sprite_Printer:S11.pixel_col[9]
pixel_col[9] => Sprite_Printer:C11.pixel_col[9]
pixel_col[9] => Sprite_Printer:O11.pixel_col[9]
pixel_col[9] => Sprite_Printer:R11.pixel_col[9]
pixel_col[9] => Sprite_Printer:E12.pixel_col[9]
pixel_col[9] => Sprite_Printer:ht_text.pixel_col[9]
pixel_col[9] => Sprite_Printer:hf_text.pixel_col[9]
Clk => ram:highscore_ram.clk
Clk => we1.CLK
Clk => h_first[0].CLK
Clk => h_first[1].CLK
Clk => h_first[2].CLK
Clk => h_first[3].CLK
Clk => h_first[4].CLK
Clk => h_first[5].CLK
Clk => h_tenth[0].CLK
Clk => h_tenth[1].CLK
Clk => h_tenth[2].CLK
Clk => h_tenth[3].CLK
Clk => h_tenth[4].CLK
Clk => h_tenth[5].CLK
Clk => current_score[0].CLK
Clk => current_score[1].CLK
Clk => current_score[2].CLK
Clk => current_score[3].CLK
Clk => current_score[4].CLK
Clk => current_score[5].CLK
Clk => current_score[6].CLK
Clk => current_score[7].CLK
Clk => Sprite_Printer:g.clk
Clk => Sprite_Printer:a.clk
Clk => Sprite_Printer:m.clk
Clk => Sprite_Printer:e.clk
Clk => Sprite_Printer:o.clk
Clk => Sprite_Printer:v.clk
Clk => Sprite_Printer:e1.clk
Clk => Sprite_Printer:r.clk
Clk => Sprite_Printer:S1.clk
Clk => Sprite_Printer:C1.clk
Clk => Sprite_Printer:O1.clk
Clk => Sprite_Printer:R1.clk
Clk => Sprite_Printer:E2.clk
Clk => Sprite_Printer:ten_text.clk
Clk => Sprite_Printer:one_text.clk
Clk => Sprite_Printer:hh.clk
Clk => Sprite_Printer:ii.clk
Clk => Sprite_Printer:gg.clk
Clk => Sprite_Printer:hh1.clk
Clk => Sprite_Printer:S11.clk
Clk => Sprite_Printer:C11.clk
Clk => Sprite_Printer:O11.clk
Clk => Sprite_Printer:R11.clk
Clk => Sprite_Printer:E12.clk
Clk => Sprite_Printer:ht_text.clk
Clk => Sprite_Printer:hf_text.clk
enable => Sprite_Printer:g.enable
enable => Sprite_Printer:a.enable
enable => Sprite_Printer:m.enable
enable => Sprite_Printer:e.enable
enable => Sprite_Printer:o.enable
enable => Sprite_Printer:v.enable
enable => Sprite_Printer:e1.enable
enable => Sprite_Printer:r.enable
enable => Sprite_Printer:S1.enable
enable => Sprite_Printer:C1.enable
enable => Sprite_Printer:O1.enable
enable => Sprite_Printer:R1.enable
enable => Sprite_Printer:E2.enable
enable => Sprite_Printer:ten_text.enable
enable => Sprite_Printer:one_text.enable
enable => Sprite_Printer:hh.enable
enable => Sprite_Printer:ii.enable
enable => Sprite_Printer:gg.enable
enable => Sprite_Printer:hh1.enable
enable => Sprite_Printer:S11.enable
enable => Sprite_Printer:C11.enable
enable => Sprite_Printer:O11.enable
enable => Sprite_Printer:R11.enable
enable => Sprite_Printer:E12.enable
enable => Sprite_Printer:ht_text.enable
enable => Sprite_Printer:hf_text.enable
mode => process_0.IN1
tenth_digit[0] => h_tenth.DATAB
tenth_digit[0] => current_score[4].DATAIN
tenth_digit[0] => Sprite_Printer:ten_text.address[0]
tenth_digit[1] => h_tenth.DATAB
tenth_digit[1] => current_score[5].DATAIN
tenth_digit[1] => Sprite_Printer:ten_text.address[1]
tenth_digit[2] => h_tenth.DATAB
tenth_digit[2] => current_score[6].DATAIN
tenth_digit[2] => Sprite_Printer:ten_text.address[2]
tenth_digit[3] => h_tenth.DATAB
tenth_digit[3] => current_score[7].DATAIN
tenth_digit[3] => Sprite_Printer:ten_text.address[3]
one_digit[0] => h_first.DATAB
one_digit[0] => current_score[0].DATAIN
one_digit[0] => Sprite_Printer:one_text.address[0]
one_digit[1] => h_first.DATAB
one_digit[1] => current_score[1].DATAIN
one_digit[1] => Sprite_Printer:one_text.address[1]
one_digit[2] => h_first.DATAB
one_digit[2] => current_score[2].DATAIN
one_digit[2] => Sprite_Printer:one_text.address[2]
one_digit[3] => h_first.DATAB
one_digit[3] => current_score[3].DATAIN
one_digit[3] => Sprite_Printer:one_text.address[3]
Red_out2 <= Red_out2.DB_MAX_OUTPUT_PORT_TYPE
Green_out2 <= Green_out2.DB_MAX_OUTPUT_PORT_TYPE
Blue_out2 <= Blue_out2.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|ram:highscore_ram
clk => ram~12.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => ram.CLK0
we => ram~12.DATAIN
we => ram.WE
addr[0] => ram~3.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~2.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~1.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~0.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
din[0] => ram~11.DATAIN
din[0] => ram.DATAIN
din[1] => ram~10.DATAIN
din[1] => ram.DATAIN1
din[2] => ram~9.DATAIN
din[2] => ram.DATAIN2
din[3] => ram~8.DATAIN
din[3] => ram.DATAIN3
din[4] => ram~7.DATAIN
din[4] => ram.DATAIN4
din[5] => ram~6.DATAIN
din[5] => ram.DATAIN5
din[6] => ram~5.DATAIN
din[6] => ram.DATAIN6
din[7] => ram~4.DATAIN
din[7] => ram.DATAIN7
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:g
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:g|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:a
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:a|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:m
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:m|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:e
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:e|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:o
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:o|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:v
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:v|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:e1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:e1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:r
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:r|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:S1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:S1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:C1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:C1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:O1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:O1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:R1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:R1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:E2
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:E2|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:ten_text
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:ten_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:one_text
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:one_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:hh
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:hh|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:ii
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:ii|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:gg
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:gg|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:hh1
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:hh1|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:S11
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:S11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:C11
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:C11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:O11
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:O11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:R11
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:R11|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:E12
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:E12|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:ht_text
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:ht_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|endgame:o1|SPRITE_PRINTER:hf_text
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|endgame:o1|SPRITE_PRINTER:hf_text|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|cs305_project|Two_Digit_Counter:seg
clk => Four_bit_Counter:tenth_counter.clk
clk => t_start.CLK
clk => t_t_latch.CLK
clk => t_t_enable.CLK
clk => t_f_enable.CLK
clk => Four_bit_Counter:first_counter.clk
Init => Four_bit_Counter:tenth_counter.Initial
Init => Four_bit_Counter:first_counter.Initial
Enable => t_t_enable.OUTPUTSELECT
Enable => t_f_enable.DATAIN
Enable => t_start.ENA
Enable => t_t_latch.ENA
t_out[0] <= Four_bit_Counter:tenth_counter.Q_out[0]
t_out[1] <= Four_bit_Counter:tenth_counter.Q_out[1]
t_out[2] <= Four_bit_Counter:tenth_counter.Q_out[2]
t_out[3] <= Four_bit_Counter:tenth_counter.Q_out[3]
f_out[0] <= Four_bit_Counter:first_counter.Q_out[0]
f_out[1] <= Four_bit_Counter:first_counter.Q_out[1]
f_out[2] <= Four_bit_Counter:first_counter.Q_out[2]
f_out[3] <= Four_bit_Counter:first_counter.Q_out[3]
display1[0] <= display1[0].DB_MAX_OUTPUT_PORT_TYPE
display1[1] <= display1[1].DB_MAX_OUTPUT_PORT_TYPE
display1[2] <= display1[2].DB_MAX_OUTPUT_PORT_TYPE
display1[3] <= display1[3].DB_MAX_OUTPUT_PORT_TYPE
display1[4] <= display1[4].DB_MAX_OUTPUT_PORT_TYPE
display1[5] <= display1[5].DB_MAX_OUTPUT_PORT_TYPE
display1[6] <= display1[6].DB_MAX_OUTPUT_PORT_TYPE
display2[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
display2[1] <= display2[1].DB_MAX_OUTPUT_PORT_TYPE
display2[2] <= display2[2].DB_MAX_OUTPUT_PORT_TYPE
display2[3] <= display2[3].DB_MAX_OUTPUT_PORT_TYPE
display2[4] <= display2[4].DB_MAX_OUTPUT_PORT_TYPE
display2[5] <= display2[5].DB_MAX_OUTPUT_PORT_TYPE
display2[6] <= display2[6].DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|Two_Digit_Counter:seg|Four_bit_Counter:tenth_counter
clk => Q_out[0]~reg0.CLK
clk => Q_out[1]~reg0.CLK
clk => Q_out[2]~reg0.CLK
clk => Q_out[3]~reg0.CLK
clk => enable_l.CLK
clk => v_Q[0].CLK
clk => v_Q[1].CLK
clk => v_Q[2].CLK
clk => v_Q[3].CLK
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.DATAB
Dir => v_Q.DATAB
Initial => v_Q.OUTPUTSELECT
Initial => v_Q.OUTPUTSELECT
Initial => v_Q.OUTPUTSELECT
Initial => v_Q.OUTPUTSELECT
Enable => process_0.IN1
Enable => enable_l.OUTPUTSELECT
Q_out[0] <= Q_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|Two_Digit_Counter:seg|Four_bit_Counter:first_counter
clk => Q_out[0]~reg0.CLK
clk => Q_out[1]~reg0.CLK
clk => Q_out[2]~reg0.CLK
clk => Q_out[3]~reg0.CLK
clk => enable_l.CLK
clk => v_Q[0].CLK
clk => v_Q[1].CLK
clk => v_Q[2].CLK
clk => v_Q[3].CLK
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.OUTPUTSELECT
Dir => v_Q.DATAB
Dir => v_Q.DATAB
Initial => v_Q.OUTPUTSELECT
Initial => v_Q.OUTPUTSELECT
Initial => v_Q.OUTPUTSELECT
Initial => v_Q.OUTPUTSELECT
Enable => process_0.IN1
Enable => enable_l.OUTPUTSELECT
Q_out[0] <= Q_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[1] <= Q_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[2] <= Q_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q_out[3] <= Q_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|speed_control:sc
clk => speed1[0]~reg0.CLK
clk => speed1[1]~reg0.CLK
clk => speed1[2]~reg0.CLK
clk => speed1[3]~reg0.CLK
clk => speed1[4]~reg0.CLK
clk => speed1[5]~reg0.CLK
clk => speed1[6]~reg0.CLK
clk => speed1[7]~reg0.CLK
clk => speed1[8]~reg0.CLK
rst => speed1[0]~reg0.ACLR
rst => speed1[1]~reg0.ACLR
rst => speed1[2]~reg0.PRESET
rst => speed1[3]~reg0.ACLR
rst => speed1[4]~reg0.ACLR
rst => speed1[5]~reg0.PRESET
rst => speed1[6]~reg0.PRESET
rst => speed1[7]~reg0.ACLR
rst => speed1[8]~reg0.ACLR
mode => speed1[0]~reg0.ENA
mode => speed1[8]~reg0.ENA
mode => speed1[7]~reg0.ENA
mode => speed1[6]~reg0.ENA
mode => speed1[5]~reg0.ENA
mode => speed1[4]~reg0.ENA
mode => speed1[3]~reg0.ENA
mode => speed1[2]~reg0.ENA
mode => speed1[1]~reg0.ENA
ones_digit1[0] => ~NO_FANOUT~
ones_digit1[1] => ~NO_FANOUT~
ones_digit1[2] => ~NO_FANOUT~
ones_digit1[3] => ~NO_FANOUT~
tens_digit1[0] => LessThan0.IN8
tens_digit1[0] => LessThan1.IN8
tens_digit1[0] => LessThan2.IN8
tens_digit1[1] => LessThan0.IN7
tens_digit1[1] => LessThan1.IN7
tens_digit1[1] => LessThan2.IN7
tens_digit1[2] => LessThan0.IN6
tens_digit1[2] => LessThan1.IN6
tens_digit1[2] => LessThan2.IN6
tens_digit1[3] => LessThan0.IN5
tens_digit1[3] => LessThan1.IN5
tens_digit1[3] => LessThan2.IN5
speed1[0] <= speed1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[1] <= speed1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[2] <= speed1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[3] <= speed1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[4] <= speed1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[5] <= speed1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[6] <= speed1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[7] <= speed1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed1[8] <= speed1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|life:lc
clk => SPRITE_PRINTER:sprite_design.clk
clk => life_counter[0].CLK
clk => life_counter[1].CLK
clk => life_counter[2].CLK
clk => life_counter[3].CLK
rst => life_counter.OUTPUTSELECT
rst => life_counter.OUTPUTSELECT
rst => life_counter.OUTPUTSELECT
rst => life_counter.OUTPUTSELECT
dir => ~NO_FANOUT~
col_detect => life_counter.OUTPUTSELECT
col_detect => life_counter.OUTPUTSELECT
col_detect => life_counter.OUTPUTSELECT
col_detect => life_counter.OUTPUTSELECT
pixel_row[0] => SPRITE_PRINTER:sprite_design.pixel_row[0]
pixel_row[1] => SPRITE_PRINTER:sprite_design.pixel_row[1]
pixel_row[2] => SPRITE_PRINTER:sprite_design.pixel_row[2]
pixel_row[3] => SPRITE_PRINTER:sprite_design.pixel_row[3]
pixel_row[4] => SPRITE_PRINTER:sprite_design.pixel_row[4]
pixel_row[5] => SPRITE_PRINTER:sprite_design.pixel_row[5]
pixel_row[6] => SPRITE_PRINTER:sprite_design.pixel_row[6]
pixel_row[7] => SPRITE_PRINTER:sprite_design.pixel_row[7]
pixel_row[8] => SPRITE_PRINTER:sprite_design.pixel_row[8]
pixel_row[9] => SPRITE_PRINTER:sprite_design.pixel_row[9]
pixel_col[0] => SPRITE_PRINTER:sprite_design.pixel_col[0]
pixel_col[1] => SPRITE_PRINTER:sprite_design.pixel_col[1]
pixel_col[2] => SPRITE_PRINTER:sprite_design.pixel_col[2]
pixel_col[3] => SPRITE_PRINTER:sprite_design.pixel_col[3]
pixel_col[4] => SPRITE_PRINTER:sprite_design.pixel_col[4]
pixel_col[5] => SPRITE_PRINTER:sprite_design.pixel_col[5]
pixel_col[6] => SPRITE_PRINTER:sprite_design.pixel_col[6]
pixel_col[7] => SPRITE_PRINTER:sprite_design.pixel_col[7]
pixel_col[8] => SPRITE_PRINTER:sprite_design.pixel_col[8]
pixel_col[9] => SPRITE_PRINTER:sprite_design.pixel_col[9]
red <= SPRITE_PRINTER:sprite_design.red_out
green <= SPRITE_PRINTER:sprite_design.green_out
blue <= SPRITE_PRINTER:sprite_design.blue_out
ending <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|life:lc|SPRITE_PRINTER:sprite_design
pixel_row[0] => LessThan0.IN17
pixel_row[0] => LessThan1.IN10
pixel_row[0] => Mux5.IN10
pixel_row[1] => LessThan0.IN16
pixel_row[1] => LessThan1.IN9
pixel_row[1] => Mux4.IN10
pixel_row[1] => Mux5.IN9
pixel_row[2] => LessThan0.IN15
pixel_row[2] => LessThan1.IN8
pixel_row[2] => Mux3.IN10
pixel_row[2] => Mux4.IN9
pixel_row[2] => Mux5.IN8
pixel_row[3] => LessThan0.IN14
pixel_row[3] => LessThan1.IN7
pixel_row[3] => Mux3.IN9
pixel_row[3] => Mux4.IN8
pixel_row[3] => Mux5.IN7
pixel_row[4] => LessThan0.IN13
pixel_row[4] => LessThan1.IN6
pixel_row[4] => Mux3.IN8
pixel_row[4] => Mux4.IN7
pixel_row[4] => Mux5.IN6
pixel_row[5] => LessThan0.IN12
pixel_row[5] => LessThan1.IN5
pixel_row[5] => Mux3.IN7
pixel_row[5] => Mux4.IN6
pixel_row[5] => Mux5.IN5
pixel_row[6] => LessThan0.IN11
pixel_row[6] => LessThan1.IN4
pixel_row[6] => Mux3.IN6
pixel_row[6] => Mux4.IN5
pixel_row[6] => Mux5.IN4
pixel_row[7] => LessThan0.IN10
pixel_row[7] => LessThan1.IN3
pixel_row[7] => Mux3.IN5
pixel_row[7] => Mux4.IN4
pixel_row[7] => Mux5.IN3
pixel_row[8] => LessThan0.IN9
pixel_row[8] => LessThan1.IN2
pixel_row[8] => Mux3.IN4
pixel_row[8] => Mux4.IN3
pixel_row[9] => LessThan0.IN8
pixel_row[9] => LessThan1.IN1
pixel_row[9] => Mux3.IN3
pixel_col[0] => LessThan2.IN17
pixel_col[0] => LessThan3.IN10
pixel_col[0] => Mux11.IN10
pixel_col[1] => LessThan2.IN16
pixel_col[1] => LessThan3.IN9
pixel_col[1] => Mux10.IN10
pixel_col[1] => Mux11.IN9
pixel_col[2] => LessThan2.IN15
pixel_col[2] => LessThan3.IN8
pixel_col[2] => Mux9.IN10
pixel_col[2] => Mux10.IN9
pixel_col[2] => Mux11.IN8
pixel_col[3] => LessThan2.IN14
pixel_col[3] => LessThan3.IN7
pixel_col[3] => Mux9.IN9
pixel_col[3] => Mux10.IN8
pixel_col[3] => Mux11.IN7
pixel_col[4] => LessThan2.IN13
pixel_col[4] => LessThan3.IN6
pixel_col[4] => Mux9.IN8
pixel_col[4] => Mux10.IN7
pixel_col[4] => Mux11.IN6
pixel_col[5] => LessThan2.IN12
pixel_col[5] => LessThan3.IN5
pixel_col[5] => Mux9.IN7
pixel_col[5] => Mux10.IN6
pixel_col[5] => Mux11.IN5
pixel_col[6] => LessThan2.IN11
pixel_col[6] => LessThan3.IN4
pixel_col[6] => Mux9.IN6
pixel_col[6] => Mux10.IN5
pixel_col[6] => Mux11.IN4
pixel_col[7] => LessThan2.IN10
pixel_col[7] => LessThan3.IN3
pixel_col[7] => Mux9.IN5
pixel_col[7] => Mux10.IN4
pixel_col[7] => Mux11.IN3
pixel_col[8] => LessThan2.IN9
pixel_col[8] => LessThan3.IN2
pixel_col[8] => Mux9.IN4
pixel_col[8] => Mux10.IN3
pixel_col[9] => LessThan2.IN8
pixel_col[9] => LessThan3.IN1
pixel_col[9] => Mux9.IN3
a_row[0] => LessThan0.IN20
a_row[0] => LessThan1.IN20
a_row[0] => Mux8.IN10
a_row[1] => LessThan0.IN19
a_row[1] => LessThan1.IN19
a_row[1] => Mux7.IN10
a_row[1] => Mux8.IN9
a_row[2] => LessThan0.IN18
a_row[2] => LessThan1.IN18
a_row[2] => Mux6.IN10
a_row[2] => Mux7.IN9
a_row[2] => Mux8.IN8
a_row[3] => Add0.IN13
a_row[3] => LessThan1.IN17
a_row[3] => Mux6.IN9
a_row[3] => Mux7.IN8
a_row[3] => Mux8.IN7
a_row[4] => Add0.IN12
a_row[4] => LessThan1.IN16
a_row[4] => Mux6.IN8
a_row[4] => Mux7.IN7
a_row[4] => Mux8.IN6
a_row[5] => Add0.IN11
a_row[5] => LessThan1.IN15
a_row[5] => Mux6.IN7
a_row[5] => Mux7.IN6
a_row[5] => Mux8.IN5
a_row[6] => Add0.IN10
a_row[6] => LessThan1.IN14
a_row[6] => Mux6.IN6
a_row[6] => Mux7.IN5
a_row[6] => Mux8.IN4
a_row[7] => Add0.IN9
a_row[7] => LessThan1.IN13
a_row[7] => Mux6.IN5
a_row[7] => Mux7.IN4
a_row[7] => Mux8.IN3
a_row[8] => Add0.IN8
a_row[8] => LessThan1.IN12
a_row[8] => Mux6.IN4
a_row[8] => Mux7.IN3
a_row[9] => Add0.IN7
a_row[9] => LessThan1.IN11
a_row[9] => Mux6.IN3
a_col[0] => LessThan2.IN20
a_col[0] => LessThan3.IN20
a_col[0] => Mux14.IN10
a_col[1] => LessThan2.IN19
a_col[1] => LessThan3.IN19
a_col[1] => Mux13.IN10
a_col[1] => Mux14.IN9
a_col[2] => LessThan2.IN18
a_col[2] => LessThan3.IN18
a_col[2] => Mux12.IN10
a_col[2] => Mux13.IN9
a_col[2] => Mux14.IN8
a_col[3] => Add1.IN13
a_col[3] => LessThan3.IN17
a_col[3] => Mux12.IN9
a_col[3] => Mux13.IN8
a_col[3] => Mux14.IN7
a_col[4] => Add1.IN12
a_col[4] => LessThan3.IN16
a_col[4] => Mux12.IN8
a_col[4] => Mux13.IN7
a_col[4] => Mux14.IN6
a_col[5] => Add1.IN11
a_col[5] => LessThan3.IN15
a_col[5] => Mux12.IN7
a_col[5] => Mux13.IN6
a_col[5] => Mux14.IN5
a_col[6] => Add1.IN10
a_col[6] => LessThan3.IN14
a_col[6] => Mux12.IN6
a_col[6] => Mux13.IN5
a_col[6] => Mux14.IN4
a_col[7] => Add1.IN9
a_col[7] => LessThan3.IN13
a_col[7] => Mux12.IN5
a_col[7] => Mux13.IN4
a_col[7] => Mux14.IN3
a_col[8] => Add1.IN8
a_col[8] => LessThan3.IN12
a_col[8] => Mux12.IN4
a_col[8] => Mux13.IN3
a_col[9] => Add1.IN7
a_col[9] => LessThan3.IN11
a_col[9] => Mux12.IN3
s_red => red_out.IN1
s_green => green_out.IN1
s_blue => blue_out.IN1
multiplier[0] => Mux0.IN5
multiplier[0] => Mux1.IN5
multiplier[0] => Add2.IN6
multiplier[1] => Mux0.IN4
multiplier[1] => Mux2.IN5
multiplier[1] => Add2.IN5
multiplier[2] => Mux1.IN4
multiplier[2] => Mux2.IN4
multiplier[2] => Add0.IN14
multiplier[2] => Add1.IN14
multiplier[2] => Add2.IN4
address[0] => CHAR_ROM:SPRITE_ROM.character_address[0]
address[1] => CHAR_ROM:SPRITE_ROM.character_address[1]
address[2] => CHAR_ROM:SPRITE_ROM.character_address[2]
address[3] => CHAR_ROM:SPRITE_ROM.character_address[3]
address[4] => CHAR_ROM:SPRITE_ROM.character_address[4]
address[5] => CHAR_ROM:SPRITE_ROM.character_address[5]
enable => red_out.OUTPUTSELECT
enable => green_out.OUTPUTSELECT
enable => blue_out.OUTPUTSELECT
enable => s_font_row[2].LATCH_ENABLE
enable => s_font_row[1].LATCH_ENABLE
enable => s_font_row[0].LATCH_ENABLE
enable => s_font_col[2].LATCH_ENABLE
enable => s_font_col[1].LATCH_ENABLE
enable => s_font_col[0].LATCH_ENABLE
clk => CHAR_ROM:SPRITE_ROM.clock
red_out <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cs305_project|life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d5g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cs305_project|life:lc|SPRITE_PRINTER:sprite_design|char_rom:SPRITE_ROM|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


