(declare-fun temp742_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp742_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp742_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp742_4 () (_ BitVec 64))
(declare-fun temp742_5 () (_ BitVec 64))
(declare-fun temp742_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp742_7 () (_ BitVec 64))
(declare-fun temp742_8 () (_ BitVec 64))
(declare-fun temp742_9 () (_ BitVec 64))
(declare-fun temp742_10 () (_ BitVec 64))
(declare-fun temp742_11 () (_ BitVec 64))
(declare-fun temp742_12 () (_ BitVec 64))
(declare-fun temp742_13 () (_ BitVec 64))
(declare-fun temp742_14 () (_ BitVec 64))
(declare-fun temp742_15 () (_ BitVec 64))
(declare-fun temp742_16 () (_ BitVec 64))
(declare-fun temp742_17 () (_ BitVec 64))
(declare-fun temp742_18 () (_ BitVec 64))
(declare-fun temp742_19 () (_ BitVec 64))
(declare-fun temp742_20 () (_ BitVec 64))
(declare-fun temp742_21 () (_ BitVec 64))
(declare-fun temp742_22 () (_ BitVec 64))
(declare-fun temp742_23 () (_ BitVec 64))
(declare-fun temp742_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp742_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(declare-fun temp742_26 () (_ BitVec 64))
(declare-fun var5969341 () (_ BitVec 64))
(declare-fun var5969353 () (_ BitVec 64))
(assert (= temp742_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp742_1)))
(assert (= temp742_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp742_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp742_3 #xffffffffffffffff))
(assert (= var71509 temp742_3))
(assert (= temp742_4 #x0000000000000000))
(assert (= temp742_5 temp742_4))
(assert (= temp742_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp742_5)))
(assert (= temp742_7 #x0000000000000001))
(assert (= temp742_8 temp742_7))
(assert (= temp742_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp742_8)))
(assert (= temp742_10 #x0000000000000002))
(assert (= temp742_11 temp742_10))
(assert (= temp742_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp742_11)))
(assert (= temp742_13 #x0000000000000003))
(assert (= temp742_14 temp742_13))
(assert (= temp742_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp742_14)))
(assert (= temp742_16 #x0000000000000004))
(assert (= temp742_17 temp742_16))
(assert (= temp742_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp742_17)))
(assert (= temp742_19 #x0000000000000005))
(assert (= temp742_20 temp742_19))
(assert (= temp742_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp742_20)))
(assert (= temp742_22 #x0000000000000000))
(assert (= temp742_23
   (ite (bvslt var71509 temp742_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp742_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp742_23)))
(assert (= var75972 temp742_24))
(assert (bvslt (ite (bvslt var71509 temp742_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp742_25 #x0000000000000001))
(assert (= var2692541 temp742_25))
(assert (= var2692553 var2692541))
(assert (= temp742_26 #x0000000000000001))
(assert (= var5969341 temp742_26))
(assert (= var5969353 var5969341))
(model-add temp742_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp742_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp742_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp742_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp742_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp742_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp742_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp742_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp742_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp742_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp742_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp742_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp742_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp742_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp742_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp742_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp742_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp742_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp742_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp742_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp742_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp742_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp742_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp742_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp742_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)
(model-add temp742_26 () (_ BitVec 64) #x0000000000000001)
(model-add var5969341 () (_ BitVec 64) #x0000000000000001)
(model-add var5969353 () (_ BitVec 64) #x0000000000000001)






