Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 29 18:06:35 2021
| Host         : DESKTOP-QPR6G6N running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_top_methodology_drc_routed.rpt -pb vga_top_methodology_drc_routed.pb -rpx vga_top_methodology_drc_routed.rpx
| Design       : vga_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 83
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 60         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 8          |
| TIMING-18 | Warning          | Missing input or output delay | 5          |
| TIMING-20 | Warning          | Non-clocked latch             | 10         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin dc/bright_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin dc/clk25_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin dc/hCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin dc/vCount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin sc/changed_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin sc/changed_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin sc/maze_type_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin sc/maze_type_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin sc/maze_type_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin sc/maze_type_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin sc/xpos_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin sc/ypos_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell sc/maze_type_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/maze_type_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell sc/maze_type_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/maze_type_reg[0]_C/CLR, sc/maze_type_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell sc/maze_type_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/maze_type_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell sc/maze_type_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/maze_type_reg[1]_C/CLR, sc/maze_type_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell sc/xpos_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/xpos_reg[1]_C/CLR, sc/xpos_reg[2]_C/CLR, sc/xpos_reg[3]_C/CLR, sc/xpos_reg[3]_LDC/CLR, sc/xpos_reg[4]_P/PRE, sc/xpos_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell sc/xpos_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/xpos_reg[4]_C/CLR, sc/xpos_reg[6]_C/CLR, sc/xpos_reg[6]_LDC/CLR, sc/xpos_reg[1]_P/PRE, sc/xpos_reg[2]_P/PRE, sc/xpos_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell sc/ypos_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/xpos_reg[0]_C/CLR, sc/xpos_reg[0]_LDC/CLR, sc/ypos_reg[2]_C/CLR, sc/ypos_reg[5]_C/CLR, sc/ypos_reg[5]_LDC/CLR, sc/xpos_reg[9]_P/PRE, sc/ypos_reg[0]_P/PRE, sc/ypos_reg[1]_P/PRE, sc/ypos_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell sc/ypos_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) sc/xpos_reg[9]_C/CLR, sc/xpos_reg[9]_LDC/CLR, sc/ypos_reg[0]_C/CLR, sc/ypos_reg[1]_C/CLR, sc/ypos_reg[7]_C/CLR, sc/ypos_reg[7]_LDC/CLR, sc/xpos_reg[0]_P/PRE, sc/ypos_reg[2]_P/PRE, sc/ypos_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BtnC relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on An0 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on An1 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on An2 relative to clock(s) ClkPort
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on An3 relative to clock(s) ClkPort
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch sc/end_of_maze_reg cannot be properly analyzed as its control pin sc/end_of_maze_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch sc/go_reg cannot be properly analyzed as its control pin sc/go_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch sc/maze_type_reg[0]_LDC cannot be properly analyzed as its control pin sc/maze_type_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch sc/maze_type_reg[1]_LDC cannot be properly analyzed as its control pin sc/maze_type_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch sc/xpos_reg[0]_LDC cannot be properly analyzed as its control pin sc/xpos_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch sc/xpos_reg[3]_LDC cannot be properly analyzed as its control pin sc/xpos_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch sc/xpos_reg[6]_LDC cannot be properly analyzed as its control pin sc/xpos_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch sc/xpos_reg[9]_LDC cannot be properly analyzed as its control pin sc/xpos_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch sc/ypos_reg[5]_LDC cannot be properly analyzed as its control pin sc/ypos_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch sc/ypos_reg[7]_LDC cannot be properly analyzed as its control pin sc/ypos_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


