/* This file is generated automatically. */
/****************************************************************************
 * mem_layout.h
 *
 *   Copyright 2020 Sony Semiconductor Solutions Corporation
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name of Sony Semiconductor Solutions Corporation nor
 *    the names of its contributors may be used to endorse or promote
 *    products derived from this software without specific prior written
 *    permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

#ifndef MEM_LAYOUT_H_INCLUDED
#define MEM_LAYOUT_H_INCLUDED

/*
 * Memory devices
 */

/* SHM_SRAM: type=RAM, use=0x00020000, remainder=0x00000000 */

#define SHM_SRAM_ADDR  0x000e0000
#define SHM_SRAM_SIZE  0x00020000

/*
 * Fixed areas
 */

#define COMMON_WORK_AREA_ALIGN   0x00000008
#define COMMON_WORK_AREA_ADDR    0x000e0000
#define COMMON_WORK_AREA_DRM     0x000e0000 /* _DRM is obsolete macro. to use _ADDR */
#define COMMON_WORK_AREA_SIZE    0x0001d100

#define MSG_QUE_AREA_ALIGN   0x00000008
#define MSG_QUE_AREA_ADDR    0x000fd100
#define MSG_QUE_AREA_DRM     0x000fd100 /* _DRM is obsolete macro. to use _ADDR */
#define MSG_QUE_AREA_SIZE    0x00002c00

#define MEMMGR_WORK_AREA_ALIGN   0x00000008
#define MEMMGR_WORK_AREA_ADDR    0x000ffd00
#define MEMMGR_WORK_AREA_DRM     0x000ffd00 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_WORK_AREA_SIZE    0x00000200

#define MEMMGR_DATA_AREA_ALIGN   0x00000008
#define MEMMGR_DATA_AREA_ADDR    0x000fff00
#define MEMMGR_DATA_AREA_DRM     0x000fff00 /* _DRM is obsolete macro. to use _ADDR */
#define MEMMGR_DATA_AREA_SIZE    0x00000100

/*
 * Memory Manager max work area size
 */

#define S0_MEMMGR_WORK_AREA_ADDR  MEMMGR_WORK_AREA_ADDR
#define S1_MEMMGR_WORK_AREA_ADDR  (S0_MEMMGR_WORK_AREA_ADDR + S0_MEMMGR_WORK_AREA_SIZE)
#define S0_MEMMGR_WORK_AREA_SIZE  0x00000140
#define S1_MEMMGR_WORK_AREA_SIZE  0x00000040

/*
 * Section IDs
 */

#define SECTION_NO0       0
#define SECTION_NO1       1

/*
 * Number of sections
 */

#define NUM_MEM_SECTIONS  2

/*
 * Pool IDs
 */

const MemMgrLite::PoolId S0_NULL_POOL                = { 0, SECTION_NO0};  /*  0 */
const MemMgrLite::PoolId S0_DEC_ES_MAIN_BUF_POOL     = { 1, SECTION_NO0};  /*  1 */
const MemMgrLite::PoolId S0_REND_PCM_BUF_POOL        = { 2, SECTION_NO0};  /*  2 */
const MemMgrLite::PoolId S0_SRC_WORK_MAIN_BUF_POOL   = { 3, SECTION_NO0};  /*  3 */
const MemMgrLite::PoolId S0_DEC_ES_SUB_BUF_POOL      = { 4, SECTION_NO0};  /*  4 */
const MemMgrLite::PoolId S0_REND_PCM_SUB_BUF_POOL    = { 5, SECTION_NO0};  /*  5 */
const MemMgrLite::PoolId S0_SRC_WORK_SUB_BUF_POOL    = { 6, SECTION_NO0};  /*  6 */
const MemMgrLite::PoolId S0_DEC_APU_CMD_POOL         = { 7, SECTION_NO0};  /*  7 */
const MemMgrLite::PoolId S0_PF0_PCM_BUF_POOL         = { 8, SECTION_NO0};  /*  8 */
const MemMgrLite::PoolId S0_PF1_PCM_BUF_POOL         = { 9, SECTION_NO0};  /*  9 */
const MemMgrLite::PoolId S0_PF0_APU_CMD_POOL         = {10, SECTION_NO0};  /* 10 */
const MemMgrLite::PoolId S0_PF1_APU_CMD_POOL         = {11, SECTION_NO0};  /* 11 */
const MemMgrLite::PoolId S0_OUTPUT_BUF_POOL          = {12, SECTION_NO0};  /* 12 */
const MemMgrLite::PoolId S0_MIC_IN_BUF_POOL          = {13, SECTION_NO0};  /* 13 */
const MemMgrLite::PoolId S0_ENC_APU_CMD_POOL         = {14, SECTION_NO0};  /* 14 */
const MemMgrLite::PoolId S0_SRC_APU_CMD_POOL         = {15, SECTION_NO0};  /* 15 */
const MemMgrLite::PoolId S0_PRE_APU_CMD_POOL         = {16, SECTION_NO0};  /* 16 */
const MemMgrLite::PoolId S1_NULL_POOL                = { 0, SECTION_NO1};  /* 17 */
const MemMgrLite::PoolId S1_SENSOR_DSP_CMD_BUF_POOL  = { 1, SECTION_NO1};  /* 18 */
const MemMgrLite::PoolId S1_SENSOR_DATA_BUF_POOL     = { 2, SECTION_NO1};  /* 19 */

#define NUM_MEM_S0_LAYOUTS   3
#define NUM_MEM_S0_POOLS    17
#define NUM_MEM_S1_LAYOUTS   1
#define NUM_MEM_S1_POOLS     3

#define NUM_MEM_LAYOUTS      3
#define NUM_MEM_POOLS       17

/*
 * Pool areas
 */

/* Section0 Layout0: */

#define MEMMGR_S0_L0_WORK_SIZE   0x00000118

/* Skip 0x0004 bytes for alignment. */

#define S0_L0_DEC_ES_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L0_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000e0004
#define S0_L0_DEC_ES_MAIN_BUF_POOL_ADDR     0x000e0008
#define S0_L0_DEC_ES_MAIN_BUF_POOL_SIZE     0x00000fa0
#define S0_L0_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000e0fa8
#define S0_L0_DEC_ES_MAIN_BUF_POOL_NUM_SEG  0x00000004
#define S0_L0_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x000003e8

#define S0_L0_REND_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L0_REND_PCM_BUF_POOL_L_FENCE  0x000e0fac
#define S0_L0_REND_PCM_BUF_POOL_ADDR     0x000e0fb0
#define S0_L0_REND_PCM_BUF_POOL_SIZE     0x00010e00
#define S0_L0_REND_PCM_BUF_POOL_U_FENCE  0x000f1db0
#define S0_L0_REND_PCM_BUF_POOL_NUM_SEG  0x00000005
#define S0_L0_REND_PCM_BUF_POOL_SEG_SIZE 0x00003600

#define S0_L0_SRC_WORK_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_L_FENCE  0x000f1db4
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_ADDR     0x000f1db8
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_SIZE     0x00001200
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_U_FENCE  0x000f2fb8
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_SRC_WORK_MAIN_BUF_POOL_SEG_SIZE 0x00001200

#define S0_L0_DEC_ES_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L0_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000f2fbc
#define S0_L0_DEC_ES_SUB_BUF_POOL_ADDR     0x000f2fc0
#define S0_L0_DEC_ES_SUB_BUF_POOL_SIZE     0x00000004
#define S0_L0_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000f2fc4
#define S0_L0_DEC_ES_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L0_REND_PCM_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L0_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000f2fcc
#define S0_L0_REND_PCM_SUB_BUF_POOL_ADDR     0x000f2fd0
#define S0_L0_REND_PCM_SUB_BUF_POOL_SIZE     0x00000004
#define S0_L0_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000f2fd4
#define S0_L0_REND_PCM_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_REND_PCM_SUB_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L0_SRC_WORK_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L0_SRC_WORK_SUB_BUF_POOL_L_FENCE  0x000f2fdc
#define S0_L0_SRC_WORK_SUB_BUF_POOL_ADDR     0x000f2fe0
#define S0_L0_SRC_WORK_SUB_BUF_POOL_SIZE     0x00000004
#define S0_L0_SRC_WORK_SUB_BUF_POOL_U_FENCE  0x000f2fe4
#define S0_L0_SRC_WORK_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_SRC_WORK_SUB_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L0_DEC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L0_DEC_APU_CMD_POOL_L_FENCE  0x000f2fec
#define S0_L0_DEC_APU_CMD_POOL_ADDR     0x000f2ff0
#define S0_L0_DEC_APU_CMD_POOL_SIZE     0x00000398
#define S0_L0_DEC_APU_CMD_POOL_U_FENCE  0x000f3388
#define S0_L0_DEC_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L0_DEC_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L0_PF0_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L0_PF0_PCM_BUF_POOL_L_FENCE  0x000f338c
#define S0_L0_PF0_PCM_BUF_POOL_ADDR     0x000f3390
#define S0_L0_PF0_PCM_BUF_POOL_SIZE     0x00000004
#define S0_L0_PF0_PCM_BUF_POOL_U_FENCE  0x000f3394
#define S0_L0_PF0_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_PF0_PCM_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L0_PF1_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L0_PF1_PCM_BUF_POOL_L_FENCE  0x000f339c
#define S0_L0_PF1_PCM_BUF_POOL_ADDR     0x000f33a0
#define S0_L0_PF1_PCM_BUF_POOL_SIZE     0x00000004
#define S0_L0_PF1_PCM_BUF_POOL_U_FENCE  0x000f33a4
#define S0_L0_PF1_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L0_PF1_PCM_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L0_PF0_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L0_PF0_APU_CMD_POOL_L_FENCE  0x000f33ac
#define S0_L0_PF0_APU_CMD_POOL_ADDR     0x000f33b0
#define S0_L0_PF0_APU_CMD_POOL_SIZE     0x00000398
#define S0_L0_PF0_APU_CMD_POOL_U_FENCE  0x000f3748
#define S0_L0_PF0_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L0_PF0_APU_CMD_POOL_SEG_SIZE 0x0000005c

#define S0_L0_PF1_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L0_PF1_APU_CMD_POOL_L_FENCE  0x000f374c
#define S0_L0_PF1_APU_CMD_POOL_ADDR     0x000f3750
#define S0_L0_PF1_APU_CMD_POOL_SIZE     0x00000398
#define S0_L0_PF1_APU_CMD_POOL_U_FENCE  0x000f3ae8
#define S0_L0_PF1_APU_CMD_POOL_NUM_SEG  0x0000000a
#define S0_L0_PF1_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder COMMON_WORK_AREA=0x00009614 */

/* Section0 Layout1: */

#define MEMMGR_S0_L1_WORK_SIZE   0x00000080

/* Skip 0x0004 bytes for alignment. */

#define S0_L1_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define S0_L1_OUTPUT_BUF_POOL_L_FENCE  0x000e0004
#define S0_L1_OUTPUT_BUF_POOL_ADDR     0x000e0008
#define S0_L1_OUTPUT_BUF_POOL_SIZE     0x00003c00
#define S0_L1_OUTPUT_BUF_POOL_U_FENCE  0x000e3c08
#define S0_L1_OUTPUT_BUF_POOL_NUM_SEG  0x00000005
#define S0_L1_OUTPUT_BUF_POOL_SEG_SIZE 0x00000c00

#define S0_L1_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define S0_L1_MIC_IN_BUF_POOL_L_FENCE  0x000e3c0c
#define S0_L1_MIC_IN_BUF_POOL_ADDR     0x000e3c10
#define S0_L1_MIC_IN_BUF_POOL_SIZE     0x00005a00
#define S0_L1_MIC_IN_BUF_POOL_U_FENCE  0x000e9610
#define S0_L1_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
#define S0_L1_MIC_IN_BUF_POOL_SEG_SIZE 0x00001200

#define S0_L1_ENC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L1_ENC_APU_CMD_POOL_L_FENCE  0x000e9614
#define S0_L1_ENC_APU_CMD_POOL_ADDR     0x000e9618
#define S0_L1_ENC_APU_CMD_POOL_SIZE     0x00000114
#define S0_L1_ENC_APU_CMD_POOL_U_FENCE  0x000e972c
#define S0_L1_ENC_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L1_ENC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L1_SRC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L1_SRC_APU_CMD_POOL_L_FENCE  0x000e9734
#define S0_L1_SRC_APU_CMD_POOL_ADDR     0x000e9738
#define S0_L1_SRC_APU_CMD_POOL_SIZE     0x00000114
#define S0_L1_SRC_APU_CMD_POOL_U_FENCE  0x000e984c
#define S0_L1_SRC_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L1_SRC_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Skip 0x0004 bytes for alignment. */

#define S0_L1_PRE_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L1_PRE_APU_CMD_POOL_L_FENCE  0x000e9854
#define S0_L1_PRE_APU_CMD_POOL_ADDR     0x000e9858
#define S0_L1_PRE_APU_CMD_POOL_SIZE     0x00000114
#define S0_L1_PRE_APU_CMD_POOL_U_FENCE  0x000e996c
#define S0_L1_PRE_APU_CMD_POOL_NUM_SEG  0x00000003
#define S0_L1_PRE_APU_CMD_POOL_SEG_SIZE 0x0000005c

/* Remainder COMMON_WORK_AREA=0x00013790 */

/* Section0 Layout2: */

#define MEMMGR_S0_L2_WORK_SIZE   0x00000140

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_DEC_ES_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L2_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000e0004
#define S0_L2_DEC_ES_MAIN_BUF_POOL_ADDR     0x000e0008
#define S0_L2_DEC_ES_MAIN_BUF_POOL_SIZE     0x00000004
#define S0_L2_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000e000c
#define S0_L2_DEC_ES_MAIN_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_REND_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L2_REND_PCM_BUF_POOL_L_FENCE  0x000e0014
#define S0_L2_REND_PCM_BUF_POOL_ADDR     0x000e0018
#define S0_L2_REND_PCM_BUF_POOL_SIZE     0x00000004
#define S0_L2_REND_PCM_BUF_POOL_U_FENCE  0x000e001c
#define S0_L2_REND_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_REND_PCM_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_SRC_WORK_MAIN_BUF_POOL_ALIGN    0x00000008
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_L_FENCE  0x000e0024
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_ADDR     0x000e0028
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_SIZE     0x00000004
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_U_FENCE  0x000e002c
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_SRC_WORK_MAIN_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_DEC_ES_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L2_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000e0034
#define S0_L2_DEC_ES_SUB_BUF_POOL_ADDR     0x000e0038
#define S0_L2_DEC_ES_SUB_BUF_POOL_SIZE     0x00000004
#define S0_L2_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000e003c
#define S0_L2_DEC_ES_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_REND_PCM_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L2_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000e0044
#define S0_L2_REND_PCM_SUB_BUF_POOL_ADDR     0x000e0048
#define S0_L2_REND_PCM_SUB_BUF_POOL_SIZE     0x00000004
#define S0_L2_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000e004c
#define S0_L2_REND_PCM_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_REND_PCM_SUB_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_SRC_WORK_SUB_BUF_POOL_ALIGN    0x00000008
#define S0_L2_SRC_WORK_SUB_BUF_POOL_L_FENCE  0x000e0054
#define S0_L2_SRC_WORK_SUB_BUF_POOL_ADDR     0x000e0058
#define S0_L2_SRC_WORK_SUB_BUF_POOL_SIZE     0x00000004
#define S0_L2_SRC_WORK_SUB_BUF_POOL_U_FENCE  0x000e005c
#define S0_L2_SRC_WORK_SUB_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_SRC_WORK_SUB_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_DEC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_DEC_APU_CMD_POOL_L_FENCE  0x000e0064
#define S0_L2_DEC_APU_CMD_POOL_ADDR     0x000e0068
#define S0_L2_DEC_APU_CMD_POOL_SIZE     0x00000004
#define S0_L2_DEC_APU_CMD_POOL_U_FENCE  0x000e006c
#define S0_L2_DEC_APU_CMD_POOL_NUM_SEG  0x00000001
#define S0_L2_DEC_APU_CMD_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PF0_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L2_PF0_PCM_BUF_POOL_L_FENCE  0x000e0074
#define S0_L2_PF0_PCM_BUF_POOL_ADDR     0x000e0078
#define S0_L2_PF0_PCM_BUF_POOL_SIZE     0x00000004
#define S0_L2_PF0_PCM_BUF_POOL_U_FENCE  0x000e007c
#define S0_L2_PF0_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_PF0_PCM_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PF1_PCM_BUF_POOL_ALIGN    0x00000008
#define S0_L2_PF1_PCM_BUF_POOL_L_FENCE  0x000e0084
#define S0_L2_PF1_PCM_BUF_POOL_ADDR     0x000e0088
#define S0_L2_PF1_PCM_BUF_POOL_SIZE     0x00000004
#define S0_L2_PF1_PCM_BUF_POOL_U_FENCE  0x000e008c
#define S0_L2_PF1_PCM_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_PF1_PCM_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PF0_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_PF0_APU_CMD_POOL_L_FENCE  0x000e0094
#define S0_L2_PF0_APU_CMD_POOL_ADDR     0x000e0098
#define S0_L2_PF0_APU_CMD_POOL_SIZE     0x00000004
#define S0_L2_PF0_APU_CMD_POOL_U_FENCE  0x000e009c
#define S0_L2_PF0_APU_CMD_POOL_NUM_SEG  0x00000001
#define S0_L2_PF0_APU_CMD_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PF1_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_PF1_APU_CMD_POOL_L_FENCE  0x000e00a4
#define S0_L2_PF1_APU_CMD_POOL_ADDR     0x000e00a8
#define S0_L2_PF1_APU_CMD_POOL_SIZE     0x00000004
#define S0_L2_PF1_APU_CMD_POOL_U_FENCE  0x000e00ac
#define S0_L2_PF1_APU_CMD_POOL_NUM_SEG  0x00000001
#define S0_L2_PF1_APU_CMD_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_OUTPUT_BUF_POOL_ALIGN    0x00000008
#define S0_L2_OUTPUT_BUF_POOL_L_FENCE  0x000e00b4
#define S0_L2_OUTPUT_BUF_POOL_ADDR     0x000e00b8
#define S0_L2_OUTPUT_BUF_POOL_SIZE     0x00000004
#define S0_L2_OUTPUT_BUF_POOL_U_FENCE  0x000e00bc
#define S0_L2_OUTPUT_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_OUTPUT_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_MIC_IN_BUF_POOL_ALIGN    0x00000008
#define S0_L2_MIC_IN_BUF_POOL_L_FENCE  0x000e00c4
#define S0_L2_MIC_IN_BUF_POOL_ADDR     0x000e00c8
#define S0_L2_MIC_IN_BUF_POOL_SIZE     0x00000004
#define S0_L2_MIC_IN_BUF_POOL_U_FENCE  0x000e00cc
#define S0_L2_MIC_IN_BUF_POOL_NUM_SEG  0x00000001
#define S0_L2_MIC_IN_BUF_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_ENC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_ENC_APU_CMD_POOL_L_FENCE  0x000e00d4
#define S0_L2_ENC_APU_CMD_POOL_ADDR     0x000e00d8
#define S0_L2_ENC_APU_CMD_POOL_SIZE     0x00000004
#define S0_L2_ENC_APU_CMD_POOL_U_FENCE  0x000e00dc
#define S0_L2_ENC_APU_CMD_POOL_NUM_SEG  0x00000001
#define S0_L2_ENC_APU_CMD_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_SRC_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_SRC_APU_CMD_POOL_L_FENCE  0x000e00e4
#define S0_L2_SRC_APU_CMD_POOL_ADDR     0x000e00e8
#define S0_L2_SRC_APU_CMD_POOL_SIZE     0x00000004
#define S0_L2_SRC_APU_CMD_POOL_U_FENCE  0x000e00ec
#define S0_L2_SRC_APU_CMD_POOL_NUM_SEG  0x00000001
#define S0_L2_SRC_APU_CMD_POOL_SEG_SIZE 0x00000004

/* Skip 0x0004 bytes for alignment. */

#define S0_L2_PRE_APU_CMD_POOL_ALIGN    0x00000008
#define S0_L2_PRE_APU_CMD_POOL_L_FENCE  0x000e00f4
#define S0_L2_PRE_APU_CMD_POOL_ADDR     0x000e00f8
#define S0_L2_PRE_APU_CMD_POOL_SIZE     0x00000004
#define S0_L2_PRE_APU_CMD_POOL_U_FENCE  0x000e00fc
#define S0_L2_PRE_APU_CMD_POOL_NUM_SEG  0x00000001
#define S0_L2_PRE_APU_CMD_POOL_SEG_SIZE 0x00000004

/* Remainder COMMON_WORK_AREA=0x0001d000 */

/* Section1 Layout0: */

#define MEMMGR_S1_L0_WORK_SIZE   0x00000040

/* Skip 0x0004 bytes for alignment. */

#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_ALIGN    0x00000008
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_ADDR     0x000f3af0
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_SIZE     0x00001800
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_NUM_SEG  0x00000008
#define S1_L0_SENSOR_DSP_CMD_BUF_POOL_SEG_SIZE 0x00000300

#define S1_L0_SENSOR_DATA_BUF_POOL_ALIGN    0x00000008
#define S1_L0_SENSOR_DATA_BUF_POOL_ADDR     0x000f52f0
#define S1_L0_SENSOR_DATA_BUF_POOL_SIZE     0x00001800
#define S1_L0_SENSOR_DATA_BUF_POOL_NUM_SEG  0x00000008
#define S1_L0_SENSOR_DATA_BUF_POOL_SEG_SIZE 0x00000300

/* Remainder COMMON_WORK_AREA=0x00006610 */

#endif /* MEM_LAYOUT_H_INCLUDED */
