{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488269289748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488269289750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 15:08:09 2017 " "Processing started: Tue Feb 28 15:08:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488269289750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269289750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modul5 -c Modul5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modul5 -c Modul5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269289750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488269290001 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1488269290001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/mux_2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_mux_2_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tes_mux_2_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tes_mux_2_1 " "Found entity 1: tes_mux_2_1" {  } { { "tes_mux_2_1.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkff_altera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jkff_altera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jkff_altera " "Found entity 1: jkff_altera" {  } { { "jkff_altera.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/jkff_altera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkffe_altera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file jkffe_altera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jkffe_altera " "Found entity 1: jkffe_altera" {  } { { "jkffe_altera.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/jkffe_altera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "T_ff_altera.bdf 1 1 " "Found 1 design units, including 1 entities, in source file T_ff_altera.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_ff_altera " "Found entity 1: T_ff_altera" {  } { { "T_ff_altera.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/T_ff_altera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_LPM_COUNTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file altera_LPM_COUNTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_LPM_COUNTER " "Found entity 1: altera_LPM_COUNTER" {  } { { "altera_LPM_COUNTER.bdf" "" { Schematic "/home/efefer/WORKS/QUARTUS/Modul5/altera_LPM_COUNTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sseg_4dig.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sseg_4dig.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sseg_4dig " "Found entity 1: mux_sseg_4dig" {  } { { "mux_sseg_4dig.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/mux_sseg_4dig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_mux_sseg_4dig.v 1 1 " "Found 1 design units, including 1 entities, in source file test_mux_sseg_4dig.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_mux_sseg_4dig " "Found entity 1: test_mux_sseg_4dig" {  } { { "test_mux_sseg_4dig.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/test_mux_sseg_4dig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2dig_to_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2dig_to_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2dig_to_sseg " "Found entity 1: bcd2dig_to_sseg" {  } { { "bcd2dig_to_sseg.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/bcd2dig_to_sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_bcd2dig_to_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_bcd2dig_to_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_bcd2dig_to_sseg " "Found entity 1: tes_bcd2dig_to_sseg" {  } { { "tes_bcd2dig_to_sseg.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_bcd2dig_to_sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd4dig_to_sseg_case.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd4dig_to_sseg_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd4dig_to_sseg_case " "Found entity 1: bcd4dig_to_sseg_case" {  } { { "bcd4dig_to_sseg_case.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/bcd4dig_to_sseg_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_mux_sseg_4dig_hardwired.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_mux_sseg_4dig_hardwired.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_mux_sseg_4dig_hardwired " "Found entity 1: tes_mux_sseg_4dig_hardwired" {  } { { "tes_mux_sseg_4dig_hardwired.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_4dig_hardwired.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_bcd4dig_to_sseg_case.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_bcd4dig_to_sseg_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_bcd4dig_to_sseg_case " "Found entity 1: tes_bcd4dig_to_sseg_case" {  } { { "tes_bcd4dig_to_sseg_case.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_bcd4dig_to_sseg_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_odd_zeros_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file test_odd_zeros_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_odd_zeros_detector " "Found entity 1: test_odd_zeros_detector" {  } { { "test_odd_zeros_detector.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/test_odd_zeros_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_counter_verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_counter_verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_counter_verilog1 " "Found entity 1: tes_counter_verilog1" {  } { { "tes_counter_verilog1.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_counter_verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2_up.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2_up " "Found entity 1: counter2_up" {  } { { "counter2_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/counter2_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_counter2_up.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_counter2_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_counter2_up " "Found entity 1: tes_counter2_up" {  } { { "tes_counter2_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_counter2_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_debouncer " "Found entity 1: tes_debouncer" {  } { { "tes_debouncer.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4_up.v 1 1 " "Found 1 design units, including 1 entities, in source file counter4_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4_up " "Found entity 1: counter4_up" {  } { { "counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/counter4_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_counter4_up.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_counter4_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_counter4_up " "Found entity 1: tes_counter4_up" {  } { { "tes_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_counter4_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_sseg_case.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_sseg_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_sseg_case " "Found entity 1: hex_to_sseg_case" {  } { { "hex_to_sseg_case.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/hex_to_sseg_case.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt0 CNT0 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt0\" differs only in case from object \"CNT0\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269306654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt1 CNT1 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt1\" differs only in case from object \"CNT1\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269306654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt2 CNT2 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt2\" differs only in case from object \"CNT2\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269306654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt3 CNT3 tes_mux_sseg_counter4_up.v(10) " "Verilog HDL Declaration information at tes_mux_sseg_counter4_up.v(10): object \"cnt3\" differs only in case from object \"CNT3\" in the same scope" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1488269306654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tes_mux_sseg_counter4_up.v 1 1 " "Found 1 design units, including 1 entities, in source file tes_mux_sseg_counter4_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 tes_mux_sseg_counter4_up " "Found entity 1: tes_mux_sseg_counter4_up" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488269306655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269306655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tes_mux_sseg_counter4_up " "Elaborating entity \"tes_mux_sseg_counter4_up\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488269306718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:DB0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:DB0\"" {  } { { "tes_mux_sseg_counter4_up.v" "DB0" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488269306730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4_up counter4_up:CNT0 " "Elaborating entity \"counter4_up\" for hierarchy \"counter4_up:CNT0\"" {  } { { "tes_mux_sseg_counter4_up.v" "CNT0" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488269306735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter4_up.v(15) " "Verilog HDL assignment warning at counter4_up.v(15): truncated value with size 32 to match size of target (4)" {  } { { "counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/counter4_up.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488269306736 "|tes_counter4_up|counter4_up:UUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_sseg_case hex_to_sseg_case:BCD4SSEG0 " "Elaborating entity \"hex_to_sseg_case\" for hierarchy \"hex_to_sseg_case:BCD4SSEG0\"" {  } { { "tes_mux_sseg_counter4_up.v" "BCD4SSEG0" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488269306737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sseg_4dig mux_sseg_4dig:MUXSSEG " "Elaborating entity \"mux_sseg_4dig\" for hierarchy \"mux_sseg_4dig:MUXSSEG\"" {  } { { "tes_mux_sseg_counter4_up.v" "MUXSSEG" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488269306739 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[7\] VCC " "Pin \"sseg\[7\]\" is stuck at VCC" {  } { { "tes_mux_sseg_counter4_up.v" "" { Text "/home/efefer/WORKS/QUARTUS/Modul5/tes_mux_sseg_counter4_up.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1488269307258 "|tes_mux_sseg_counter4_up|sseg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1488269307258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488269307340 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488269307879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488269307879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488269307953 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488269307953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488269307953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488269307953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "938 " "Peak virtual memory: 938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488269307960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 15:08:27 2017 " "Processing ended: Tue Feb 28 15:08:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488269307960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488269307960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488269307960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488269307960 ""}
