--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml key_gene.twx key_gene.ncd -o key_gene.twr key_gene.pcf

Design file:              key_gene.ncd
Physical constraint file: key_gene.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
NS<0>       |    2.421(R)|      SLOW  |    0.153(R)|      SLOW  |clk_BUFGP         |   0.000|
NS<1>       |    2.800(R)|      SLOW  |    0.091(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<0> |    1.578(R)|      SLOW  |   -0.428(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<1> |    1.370(R)|      SLOW  |   -0.259(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<2> |    1.238(R)|      SLOW  |   -0.154(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<3> |    1.189(R)|      SLOW  |   -0.133(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<4> |    1.565(R)|      SLOW  |   -0.505(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<5> |    1.599(R)|      SLOW  |   -0.624(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<6> |    1.726(R)|      SLOW  |   -0.851(R)|      SLOW  |clk_BUFGP         |   0.000|
key_init<7> |    1.378(R)|      SLOW  |   -0.632(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    1.769(R)|      SLOW  |    0.236(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_rready |         8.778(R)|      SLOW  |         4.822(R)|      FAST  |clk_BUFGP         |   0.000|
num<0>      |         8.228(R)|      SLOW  |         4.479(R)|      FAST  |clk_BUFGP         |   0.000|
num<1>      |         8.258(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
num<2>      |         8.049(R)|      SLOW  |         4.379(R)|      FAST  |clk_BUFGP         |   0.000|
num<3>      |         8.048(R)|      SLOW  |         4.378(R)|      FAST  |clk_BUFGP         |   0.000|
num<4>      |         8.037(R)|      SLOW  |         4.372(R)|      FAST  |clk_BUFGP         |   0.000|
num<5>      |         8.037(R)|      SLOW  |         4.372(R)|      FAST  |clk_BUFGP         |   0.000|
num<6>      |         7.907(R)|      SLOW  |         4.319(R)|      FAST  |clk_BUFGP         |   0.000|
num<7>      |         7.907(R)|      SLOW  |         4.319(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.167|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Aug 08 15:47:51 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



