0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/kvmur/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/kvmur/project_1/project_1.srcs/sources_1/new/Lab2.v,1583175301,verilog,,,,ALU32;Control;Datamemory;Decoder;Immediate;Instruction;PC;Reader;Register,,,,,,,,
