// Seed: 2248557962
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_4, id_5 = 1;
  assign id_4 = (1) ? 1 : 1;
  wire id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
  module_0(
      id_3, id_3, id_1
  );
  final id_2 = 1'h0;
  tri id_4, id_5 = 1'b0;
endmodule
