Warning (10268): Verilog HDL information at Battleship.sv(97): always construct contains both blocking and non-blocking assignments File: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/Battleship.sv Line: 97
Warning (10268): Verilog HDL information at FSM.sv(44): always construct contains both blocking and non-blocking assignments File: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv Line: 44
Info (10281): Verilog HDL Declaration information at FSM.sv(13): object "game_over" differs only in case from object "GAME_OVER" in the same scope File: C:/Users/nicva/nvalverdea_digital_design_lab_2024/laboratorio_3/FSM.sv Line: 13
