[main]
fuses=lfuse:hfuse:efuse
options=clock:ckdiv8:ckout:bootrst:bootsz:eesave:wdton:spien:dwen:rstdisbl:bodlevel

[lfuse]
bits=CKSEL0:CKSEL1:CKSEL2:CKSEL3:SUT0:SUT1:CKOUT:CKDIV8
[hfuse]
bits=BOOTRST:BOOTSZ0:BOOTSZ1:EESAVE:WDTON:SPIEN:DWEN:RSTDISBL
[efuse]
bits=BODLEVEL0:BODLEVEL1:BODLEVEL2

[default]
lfuse=98
hfuse=217
efuse=7

[bootrst]
desc=Boot Reset vector Enabled (default address=$0000); [BOOTRST=0]
fuse=hfuse
mask=1

[bootsz]
fuse=hfuse
mask=6
step=2

v3=Boot section size = 256 words Reset address = 0x3F00 [BOOTSZ=11]
v2=Boot section size = 512 words Reset address = 0x3E00 [BOOTSZ=10]
v1=Boot section size = 1024 words Reset address = 0x3C00 [BOOTSZ=01]
v0=Boot section size = 2048 words Reset address = 0x3800 [BOOTSZ=00]

[eesave]
desc=Preserve EEPROM memory through the Chip Erase cycle; [EESAVE=0]
fuse=hfuse
mask=8

[wdton]
desc=Watch-dog Timer always on; [WDTON=0]
fuse=hfuse
mask=16

[spien]
desc=Serial program downloading (SPI) enabled; [SPIEN=0]
fuse=hfuse
mask=32

[dwen]
desc=Debug Wire enable; [DWEN=0]
fuse=hfuse
mask=64

[rstdisbl]
desc=Reset Disabled (Enable PC6 as i/o pin); [RSTDISBL=0]
fuse=hfuse
mask=128

[ckout]
desc=Clock output on PORTB0; [CKOUT=0]
fuse=lfuse
mask=64

[ckdiv8]
desc=Divide clock by 8 internally; [CKDIV8=0]
fuse=lfuse
mask=128

[bodlevel]
fuse=efuse
mask=7
step=1

v7=Brown-out detection disabled [BODLEVEL=111]
v6=Brown-out detection detection level at VCC = 1.8 V [BODLEVEL=110]
v5=Brown-out detection detection level at VCC = 2.7 V [BODLEVEL=101]
v4=Brown-out detection detection level at VCC = 4.3 V [BODLEVEL=100]

v3=RESERVED [BODLEVEL=011]
v2=RESERVED [BODLEVEL=010]
v1=RESERVED [BODLEVEL=001]
v0=RESERVED [BODLEVEL=000]


[clock]
fuse=lfuse
mask=63
step=1

v57=Low Power Ceramic 0.4-0.9 MHz 16K CK / 14CK + 65 ms [CKSEL=1001 SUT=11]
v41=Low Power Ceramic 0.4-0.9 MHz 16K CK / 14CK + 4.1 ms [CKSEL=1001 SUT=10]
v25=Low Power Ceramic 0.4-0.9 MHz 16K CK / 14CK + 0 ms [CKSEL=1001 SUT=01]
v9=Low Power Ceramic 0.4-0.9 MHz 1K CK / 14CK + 65 ms [CKSEL=1001 SUT=00]
v56=Low Power Ceramic 0.4-0.9 MHz 1K CK / 14CK + 4.1 ms [CKSEL=1000 SUT=11]
v40=Low Power Ceramic 0.4-0.9 MHz 1K CK / 14CK + 0 ms [CKSEL=1000 SUT=10]
v24=Low Power Ceramic 0.4-0.9 MHz 258 CK / 14CK + 65 ms [CKSEL=1000 SUT=01]
v8=Low Power Ceramic 0.4-0.9 MHz 258 CK / 14CK + 4.1 ms [CKSEL=1000 SUT=00]

v59=Low Power Crystal 0.9-3.0 MHz 16K CK / 14CK + 65 ms [CKSEL=1011 SUT=11]
v43=Low Power Crystal 0.9-3.0 MHz 16K CK / 14CK + 4.1 ms [CKSEL=1011 SUT=10]
v27=Low Power Crystal 0.9-3.0 MHz 16K CK / 14CK + 0 ms [CKSEL=1011 SUT=01]
v11=Low Power Ceramic 0.9-3.0 MHz 1K CK / 14CK + 65 ms [CKSEL=1011 SUT=00]
v58=Low Power Ceramic 0.9-3.0 MHz 1K CK / 14CK + 4.1 ms [CKSEL=1010 SUT=11]
v42=Low Power Ceramic 0.9-3.0 MHz 1K CK / 14CK + 0 ms [CKSEL=1010 SUT=10]
v26=Low Power Ceramic 0.9-3.0 MHz 258 CK / 14CK + 65 ms [CKSEL=1010 SUT=01]
v10=Low Power Ceramic 0.9-3.0 MHz 258 CK / 14CK + 4.1 ms [CKSEL=1010 SUT=00]

v61=Low Power Crystal 3.0-8.0 MHz 16K CK / 14CK + 65 ms [CKSEL=1101 SUT=11]
v45=Low Power Crystal 3.0-8.0 MHz 16K CK / 14CK + 4.1 ms [CKSEL=1101 SUT=10]
v29=Low Power Crystal 3.0-8.0 MHz 16K CK / 14CK + 0 ms [CKSEL=1101 SUT=01]
v13=Low Power Ceramic 3.0-8.0 MHz 1K CK / 14CK + 65 ms [CKSEL=1101 SUT=00]
v60=Low Power Ceramic 3.0-8.0 MHz 1K CK / 14CK + 4.1 ms [CKSEL=1100 SUT=11]
v44=Low Power Ceramic 3.0-8.0 MHz 1K CK / 14CK + 0 ms [CKSEL=1100 SUT=10]
v28=Low Power Ceramic 3.0-8.0 MHz 258 CK / 14CK + 65 ms [CKSEL=1100 SUT=01]
v12=Low Power Ceramic 3.0-8.0 MHz 258 CK / 14CK + 4.1 ms [CKSEL=1100 SUT=00]

v63=Low Power Crystal 8.0-16.0 MHz 16K CK / 14CK + 65 ms [CKSEL=1111 SUT=11]
v47=Low Power Crystal 8.0-16.0 MHz 16K CK / 14CK + 4.1 ms [CKSEL=1111 SUT=10]
v31=Low Power Crystal 8.0-16.0 MHz 16K CK / 14CK + 0 ms [CKSEL=1111 SUT=01]
v15=Low Power Ceramic 8.0-16.0 MHz 1K CK / 14CK + 65 ms [CKSEL=1111 SUT=00]
v62=Low Power Ceramic 8.0-16.0 MHz 1K CK / 14CK + 4.1 ms [CKSEL=1110 SUT=11]
v46=Low Power Ceramic 8.0-16.0 MHz 1K CK / 14CK + 0 ms [CKSEL=1110 SUT=10]
v30=Low Power Ceramic 8.0-16.0 MHz 258 CK / 14CK + 65 ms [CKSEL=1110 SUT=01]
v14=Low Power Ceramic 8.0-16.0 MHz 258 CK / 14CK + 4.1 ms [CKSEL=1110 SUT=00]

v55=Full Swing Crystal 0.4-20 MHz 16K CK / 14CK + 65 ms [CKSEL=0111 SUT=11]
v39=Full Swing Crystal 0.4-20 MHz 16K CK / 14CK + 4.1 ms [CKSEL=0111 SUT=10]
v23=Full Swing Crystal 0.4-20 MHz 16K CK / 14CK + 0 ms [CKSEL=0111 SUT=01]
v7=Full Swing Ceramic 0.4-20 MHz 1K CK / 14CK + 65 ms [CKSEL=0111 SUT=00]
v54=Full Swing Ceramic 0.4-20 MHz 1K CK / 14CK + 4.1 ms [CKSEL=0110 SUT=11]
v38=Full Swing Ceramic 0.4-20 MHz 1K CK / 14CK + 0 ms [CKSEL=0110 SUT=10]
v22=Full Swing Ceramic 0.4-20 MHz 258 CK / 14CK + 65 ms [CKSEL=0110 SUT=01]
v6=Full Swing Ceramic 0.4-20 MHz 258 CK / 14CK + 4.1 ms [CKSEL=0110 SUT=00]

v37=Low Frequency Crystal 32K CK / 4 CK + 65 ms [CKSEL=0101 SUT=10]
v21=Low Frequency Crystal 32K CK / 4 CK + 4.1 ms [CKSEL=0101 SUT=01]
v5=Low Frequency Crystal 32K CK / 4 CK + 0 ms [CKSEL=0101 SUT=00]
v36=Low Frequency Crystal 1K CK / 4 CK + 65 ms [CKSEL=0100 SUT=10]
v20=Low Frequency Crystal 1K CK / 4 CK + 4.1 ms [CKSEL=0100 SUT=01]
v4=Low Frequency Crystal 1K CK / 4 CK + 0 ms [CKSEL=0100 SUT=00]


v34=Internal RC 8 MHz 6 CK / 14CK + 65 ms [CKSEL=0010 SUT=10]
v18=Internal RC 8 MHz 6 CK / 14CK + 4.1 ms [CKSEL=0010 SUT=01]
v2=Internal RC 8 MHz 6 CK / 14CK + 0 ms [CKSEL=0010 SUT=00]

v35=Internal 128 kHz 6 CK / 14CK + 64 ms [CKSEL=0011 SUT=10]
v19=Internal 128 kHz 6 CK / 14CK + 4 ms [CKSEL=0011 SUT=01]
v3=Internal 128 kHz 6 CK / 14CK + 0 ms [CKSEL=0011 SUT=00]

v32=External Clock 6 CK / 14CK + 65 ms [CKSEL=0000 SUT=10]
v16=External Clock 6 CK / 14CK + 4.1 ms [CKSEL=0000 SUT=01]
v0=External Clock 6 CK / 14CK + 0 ms [CKSEL=0000 SUT=00]

v1=RESERVED [CKSEL=0001 SUT=00]
v17=RESERVED [CKSEL=0001 SUT=01]
v33=RESERVED [CKSEL=0001 SUT=10]
v48=RESERVED [CKSEL=0000 SUT=11]
v49=RESERVED [CKSEL=0001 SUT=11]
v50=RESERVED [CKSEL=0010 SUT=11]
v51=RESERVED [CKSEL=0011 SUT=11]
v52=RESERVED [CKSEL=0100 SUT=11]
v53=RESERVED [CKSEL=0101 SUT=11]
