C:/Xilinx92i/verilog/src/glbl.v
F:/ECE/HDL_Design/CA/CA_1/main_tb.v
