
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001864c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  08018810  08018810  00028810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08019044  08019044  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08019044  08019044  00029044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801904c  0801904c  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801904c  0801904c  0002904c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08019054  08019054  00029054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08019058  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0004c990  200001e0  08019234  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  2004cb70  08019234  0003cb70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b180  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007c45  00000000  00000000  0006b38c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002340  00000000  00000000  00072fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002070  00000000  00000000  00075318  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000354b4  00000000  00000000  00077388  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000265e0  00000000  00000000  000ac83c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001110b0  00000000  00000000  000d2e1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e3ecc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a54c  00000000  00000000  001e3f48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080187f4 	.word	0x080187f4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080187f4 	.word	0x080187f4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f00a f906 	bl	800b1e8 <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2004a668 	.word	0x2004a668

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f00a f8ee 	bl	800b1e8 <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2004a668 	.word	0x2004a668

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f009 ff8f 	bl	800af44 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f008 fcf6 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f008 fcf0 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f008 fcea 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f008 fce4 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f008 fcde 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f008 fcd8 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f008 fcd2 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f008 fccc 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f008 fcc6 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f008 fcc0 	bl	8009a18 <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f008 fcb4 	bl	8009a18 <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f008 fcae 	bl	8009a18 <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f014 ff2d 	bl	8015f88 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN3ESC20getCounterPeriodTIM3Ef>:
#define ESC_MAX_TIM10_11 7559

//---private---//

uint16_t ESC::getCounterPeriodTIM3(float ratio)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM3 - ESC_MIN_TIM3) * ratio + ESC_MIN_TIM3);
 8001160:	edd7 7a00 	vldr	s15, [r7]
 8001164:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800118c <_ZN3ESC20getCounterPeriodTIM3Ef+0x38>
 8001168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001190 <_ZN3ESC20getCounterPeriodTIM3Ef+0x3c>
 8001170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001174:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001178:	ee17 3a90 	vmov	r3, s15
 800117c:	b29b      	uxth	r3, r3
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	44ec4000 	.word	0x44ec4000
 8001190:	44ec2000 	.word	0x44ec2000

08001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>:

uint16_t ESC::getCounterPeriodTIM10_11(float ratio)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	ed87 0a00 	vstr	s0, [r7]
	return int((ESC_MAX_TIM10_11 - ESC_MIN_TIM10_11) * ratio + ESC_MIN_TIM10_11);
 80011a0:	edd7 7a00 	vldr	s15, [r7]
 80011a4:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011cc <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x38>
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80011d0 <_ZN3ESC24getCounterPeriodTIM10_11Ef+0x3c>
 80011b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	b29b      	uxth	r3, r3
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	456cd000 	.word	0x456cd000
 80011d0:	456ba000 	.word	0x456ba000

080011d4 <_ZN3ESCC1Ev>:

//---public---//
ESC::ESC()
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
{

}
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
	...

080011ec <_ZN3ESC4initEv>:

void ESC::init()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80011f4:	2100      	movs	r1, #0
 80011f6:	4813      	ldr	r0, [pc, #76]	; (8001244 <_ZN3ESC4initEv+0x58>)
 80011f8:	f00d fdbe 	bl	800ed78 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80011fc:	2104      	movs	r1, #4
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001200:	f00d fdba 	bl	800ed78 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8001204:	2100      	movs	r1, #0
 8001206:	4810      	ldr	r0, [pc, #64]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 8001208:	f00d fdb6 	bl	800ed78 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 800120c:	2100      	movs	r1, #0
 800120e:	480f      	ldr	r0, [pc, #60]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001210:	f00d fdb2 	bl	800ed78 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 8001214:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f240 7261 	movw	r2, #1889	; 0x761
 800121c:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <_ZN3ESC4initEv+0x58>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f240 7261 	movw	r2, #1889	; 0x761
 8001226:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <_ZN3ESC4initEv+0x5c>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f640 62ba 	movw	r2, #3770	; 0xeba
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <_ZN3ESC4initEv+0x60>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f640 62ba 	movw	r2, #3770	; 0xeba
 800123a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2004a754 	.word	0x2004a754
 8001248:	2004a6bc 	.word	0x2004a6bc
 800124c:	2004a7dc 	.word	0x2004a7dc

08001250 <_ZN3ESC2onEffff>:

void ESC::on(float FL, float FR, float RL, float RR)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6178      	str	r0, [r7, #20]
 8001258:	ed87 0a04 	vstr	s0, [r7, #16]
 800125c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001260:	ed87 1a02 	vstr	s2, [r7, #8]
 8001264:	edc7 1a01 	vstr	s3, [r7, #4]
	if(FL > 1.0) FL = 1.0;
 8001268:	edd7 7a04 	vldr	s15, [r7, #16]
 800126c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001278:	dd03      	ble.n	8001282 <_ZN3ESC2onEffff+0x32>
 800127a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800127e:	613b      	str	r3, [r7, #16]
 8001280:	e009      	b.n	8001296 <_ZN3ESC2onEffff+0x46>
	else if(FL < 0) FL = 0;
 8001282:	edd7 7a04 	vldr	s15, [r7, #16]
 8001286:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800128a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800128e:	d502      	bpl.n	8001296 <_ZN3ESC2onEffff+0x46>
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	613b      	str	r3, [r7, #16]

	if(FR > 1.0) FR = 1.0;
 8001296:	edd7 7a03 	vldr	s15, [r7, #12]
 800129a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800129e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a6:	dd03      	ble.n	80012b0 <_ZN3ESC2onEffff+0x60>
 80012a8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	e009      	b.n	80012c4 <_ZN3ESC2onEffff+0x74>
	else if(FR < 0) FR = 0;
 80012b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d502      	bpl.n	80012c4 <_ZN3ESC2onEffff+0x74>
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	60fb      	str	r3, [r7, #12]

	if(RL > 1.0) RL = 1.0;
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	dd03      	ble.n	80012de <_ZN3ESC2onEffff+0x8e>
 80012d6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	e009      	b.n	80012f2 <_ZN3ESC2onEffff+0xa2>
	else if(RL < 0) RL = 0;
 80012de:	edd7 7a02 	vldr	s15, [r7, #8]
 80012e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ea:	d502      	bpl.n	80012f2 <_ZN3ESC2onEffff+0xa2>
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	60bb      	str	r3, [r7, #8]

	if(RR > 1.0) RR = 1.0;
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	dd03      	ble.n	800130c <_ZN3ESC2onEffff+0xbc>
 8001304:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	e009      	b.n	8001320 <_ZN3ESC2onEffff+0xd0>
	else if(RR < 0) RR = 0;
 800130c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	d502      	bpl.n	8001320 <_ZN3ESC2onEffff+0xd0>
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]

	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, getCounterPeriodTIM3(FL));
 8001320:	ed97 0a04 	vldr	s0, [r7, #16]
 8001324:	6978      	ldr	r0, [r7, #20]
 8001326:	f7ff ff15 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, getCounterPeriodTIM10_11(FR));
 8001334:	ed97 0a03 	vldr	s0, [r7, #12]
 8001338:	6978      	ldr	r0, [r7, #20]
 800133a:	f7ff ff2b 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <_ZN3ESC2onEffff+0x12c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, getCounterPeriodTIM3(RL));
 8001348:	ed97 0a02 	vldr	s0, [r7, #8]
 800134c:	6978      	ldr	r0, [r7, #20]
 800134e:	f7ff ff01 	bl	8001154 <_ZN3ESC20getCounterPeriodTIM3Ef>
 8001352:	4603      	mov	r3, r0
 8001354:	461a      	mov	r2, r3
 8001356:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_ZN3ESC2onEffff+0x128>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, getCounterPeriodTIM10_11(RR));
 800135c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001360:	6978      	ldr	r0, [r7, #20]
 8001362:	f7ff ff17 	bl	8001194 <_ZN3ESC24getCounterPeriodTIM10_11Ef>
 8001366:	4603      	mov	r3, r0
 8001368:	461a      	mov	r2, r3
 800136a:	4b05      	ldr	r3, [pc, #20]	; (8001380 <_ZN3ESC2onEffff+0x130>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001370:	bf00      	nop
 8001372:	3718      	adds	r7, #24
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	2004a754 	.word	0x2004a754
 800137c:	2004a7dc 	.word	0x2004a7dc
 8001380:	2004a6bc 	.word	0x2004a6bc

08001384 <_ZN3ESC3offEv>:

void ESC::off()
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_MIN_TIM3);
 800138c:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f240 7261 	movw	r2, #1889	; 0x761
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_MIN_TIM3);
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <_ZN3ESC3offEv+0x3c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f240 7261 	movw	r2, #1889	; 0x761
 800139e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim10, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <_ZN3ESC3offEv+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013a8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim11, TIM_CHANNEL_1, ESC_MIN_TIM10_11);
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_ZN3ESC3offEv+0x44>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f640 62ba 	movw	r2, #3770	; 0xeba
 80013b2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	2004a754 	.word	0x2004a754
 80013c4:	2004a6bc 	.word	0x2004a6bc
 80013c8:	2004a7dc 	.word	0x2004a7dc

080013cc <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), distance_10mm_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f04f 0200 	mov.w	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f04f 0200 	mov.w	r2, #0
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f04f 0200 	mov.w	r2, #0
 80013fa:	611a      	str	r2, [r3, #16]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	615a      	str	r2, [r3, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	f04f 0200 	mov.w	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <_ZN7Encoder4initEv>:

void Encoder::init()
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800142c:	213c      	movs	r1, #60	; 0x3c
 800142e:	4809      	ldr	r0, [pc, #36]	; (8001454 <_ZN7Encoder4initEv+0x30>)
 8001430:	f00d fd72 	bl	800ef18 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8001434:	213c      	movs	r1, #60	; 0x3c
 8001436:	4808      	ldr	r0, [pc, #32]	; (8001458 <_ZN7Encoder4initEv+0x34>)
 8001438:	f00d fd6e 	bl	800ef18 <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 800143c:	4b07      	ldr	r3, [pc, #28]	; (800145c <_ZN7Encoder4initEv+0x38>)
 800143e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001442:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <_ZN7Encoder4initEv+0x3c>)
 8001446:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800144a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800144c:	bf00      	nop
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	2004a8bc 	.word	0x2004a8bc
 8001458:	2004a5a0 	.word	0x2004a5a0
 800145c:	40010000 	.word	0x40010000
 8001460:	40010400 	.word	0x40010400
 8001464:	00000000 	.word	0x00000000

08001468 <_ZN7Encoder6updateEv>:

void Encoder::update()
{
 8001468:	b590      	push	{r4, r7, lr}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	//static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 8001470:	4b39      	ldr	r3, [pc, #228]	; (8001558 <_ZN7Encoder6updateEv+0xf0>)
 8001472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800147c:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800155c <_ZN7Encoder6updateEv+0xf4>
 8001480:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001484:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001560 <_ZN7Encoder6updateEv+0xf8>
 8001488:	ee67 7a87 	vmul.f32	s15, s15, s14
 800148c:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001490:	4b34      	ldr	r3, [pc, #208]	; (8001564 <_ZN7Encoder6updateEv+0xfc>)
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800149c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800155c <_ZN7Encoder6updateEv+0xf4>
 80014a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014a4:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001560 <_ZN7Encoder6updateEv+0xf8>
 80014a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ac:	edc7 7a02 	vstr	s15, [r7, #8]
	//monitor_cnt_l = cnt_l;

	cnt_l_ = cnt_l;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	68fa      	ldr	r2, [r7, #12]
 80014b4:	601a      	str	r2, [r3, #0]
	cnt_r_ = cnt_r;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	68ba      	ldr	r2, [r7, #8]
 80014ba:	605a      	str	r2, [r3, #4]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	ed93 7a00 	vldr	s14, [r3]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80014c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014cc:	ee17 0a90 	vmov	r0, s15
 80014d0:	f7ff f852 	bl	8000578 <__aeabi_f2d>
 80014d4:	a31e      	add	r3, pc, #120	; (adr r3, 8001550 <_ZN7Encoder6updateEv+0xe8>)
 80014d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014da:	f7ff f8a5 	bl	8000628 <__aeabi_dmul>
 80014de:	4603      	mov	r3, r0
 80014e0:	460c      	mov	r4, r1
 80014e2:	4618      	mov	r0, r3
 80014e4:	4621      	mov	r1, r4
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014ee:	f7ff f9c5 	bl	800087c <__aeabi_ddiv>
 80014f2:	4603      	mov	r3, r0
 80014f4:	460c      	mov	r4, r1
 80014f6:	4618      	mov	r0, r3
 80014f8:	4621      	mov	r1, r4
 80014fa:	f7ff fb8d 	bl	8000c18 <__aeabi_d2f>
 80014fe:	4602      	mov	r2, r0
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	609a      	str	r2, [r3, #8]
	distance_10mm_ += distance_;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	ed93 7a05 	vldr	s14, [r3, #20]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	edc3 7a05 	vstr	s15, [r3, #20]
	total_distance_ += distance_;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	edd3 7a02 	vldr	s15, [r3, #8]
 8001526:	ee77 7a27 	vadd.f32	s15, s14, s15
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	edc3 7a06 	vstr	s15, [r3, #24]
	cross_line_ignore_distance_ += distance_;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	ed93 7a07 	vldr	s14, [r3, #28]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	edd3 7a02 	vldr	s15, [r3, #8]
 800153c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	edc3 7a07 	vstr	s15, [r3, #28]
	//monitor_distance = distance_10mm_;
}
 8001546:	bf00      	nop
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	bd90      	pop	{r4, r7, pc}
 800154e:	bf00      	nop
 8001550:	ce73a049 	.word	0xce73a049
 8001554:	3f77a3f6 	.word	0x3f77a3f6
 8001558:	40010000 	.word	0x40010000
 800155c:	47000000 	.word	0x47000000
 8001560:	3f912547 	.word	0x3f912547
 8001564:	40010400 	.word	0x40010400

08001568 <_ZN7Encoder5clearEv>:

void Encoder::clear()
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f04f 0200 	mov.w	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 8001580:	4b08      	ldr	r3, [pc, #32]	; (80015a4 <_ZN7Encoder5clearEv+0x3c>)
 8001582:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001586:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001588:	4b07      	ldr	r3, [pc, #28]	; (80015a8 <_ZN7Encoder5clearEv+0x40>)
 800158a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800158e:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
}
 8001598:	bf00      	nop
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	40010000 	.word	0x40010000
 80015a8:	40010400 	.word	0x40010400

080015ac <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	685a      	ldr	r2, [r3, #4]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	601a      	str	r2, [r3, #0]
}
 80015c8:	bf00      	nop
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	return distance_;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	ee07 3a90 	vmov	s15, r3
}
 80015e4:	eeb0 0a67 	vmov.f32	s0, s15
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr

080015f2 <_ZN7Encoder15getDistance10mmEv>:

float Encoder::getDistance10mm()
{
 80015f2:	b480      	push	{r7}
 80015f4:	b083      	sub	sp, #12
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	6078      	str	r0, [r7, #4]
	return distance_10mm_;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	ee07 3a90 	vmov	s15, r3
}
 8001602:	eeb0 0a67 	vmov.f32	s0, s15
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	ee07 3a90 	vmov	s15, r3
}
 8001620:	eeb0 0a67 	vmov.f32	s0, s15
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <_ZN7Encoder16setTotalDistanceEf>:

void Encoder::setTotalDistance(float true_distance){
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	ed87 0a00 	vstr	s0, [r7]
	total_distance_ = true_distance;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	619a      	str	r2, [r3, #24]
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <_ZN7Encoder17clearDistance10mmEv>:
	return (total_cnt_l_ + total_cnt_r_) / 2;
}
*/

void Encoder::clearDistance10mm()
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	//total_cnt_l_ = 0;
	//total_cnt_r_ = 0;
	distance_10mm_ = 0;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f04f 0200 	mov.w	r2, #0
 800165a:	615a      	str	r2, [r3, #20]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <_ZN7Encoder18clearTotalDistanceEv>:

void Encoder::clearTotalDistance()
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
	total_distance_ = 0;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	619a      	str	r2, [r3, #24]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69db      	ldr	r3, [r3, #28]
 8001690:	ee07 3a90 	vmov	s15, r3
}
 8001694:	eeb0 0a67 	vmov.f32	s0, s15
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	61da      	str	r2, [r3, #28]
}
 80016b2:	bf00      	nop
 80016b4:	370c      	adds	r7, #12
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr

080016be <user_fopen>:
//* 役割　：　fopenする
//* 引数　：　char, float *: short　: フォルダ名、ファイル名
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 80016be:	b580      	push	{r7, lr}
 80016c0:	b084      	sub	sp, #16
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
 80016c6:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 80016cc:	6839      	ldr	r1, [r7, #0]
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f000 f978 	bl	80019c4 <create_path>

	fopen_folder_and_file();	//書き込むファイルを選択
 80016d4:	f000 f98c 	bl	80019f0 <fopen_folder_and_file>

	return ret;
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <user_fclose>:
//* 役割　：　fcloseする
//* 引数　：　void
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT user_fclose(){
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//ファイル閉じる
 80016ee:	4804      	ldr	r0, [pc, #16]	; (8001700 <user_fclose+0x1c>)
 80016f0:	f012 f96c 	bl	80139cc <f_close>

	return ret;
 80016f4:	79fb      	ldrb	r3, [r7, #7]
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	200494ac 	.word	0x200494ac

08001704 <sd_write_float>:
//* 役割　：　SDに書き込む
//* 引数　：　short, float *, char : 変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b087      	sub	sp, #28
 8001708:	af02      	add	r7, sp, #8
 800170a:	4603      	mov	r3, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	80fb      	strh	r3, [r7, #6]
 8001710:	4613      	mov	r3, r2
 8001712:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 8001714:	2300      	movs	r3, #0
 8001716:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001718:	2300      	movs	r3, #0
 800171a:	81fb      	strh	r3, [r7, #14]
 800171c:	e030      	b.n	8001780 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 800171e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	4413      	add	r3, r2
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe ff24 	bl	8000578 <__aeabi_f2d>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	e9cd 3400 	strd	r3, r4, [sp]
 8001738:	4a17      	ldr	r2, [pc, #92]	; (8001798 <sd_write_float+0x94>)
 800173a:	2180      	movs	r1, #128	; 0x80
 800173c:	4817      	ldr	r0, [pc, #92]	; (800179c <sd_write_float+0x98>)
 800173e:	f013 fcd5 	bl	80150ec <sniprintf>

		if(state == ADD_WRITE){
 8001742:	797b      	ldrb	r3, [r7, #5]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d106      	bne.n	8001756 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//ファイルの最後に移動
 8001748:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <sd_write_float+0x9c>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	4619      	mov	r1, r3
 800174e:	4814      	ldr	r0, [pc, #80]	; (80017a0 <sd_write_float+0x9c>)
 8001750:	f012 f9b0 	bl	8013ab4 <f_lseek>
 8001754:	e003      	b.n	800175e <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//ファイルの最初に移動
 8001756:	2100      	movs	r1, #0
 8001758:	4811      	ldr	r0, [pc, #68]	; (80017a0 <sd_write_float+0x9c>)
 800175a:	f012 f9ab 	bl	8013ab4 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//書き込む
 800175e:	480f      	ldr	r0, [pc, #60]	; (800179c <sd_write_float+0x98>)
 8001760:	f7fe fd4e 	bl	8000200 <strlen>
 8001764:	4602      	mov	r2, r0
 8001766:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <sd_write_float+0xa0>)
 8001768:	490c      	ldr	r1, [pc, #48]	; (800179c <sd_write_float+0x98>)
 800176a:	480d      	ldr	r0, [pc, #52]	; (80017a0 <sd_write_float+0x9c>)
 800176c:	f011 ff19 	bl	80135a2 <f_write>

		bufclear();	//書き込み用のバッファをクリア
 8001770:	f000 f958 	bl	8001a24 <bufclear>
	for(short i = 0 ; i < size; i++){
 8001774:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001778:	b29b      	uxth	r3, r3
 800177a:	3301      	adds	r3, #1
 800177c:	b29b      	uxth	r3, r3
 800177e:	81fb      	strh	r3, [r7, #14]
 8001780:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001788:	429a      	cmp	r2, r3
 800178a:	dbc8      	blt.n	800171e <sd_write_float+0x1a>
	}
	return ret;
 800178c:	7b7b      	ldrb	r3, [r7, #13]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3714      	adds	r7, #20
 8001792:	46bd      	mov	sp, r7
 8001794:	bd90      	pop	{r4, r7, pc}
 8001796:	bf00      	nop
 8001798:	08018810 	.word	0x08018810
 800179c:	2004941c 	.word	0x2004941c
 80017a0:	200494ac 	.word	0x200494ac
 80017a4:	2004949c 	.word	0x2004949c

080017a8 <sd_write_array_float>:
//* 役割　：　SDに書き込む
//* 引数　：　char *, char *, short, float *, char: フォルダ名、ファイル名、変数の数、データのポインタ、追加か上書きか
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b089      	sub	sp, #36	; 0x24
 80017ac:	af02      	add	r7, sp, #8
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	4613      	mov	r3, r2
 80017b6:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 80017bc:	68b9      	ldr	r1, [r7, #8]
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f000 f900 	bl	80019c4 <create_path>

	if(state == OVER_WRITE){
 80017c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d108      	bne.n	80017de <sd_write_array_float+0x36>
		f_chdir(dirpath);
 80017cc:	4822      	ldr	r0, [pc, #136]	; (8001858 <sd_write_array_float+0xb0>)
 80017ce:	f012 f927 	bl	8013a20 <f_chdir>
		f_unlink(filepath);	//	一回消す
 80017d2:	4822      	ldr	r0, [pc, #136]	; (800185c <sd_write_array_float+0xb4>)
 80017d4:	f012 fb92 	bl	8013efc <f_unlink>
		f_chdir("..");
 80017d8:	4821      	ldr	r0, [pc, #132]	; (8001860 <sd_write_array_float+0xb8>)
 80017da:	f012 f921 	bl	8013a20 <f_chdir>
	}

	fopen_folder_and_file();	//	書き込むファイルを選択
 80017de:	f000 f907 	bl	80019f0 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 80017e2:	2300      	movs	r3, #0
 80017e4:	82fb      	strh	r3, [r7, #22]
 80017e6:	e028      	b.n	800183a <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatをstringに変換
 80017e8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	4413      	add	r3, r2
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe febf 	bl	8000578 <__aeabi_f2d>
 80017fa:	4603      	mov	r3, r0
 80017fc:	460c      	mov	r4, r1
 80017fe:	e9cd 3400 	strd	r3, r4, [sp]
 8001802:	4a18      	ldr	r2, [pc, #96]	; (8001864 <sd_write_array_float+0xbc>)
 8001804:	2180      	movs	r1, #128	; 0x80
 8001806:	4818      	ldr	r0, [pc, #96]	; (8001868 <sd_write_array_float+0xc0>)
 8001808:	f013 fc70 	bl	80150ec <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	ファイルの最後に移動
 800180c:	4b17      	ldr	r3, [pc, #92]	; (800186c <sd_write_array_float+0xc4>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	4619      	mov	r1, r3
 8001812:	4816      	ldr	r0, [pc, #88]	; (800186c <sd_write_array_float+0xc4>)
 8001814:	f012 f94e 	bl	8013ab4 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	書き込む
 8001818:	4813      	ldr	r0, [pc, #76]	; (8001868 <sd_write_array_float+0xc0>)
 800181a:	f7fe fcf1 	bl	8000200 <strlen>
 800181e:	4602      	mov	r2, r0
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <sd_write_array_float+0xc8>)
 8001822:	4911      	ldr	r1, [pc, #68]	; (8001868 <sd_write_array_float+0xc0>)
 8001824:	4811      	ldr	r0, [pc, #68]	; (800186c <sd_write_array_float+0xc4>)
 8001826:	f011 febc 	bl	80135a2 <f_write>

		bufclear();	//	書き込み用のバッファをクリア
 800182a:	f000 f8fb 	bl	8001a24 <bufclear>
	for(short i = 0 ; i < size; i++){
 800182e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001832:	b29b      	uxth	r3, r3
 8001834:	3301      	adds	r3, #1
 8001836:	b29b      	uxth	r3, r3
 8001838:	82fb      	strh	r3, [r7, #22]
 800183a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800183e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001842:	429a      	cmp	r2, r3
 8001844:	dbd0      	blt.n	80017e8 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	ファイル閉じる
 8001846:	4809      	ldr	r0, [pc, #36]	; (800186c <sd_write_array_float+0xc4>)
 8001848:	f012 f8c0 	bl	80139cc <f_close>

	return ret;
 800184c:	7d7b      	ldrb	r3, [r7, #21]
}
 800184e:	4618      	mov	r0, r3
 8001850:	371c      	adds	r7, #28
 8001852:	46bd      	mov	sp, r7
 8001854:	bd90      	pop	{r4, r7, pc}
 8001856:	bf00      	nop
 8001858:	2004931c 	.word	0x2004931c
 800185c:	200481dc 	.word	0x200481dc
 8001860:	0801882c 	.word	0x0801882c
 8001864:	08018810 	.word	0x08018810
 8001868:	2004941c 	.word	0x2004941c
 800186c:	200494ac 	.word	0x200494ac
 8001870:	2004949c 	.word	0x2004949c

08001874 <sd_read_array_float>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, float *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	603b      	str	r3, [r7, #0]
 8001880:	4613      	mov	r3, r2
 8001882:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001884:	2300      	movs	r3, #0
 8001886:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001888:	2300      	movs	r3, #0
 800188a:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 800188c:	68b9      	ldr	r1, [r7, #8]
 800188e:	68f8      	ldr	r0, [r7, #12]
 8001890:	f000 f898 	bl	80019c4 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 8001894:	f000 f8ac 	bl	80019f0 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001898:	e019      	b.n	80018ce <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 800189a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	683a      	ldr	r2, [r7, #0]
 80018a2:	4413      	add	r3, r2
 80018a4:	461a      	mov	r2, r3
 80018a6:	4913      	ldr	r1, [pc, #76]	; (80018f4 <sd_read_array_float+0x80>)
 80018a8:	4813      	ldr	r0, [pc, #76]	; (80018f8 <sd_read_array_float+0x84>)
 80018aa:	f013 fc73 	bl	8015194 <siscanf>
		i++;
 80018ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	3301      	adds	r3, #1
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80018ba:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80018be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	db03      	blt.n	80018ce <sd_read_array_float+0x5a>
 80018c6:	88fb      	ldrh	r3, [r7, #6]
 80018c8:	3b01      	subs	r3, #1
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80018ce:	4a0b      	ldr	r2, [pc, #44]	; (80018fc <sd_read_array_float+0x88>)
 80018d0:	2180      	movs	r1, #128	; 0x80
 80018d2:	4809      	ldr	r0, [pc, #36]	; (80018f8 <sd_read_array_float+0x84>)
 80018d4:	f012 fcf0 	bl	80142b8 <f_gets>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1dd      	bne.n	800189a <sd_read_array_float+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 80018de:	f000 f8a1 	bl	8001a24 <bufclear>

	f_close(&fil);	//ファイル閉じる
 80018e2:	4806      	ldr	r0, [pc, #24]	; (80018fc <sd_read_array_float+0x88>)
 80018e4:	f012 f872 	bl	80139cc <f_close>

	return ret;
 80018e8:	7d7b      	ldrb	r3, [r7, #21]
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3718      	adds	r7, #24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	0801881c 	.word	0x0801881c
 80018f8:	2004941c 	.word	0x2004941c
 80018fc:	200494ac 	.word	0x200494ac

08001900 <sd_read_array_double>:
//* 役割　：　SDから読み込む
//* 引数　：　char *, char *, short, double *: フォルダ名、ファイル名、変数の数、データのポインタ
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	60b9      	str	r1, [r7, #8]
 800190a:	603b      	str	r3, [r7, #0]
 800190c:	4613      	mov	r3, r2
 800190e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001914:	2300      	movs	r3, #0
 8001916:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f000 f852 	bl	80019c4 <create_path>
	fopen_folder_and_file();	//書き込むファイルを選択
 8001920:	f000 f866 	bl	80019f0 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001924:	e019      	b.n	800195a <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 8001926:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800192a:	00db      	lsls	r3, r3, #3
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	4413      	add	r3, r2
 8001930:	461a      	mov	r2, r3
 8001932:	4913      	ldr	r1, [pc, #76]	; (8001980 <sd_read_array_double+0x80>)
 8001934:	4813      	ldr	r0, [pc, #76]	; (8001984 <sd_read_array_double+0x84>)
 8001936:	f013 fc2d 	bl	8015194 <siscanf>
		i++;
 800193a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800193e:	b29b      	uxth	r3, r3
 8001940:	3301      	adds	r3, #1
 8001942:	b29b      	uxth	r3, r3
 8001944:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001946:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800194a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800194e:	429a      	cmp	r2, r3
 8001950:	db03      	blt.n	800195a <sd_read_array_double+0x5a>
 8001952:	88fb      	ldrh	r3, [r7, #6]
 8001954:	3b01      	subs	r3, #1
 8001956:	b29b      	uxth	r3, r3
 8001958:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800195a:	4a0b      	ldr	r2, [pc, #44]	; (8001988 <sd_read_array_double+0x88>)
 800195c:	2180      	movs	r1, #128	; 0x80
 800195e:	4809      	ldr	r0, [pc, #36]	; (8001984 <sd_read_array_double+0x84>)
 8001960:	f012 fcaa 	bl	80142b8 <f_gets>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d1dd      	bne.n	8001926 <sd_read_array_double+0x26>

	}

	bufclear();	//書き込み用のバッファをクリア
 800196a:	f000 f85b 	bl	8001a24 <bufclear>

	f_close(&fil);	//ファイル閉じる
 800196e:	4806      	ldr	r0, [pc, #24]	; (8001988 <sd_read_array_double+0x88>)
 8001970:	f012 f82c 	bl	80139cc <f_close>

	return ret;
 8001974:	7d7b      	ldrb	r3, [r7, #21]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	08018828 	.word	0x08018828
 8001984:	2004941c 	.word	0x2004941c
 8001988:	200494ac 	.word	0x200494ac

0800198c <sd_mount>:
//* 役割　：　SDカードをマウント
//* 引数　：　void:
//* 戻り値：　FRESULT:
//* 備考 : なし
//************************************************************************/
FRESULT sd_mount(){
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 8001996:	2201      	movs	r2, #1
 8001998:	4908      	ldr	r1, [pc, #32]	; (80019bc <sd_mount+0x30>)
 800199a:	4809      	ldr	r0, [pc, #36]	; (80019c0 <sd_mount+0x34>)
 800199c:	f011 fa8e 	bl	8012ebc <f_mount>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d102      	bne.n	80019ac <sd_mount+0x20>
 80019a6:	2301      	movs	r3, #1
 80019a8:	71fb      	strb	r3, [r7, #7]
 80019aa:	e001      	b.n	80019b0 <sd_mount+0x24>
	else ret = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	71fb      	strb	r3, [r7, #7]

	return ret;
 80019b0:	79fb      	ldrb	r3, [r7, #7]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	08018838 	.word	0x08018838
 80019c0:	200482dc 	.word	0x200482dc

080019c4 <create_path>:
//* 役割　：　操作するパスの文字列を作る
//* 引数　：　char, char: フォルダ名, ファイル名
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 80019ce:	6879      	ldr	r1, [r7, #4]
 80019d0:	4805      	ldr	r0, [pc, #20]	; (80019e8 <create_path+0x24>)
 80019d2:	f013 fc0b 	bl	80151ec <strcpy>

	sprintf(filepath, "%s", p_file_name);
 80019d6:	6839      	ldr	r1, [r7, #0]
 80019d8:	4804      	ldr	r0, [pc, #16]	; (80019ec <create_path+0x28>)
 80019da:	f013 fc07 	bl	80151ec <strcpy>

}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	2004931c 	.word	0x2004931c
 80019ec:	200481dc 	.word	0x200481dc

080019f0 <fopen_folder_and_file>:
//* 役割　：　操作するファイルを選択する_
//* 引数　：　char: ファイル選択
//* 戻り値：　char: 状態チェック	0(マウント失敗) or 1(成功)
//* 備考 : なし
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 80019f4:	4807      	ldr	r0, [pc, #28]	; (8001a14 <fopen_folder_and_file+0x24>)
 80019f6:	f012 fb43 	bl	8014080 <f_mkdir>

	f_chdir(dirpath);
 80019fa:	4806      	ldr	r0, [pc, #24]	; (8001a14 <fopen_folder_and_file+0x24>)
 80019fc:	f012 f810 	bl	8013a20 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001a00:	2213      	movs	r2, #19
 8001a02:	4905      	ldr	r1, [pc, #20]	; (8001a18 <fopen_folder_and_file+0x28>)
 8001a04:	4805      	ldr	r0, [pc, #20]	; (8001a1c <fopen_folder_and_file+0x2c>)
 8001a06:	f011 fa9f 	bl	8012f48 <f_open>

	f_chdir("..");
 8001a0a:	4805      	ldr	r0, [pc, #20]	; (8001a20 <fopen_folder_and_file+0x30>)
 8001a0c:	f012 f808 	bl	8013a20 <f_chdir>


}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	2004931c 	.word	0x2004931c
 8001a18:	200481dc 	.word	0x200481dc
 8001a1c:	200494ac 	.word	0x200494ac
 8001a20:	0801882c 	.word	0x0801882c

08001a24 <bufclear>:
//* 役割　：　バッファをクリア
//* 引数　：　void:
//* 戻り値：　void:
//* 備考 : なし
//************************************************************************/
void bufclear(void){
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	e007      	b.n	8001a40 <bufclear+0x1c>
		buffer[i] = '\0';
 8001a30:	4a08      	ldr	r2, [pc, #32]	; (8001a54 <bufclear+0x30>)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4413      	add	r3, r2
 8001a36:	2200      	movs	r2, #0
 8001a38:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b7f      	cmp	r3, #127	; 0x7f
 8001a44:	ddf4      	ble.n	8001a30 <bufclear+0xc>
	}
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	2004941c 	.word	0x2004941c

08001a58 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // 加速度(16bitデータ)
volatile int16_t xg, yg, zg;	// 角加速度(16bitデータ)

uint8_t read_byte( uint8_t reg ) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 8001a62:	79fb      	ldrb	r3, [r7, #7]
 8001a64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a72:	480e      	ldr	r0, [pc, #56]	; (8001aac <read_byte+0x54>)
 8001a74:	f009 fa66 	bl	800af44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001a78:	f107 010f 	add.w	r1, r7, #15
 8001a7c:	2364      	movs	r3, #100	; 0x64
 8001a7e:	2201      	movs	r2, #1
 8001a80:	480b      	ldr	r0, [pc, #44]	; (8001ab0 <read_byte+0x58>)
 8001a82:	f00c fc0f 	bl	800e2a4 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 8001a86:	f107 010e 	add.w	r1, r7, #14
 8001a8a:	2364      	movs	r3, #100	; 0x64
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	4808      	ldr	r0, [pc, #32]	; (8001ab0 <read_byte+0x58>)
 8001a90:	f00c fd3c 	bl	800e50c <HAL_SPI_Receive>
	CS_SET;
 8001a94:	2201      	movs	r2, #1
 8001a96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a9a:	4804      	ldr	r0, [pc, #16]	; (8001aac <read_byte+0x54>)
 8001a9c:	f009 fa52 	bl	800af44 <HAL_GPIO_WritePin>

	return val;
 8001aa0:	7bbb      	ldrb	r3, [r7, #14]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40020400 	.word	0x40020400
 8001ab0:	2004a548 	.word	0x2004a548

08001ab4 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	460a      	mov	r2, r1
 8001abe:	71fb      	strb	r3, [r7, #7]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001ac4:	79fb      	ldrb	r3, [r7, #7]
 8001ac6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ad4:	480c      	ldr	r0, [pc, #48]	; (8001b08 <write_byte+0x54>)
 8001ad6:	f009 fa35 	bl	800af44 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 8001ada:	f107 010f 	add.w	r1, r7, #15
 8001ade:	2364      	movs	r3, #100	; 0x64
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	480a      	ldr	r0, [pc, #40]	; (8001b0c <write_byte+0x58>)
 8001ae4:	f00c fbde 	bl	800e2a4 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001ae8:	1db9      	adds	r1, r7, #6
 8001aea:	2364      	movs	r3, #100	; 0x64
 8001aec:	2201      	movs	r2, #1
 8001aee:	4807      	ldr	r0, [pc, #28]	; (8001b0c <write_byte+0x58>)
 8001af0:	f00c fbd8 	bl	800e2a4 <HAL_SPI_Transmit>
	CS_SET;
 8001af4:	2201      	movs	r2, #1
 8001af6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001afa:	4803      	ldr	r0, [pc, #12]	; (8001b08 <write_byte+0x54>)
 8001afc:	f009 fa22 	bl	800af44 <HAL_GPIO_WritePin>
}
 8001b00:	bf00      	nop
 8001b02:	3710      	adds	r7, #16
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	2004a548 	.word	0x2004a548

08001b10 <IMU_init>:

uint16_t IMU_init() {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU動作確認　0xE0が送られてくればおｋ
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	f7ff ff9c 	bl	8001a58 <read_byte>
 8001b20:	4603      	mov	r3, r0
 8001b22:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001b24:	797b      	ldrb	r3, [r7, #5]
 8001b26:	2be0      	cmp	r3, #224	; 0xe0
 8001b28:	d119      	bne.n	8001b5e <IMU_init+0x4e>
		ret = 1;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	スリープﾓｰﾄﾞ解除
 8001b2e:	2101      	movs	r1, #1
 8001b30:	2006      	movs	r0, #6
 8001b32:	f7ff ffbf 	bl	8001ab4 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	諸々機能無効　SPIonly
 8001b36:	2110      	movs	r1, #16
 8001b38:	2003      	movs	r0, #3
 8001b3a:	f7ff ffbb 	bl	8001ab4 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 8001b3e:	2120      	movs	r1, #32
 8001b40:	207f      	movs	r0, #127	; 0x7f
 8001b42:	f7ff ffb7 	bl	8001ab4 <write_byte>
		write_byte(0x01,0x06);	//レンジ±2000dps
 8001b46:	2106      	movs	r1, #6
 8001b48:	2001      	movs	r0, #1
 8001b4a:	f7ff ffb3 	bl	8001ab4 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:±250	01:±500 10:±1000 11:±2000
		write_byte(0x14,0x06);	//レンジ±16g
 8001b4e:	2106      	movs	r1, #6
 8001b50:	2014      	movs	r0, #20
 8001b52:	f7ff ffaf 	bl	8001ab4 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:±2	01:±4 10:±8 11:±16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001b56:	2100      	movs	r1, #0
 8001b58:	207f      	movs	r0, #127	; 0x7f
 8001b5a:	f7ff ffab 	bl	8001ab4 <write_byte>
	}
	return ret;
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}

08001b68 <read_gyro_data>:

void read_gyro_data() {
 8001b68:	b598      	push	{r3, r4, r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 8001b6c:	2033      	movs	r0, #51	; 0x33
 8001b6e:	f7ff ff73 	bl	8001a58 <read_byte>
 8001b72:	4603      	mov	r3, r0
 8001b74:	021b      	lsls	r3, r3, #8
 8001b76:	b21c      	sxth	r4, r3
 8001b78:	2034      	movs	r0, #52	; 0x34
 8001b7a:	f7ff ff6d 	bl	8001a58 <read_byte>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	b21b      	sxth	r3, r3
 8001b82:	4323      	orrs	r3, r4
 8001b84:	b21a      	sxth	r2, r3
 8001b86:	4b11      	ldr	r3, [pc, #68]	; (8001bcc <read_gyro_data+0x64>)
 8001b88:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 8001b8a:	2035      	movs	r0, #53	; 0x35
 8001b8c:	f7ff ff64 	bl	8001a58 <read_byte>
 8001b90:	4603      	mov	r3, r0
 8001b92:	021b      	lsls	r3, r3, #8
 8001b94:	b21c      	sxth	r4, r3
 8001b96:	2036      	movs	r0, #54	; 0x36
 8001b98:	f7ff ff5e 	bl	8001a58 <read_byte>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	b21b      	sxth	r3, r3
 8001ba0:	4323      	orrs	r3, r4
 8001ba2:	b21a      	sxth	r2, r3
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <read_gyro_data+0x68>)
 8001ba6:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 8001ba8:	2037      	movs	r0, #55	; 0x37
 8001baa:	f7ff ff55 	bl	8001a58 <read_byte>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	021b      	lsls	r3, r3, #8
 8001bb2:	b21c      	sxth	r4, r3
 8001bb4:	2038      	movs	r0, #56	; 0x38
 8001bb6:	f7ff ff4f 	bl	8001a58 <read_byte>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	4323      	orrs	r3, r4
 8001bc0:	b21a      	sxth	r2, r3
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <read_gyro_data+0x6c>)
 8001bc4:	801a      	strh	r2, [r3, #0]
}
 8001bc6:	bf00      	nop
 8001bc8:	bd98      	pop	{r3, r4, r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	2004a4e4 	.word	0x2004a4e4
 8001bd0:	2004a4e2 	.word	0x2004a4e2
 8001bd4:	2004a4dc 	.word	0x2004a4dc

08001bd8 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

float mon_zg;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	801a      	strh	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	805a      	strh	r2, [r3, #2]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	809a      	strh	r2, [r3, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	80da      	strh	r2, [r3, #6]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	811a      	strh	r2, [r3, #8]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	815a      	strh	r2, [r3, #10]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	60da      	str	r2, [r3, #12]
{

}
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
	...

08001c1c <_ZN3IMU4initEv>:

void IMU::init()
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001c24:	f7ff ff74 	bl	8001b10 <IMU_init>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	81fb      	strh	r3, [r7, #14]
	//printf("who i am: %d\n", who_i_am);

	lcd_clear();
 8001c2c:	f7ff fa38 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c30:	2100      	movs	r1, #0
 8001c32:	2000      	movs	r0, #0
 8001c34:	f7ff fa44 	bl	80010c0 <lcd_locate>
	lcd_printf("IMUstatus");
 8001c38:	4809      	ldr	r0, [pc, #36]	; (8001c60 <_ZN3IMU4initEv+0x44>)
 8001c3a:	f7ff fa6b 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c3e:	2101      	movs	r1, #1
 8001c40:	2000      	movs	r0, #0
 8001c42:	f7ff fa3d 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001c46:	89fb      	ldrh	r3, [r7, #14]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4806      	ldr	r0, [pc, #24]	; (8001c64 <_ZN3IMU4initEv+0x48>)
 8001c4c:	f7ff fa62 	bl	8001114 <lcd_printf>

	HAL_Delay(500);
 8001c50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c54:	f007 fee0 	bl	8009a18 <HAL_Delay>

}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	0801883c 	.word	0x0801883c
 8001c64:	08018848 	.word	0x08018848

08001c68 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001c68:	b5b0      	push	{r4, r5, r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001c70:	f7ff ff7a 	bl	8001b68 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001c74:	4b24      	ldr	r3, [pc, #144]	; (8001d08 <_ZN3IMU12updateValuesEv+0xa0>)
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	b21a      	sxth	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001c7e:	4b23      	ldr	r3, [pc, #140]	; (8001d0c <_ZN3IMU12updateValuesEv+0xa4>)
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	b21a      	sxth	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001c88:	4b21      	ldr	r3, [pc, #132]	; (8001d10 <_ZN3IMU12updateValuesEv+0xa8>)
 8001c8a:	881b      	ldrh	r3, [r3, #0]
 8001c8c:	b21a      	sxth	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7fe fc5b 	bl	8000554 <__aeabi_i2d>
 8001c9e:	a316      	add	r3, pc, #88	; (adr r3, 8001cf8 <_ZN3IMU12updateValuesEv+0x90>)
 8001ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca4:	f7fe fcc0 	bl	8000628 <__aeabi_dmul>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	460c      	mov	r4, r1
 8001cac:	4625      	mov	r5, r4
 8001cae:	461c      	mov	r4, r3
 8001cb0:	4b18      	ldr	r3, [pc, #96]	; (8001d14 <_ZN3IMU12updateValuesEv+0xac>)
 8001cb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe fc4c 	bl	8000554 <__aeabi_i2d>
 8001cbc:	a310      	add	r3, pc, #64	; (adr r3, 8001d00 <_ZN3IMU12updateValuesEv+0x98>)
 8001cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc2:	f7fe fcb1 	bl	8000628 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4620      	mov	r0, r4
 8001ccc:	4629      	mov	r1, r5
 8001cce:	f7fe faf5 	bl	80002bc <__adddf3>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	460c      	mov	r4, r1
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	4621      	mov	r1, r4
 8001cda:	f7fe ff55 	bl	8000b88 <__aeabi_d2iz>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	b21a      	sxth	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001cec:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <_ZN3IMU12updateValuesEv+0xac>)
 8001cee:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cf8:	47ae147b 	.word	0x47ae147b
 8001cfc:	3f847ae1 	.word	0x3f847ae1
 8001d00:	7ae147ae 	.word	0x7ae147ae
 8001d04:	3fefae14 	.word	0x3fefae14
 8001d08:	2004a4e4 	.word	0x2004a4e4
 8001d0c:	2004a4e2 	.word	0x2004a4e2
 8001d10:	2004a4dc 	.word	0x2004a4dc
 8001d14:	200001fc 	.word	0x200001fc

08001d18 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001d18:	b5b0      	push	{r4, r5, r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d26:	ee07 3a90 	vmov	s15, r3
 8001d2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d38:	edc7 7a03 	vstr	s15, [r7, #12]
	float omega = -(corrected_zg / 16.4) * PI / 180;
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f7fe fc1b 	bl	8000578 <__aeabi_f2d>
 8001d42:	a316      	add	r3, pc, #88	; (adr r3, 8001d9c <_ZN3IMU8getOmegaEv+0x84>)
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	f7fe fd98 	bl	800087c <__aeabi_ddiv>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4614      	mov	r4, r2
 8001d52:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001d56:	a313      	add	r3, pc, #76	; (adr r3, 8001da4 <_ZN3IMU8getOmegaEv+0x8c>)
 8001d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	4629      	mov	r1, r5
 8001d60:	f7fe fc62 	bl	8000628 <__aeabi_dmul>
 8001d64:	4603      	mov	r3, r0
 8001d66:	460c      	mov	r4, r1
 8001d68:	4618      	mov	r0, r3
 8001d6a:	4621      	mov	r1, r4
 8001d6c:	f04f 0200 	mov.w	r2, #0
 8001d70:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <_ZN3IMU8getOmegaEv+0x80>)
 8001d72:	f7fe fd83 	bl	800087c <__aeabi_ddiv>
 8001d76:	4603      	mov	r3, r0
 8001d78:	460c      	mov	r4, r1
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	f7fe ff4b 	bl	8000c18 <__aeabi_d2f>
 8001d82:	4603      	mov	r3, r0
 8001d84:	60bb      	str	r3, [r7, #8]

	return omega;
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	ee07 3a90 	vmov	s15, r3
}
 8001d8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bdb0      	pop	{r4, r5, r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40668000 	.word	0x40668000
 8001d9c:	66666666 	.word	0x66666666
 8001da0:	40306666 	.word	0x40306666
 8001da4:	54411744 	.word	0x54411744
 8001da8:	400921fb 	.word	0x400921fb

08001dac <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001dac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dae:	b08b      	sub	sp, #44	; 0x2c
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001db4:	466b      	mov	r3, sp
 8001db6:	461e      	mov	r6, r3
	HAL_Delay(800);
 8001db8:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001dbc:	f007 fe2c 	bl	8009a18 <HAL_Delay>
	lcd_clear();
 8001dc0:	f7ff f96e 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff f97a 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001dcc:	4840      	ldr	r0, [pc, #256]	; (8001ed0 <_ZN3IMU11calibrationEv+0x124>)
 8001dce:	f7ff f9a1 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f7ff f973 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001dda:	483e      	ldr	r0, [pc, #248]	; (8001ed4 <_ZN3IMU11calibrationEv+0x128>)
 8001ddc:	f7ff f99a 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001de0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001de4:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001de6:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001dea:	1e5d      	subs	r5, r3, #1
 8001dec:	61bd      	str	r5, [r7, #24]
 8001dee:	462b      	mov	r3, r5
 8001df0:	3301      	adds	r3, #1
 8001df2:	4619      	mov	r1, r3
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	f04f 0300 	mov.w	r3, #0
 8001dfc:	f04f 0400 	mov.w	r4, #0
 8001e00:	0154      	lsls	r4, r2, #5
 8001e02:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e06:	014b      	lsls	r3, r1, #5
 8001e08:	462b      	mov	r3, r5
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f04f 0200 	mov.w	r2, #0
 8001e12:	f04f 0300 	mov.w	r3, #0
 8001e16:	f04f 0400 	mov.w	r4, #0
 8001e1a:	0154      	lsls	r4, r2, #5
 8001e1c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e20:	014b      	lsls	r3, r1, #5
 8001e22:	462b      	mov	r3, r5
 8001e24:	3301      	adds	r3, #1
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	3303      	adds	r3, #3
 8001e2a:	3307      	adds	r3, #7
 8001e2c:	08db      	lsrs	r3, r3, #3
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	ebad 0d03 	sub.w	sp, sp, r3
 8001e34:	466b      	mov	r3, sp
 8001e36:	3303      	adds	r3, #3
 8001e38:	089b      	lsrs	r3, r3, #2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001e3e:	2300      	movs	r3, #0
 8001e40:	83fb      	strh	r3, [r7, #30]
 8001e42:	8bfa      	ldrh	r2, [r7, #30]
 8001e44:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	da13      	bge.n	8001e74 <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001e52:	8bfb      	ldrh	r3, [r7, #30]
 8001e54:	ee07 2a90 	vmov	s15, r2
 8001e58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(1);
 8001e66:	2001      	movs	r0, #1
 8001e68:	f007 fdd6 	bl	8009a18 <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001e6c:	8bfb      	ldrh	r3, [r7, #30]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	83fb      	strh	r3, [r7, #30]
 8001e72:	e7e6      	b.n	8001e42 <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	462b      	mov	r3, r5
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	4413      	add	r3, r2
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d00e      	beq.n	8001eaa <_ZN3IMU11calibrationEv+0xfe>
 8001e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8e:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e9e:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea8:	e7ec      	b.n	8001e84 <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001eaa:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001eae:	ee07 3a90 	vmov	s15, r3
 8001eb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001eb6:	edd7 6a08 	vldr	s13, [r7, #32]
 8001eba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	edc3 7a03 	vstr	s15, [r3, #12]
 8001ec4:	46b5      	mov	sp, r6
}
 8001ec6:	bf00      	nop
 8001ec8:	372c      	adds	r7, #44	; 0x2c
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	0801884c 	.word	0x0801884c
 8001ed4:	08018858 	.word	0x08018858

08001ed8 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af02      	add	r7, sp, #8
 8001ede:	4603      	mov	r3, r0
 8001ee0:	460a      	mov	r2, r1
 8001ee2:	71fb      	strb	r3, [r7, #7]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001ee8:	79bb      	ldrb	r3, [r7, #6]
 8001eea:	b299      	uxth	r1, r3
 8001eec:	1dfa      	adds	r2, r7, #7
 8001eee:	2364      	movs	r3, #100	; 0x64
 8001ef0:	9300      	str	r3, [sp, #0]
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	480c      	ldr	r0, [pc, #48]	; (8001f28 <INA260_read+0x50>)
 8001ef6:	f009 f977 	bl	800b1e8 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001efa:	79bb      	ldrb	r3, [r7, #6]
 8001efc:	b299      	uxth	r1, r3
 8001efe:	f107 020c 	add.w	r2, r7, #12
 8001f02:	2364      	movs	r3, #100	; 0x64
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	2302      	movs	r3, #2
 8001f08:	4807      	ldr	r0, [pc, #28]	; (8001f28 <INA260_read+0x50>)
 8001f0a:	f009 fa6b 	bl	800b3e4 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001f0e:	7b3b      	ldrb	r3, [r7, #12]
 8001f10:	021b      	lsls	r3, r3, #8
 8001f12:	b21a      	sxth	r2, r3
 8001f14:	7b7b      	ldrb	r3, [r7, #13]
 8001f16:	b21b      	sxth	r3, r3
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	b21b      	sxth	r3, r3
 8001f1c:	81fb      	strh	r3, [r7, #14]
	return val;
 8001f1e:	89fb      	ldrh	r3, [r7, #14]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	2004a6fc 	.word	0x2004a6fc

08001f2c <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001f2c:	b590      	push	{r4, r7, lr}
 8001f2e:	b087      	sub	sp, #28
 8001f30:	af02      	add	r7, sp, #8
 8001f32:	4604      	mov	r4, r0
 8001f34:	4608      	mov	r0, r1
 8001f36:	4611      	mov	r1, r2
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4623      	mov	r3, r4
 8001f3c:	71fb      	strb	r3, [r7, #7]
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71bb      	strb	r3, [r7, #6]
 8001f42:	460b      	mov	r3, r1
 8001f44:	717b      	strb	r3, [r7, #5]
 8001f46:	4613      	mov	r3, r2
 8001f48:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	733b      	strb	r3, [r7, #12]
 8001f4e:	79bb      	ldrb	r3, [r7, #6]
 8001f50:	737b      	strb	r3, [r7, #13]
 8001f52:	797b      	ldrb	r3, [r7, #5]
 8001f54:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001f56:	793b      	ldrb	r3, [r7, #4]
 8001f58:	b299      	uxth	r1, r3
 8001f5a:	f107 020c 	add.w	r2, r7, #12
 8001f5e:	2364      	movs	r3, #100	; 0x64
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2303      	movs	r3, #3
 8001f64:	4803      	ldr	r0, [pc, #12]	; (8001f74 <INA260_write+0x48>)
 8001f66:	f009 f93f 	bl	800b1e8 <HAL_I2C_Master_Transmit>
}
 8001f6a:	bf00      	nop
 8001f6c:	3714      	adds	r7, #20
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd90      	pop	{r4, r7, pc}
 8001f72:	bf00      	nop
 8001f74:	2004a6fc 	.word	0x2004a6fc

08001f78 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	71fb      	strb	r3, [r7, #7]
 8001f82:	460b      	mov	r3, r1
 8001f84:	71bb      	strb	r3, [r7, #6]
 8001f86:	4613      	mov	r3, r2
 8001f88:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001f8a:	797b      	ldrb	r3, [r7, #5]
 8001f8c:	79ba      	ldrb	r2, [r7, #6]
 8001f8e:	79f9      	ldrb	r1, [r7, #7]
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff ffcb 	bl	8001f2c <INA260_write>
}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b082      	sub	sp, #8
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001fa8:	79fb      	ldrb	r3, [r7, #7]
 8001faa:	461a      	mov	r2, r3
 8001fac:	21df      	movs	r1, #223	; 0xdf
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f7ff ffe2 	bl	8001f78 <setConfig>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
{

}
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
	...

08001fd4 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001fe0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fe4:	482a      	ldr	r0, [pc, #168]	; (8002090 <_ZN8JoyStick8getValueEv+0xbc>)
 8001fe6:	f008 ff95 	bl	800af14 <HAL_GPIO_ReadPin>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	bf0c      	ite	eq
 8001ff0:	2301      	moveq	r3, #1
 8001ff2:	2300      	movne	r3, #0
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <_ZN8JoyStick8getValueEv+0x2e>
 8001ffa:	89fb      	ldrh	r3, [r7, #14]
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8002002:	2101      	movs	r1, #1
 8002004:	4823      	ldr	r0, [pc, #140]	; (8002094 <_ZN8JoyStick8getValueEv+0xc0>)
 8002006:	f008 ff85 	bl	800af14 <HAL_GPIO_ReadPin>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	bf0c      	ite	eq
 8002010:	2301      	moveq	r3, #1
 8002012:	2300      	movne	r3, #0
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <_ZN8JoyStick8getValueEv+0x4e>
 800201a:	89fb      	ldrh	r3, [r7, #14]
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8002022:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002026:	481a      	ldr	r0, [pc, #104]	; (8002090 <_ZN8JoyStick8getValueEv+0xbc>)
 8002028:	f008 ff74 	bl	800af14 <HAL_GPIO_ReadPin>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	bf0c      	ite	eq
 8002032:	2301      	moveq	r3, #1
 8002034:	2300      	movne	r3, #0
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <_ZN8JoyStick8getValueEv+0x70>
 800203c:	89fb      	ldrh	r3, [r7, #14]
 800203e:	f043 0304 	orr.w	r3, r3, #4
 8002042:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8002044:	2104      	movs	r1, #4
 8002046:	4814      	ldr	r0, [pc, #80]	; (8002098 <_ZN8JoyStick8getValueEv+0xc4>)
 8002048:	f008 ff64 	bl	800af14 <HAL_GPIO_ReadPin>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	bf0c      	ite	eq
 8002052:	2301      	moveq	r3, #1
 8002054:	2300      	movne	r3, #0
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <_ZN8JoyStick8getValueEv+0x90>
 800205c:	89fb      	ldrh	r3, [r7, #14]
 800205e:	f043 0308 	orr.w	r3, r3, #8
 8002062:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8002064:	2180      	movs	r1, #128	; 0x80
 8002066:	480a      	ldr	r0, [pc, #40]	; (8002090 <_ZN8JoyStick8getValueEv+0xbc>)
 8002068:	f008 ff54 	bl	800af14 <HAL_GPIO_ReadPin>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	bf0c      	ite	eq
 8002072:	2301      	moveq	r3, #1
 8002074:	2300      	movne	r3, #0
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b00      	cmp	r3, #0
 800207a:	d003      	beq.n	8002084 <_ZN8JoyStick8getValueEv+0xb0>
 800207c:	89fb      	ldrh	r3, [r7, #14]
 800207e:	f043 0310 	orr.w	r3, r3, #16
 8002082:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8002084:	89fb      	ldrh	r3, [r7, #14]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40021000 	.word	0x40021000
 8002094:	40020c00 	.word	0x40020c00
 8002098:	40020400 	.word	0x40020400

0800209c <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	460b      	mov	r3, r1
 80020a6:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 80020a8:	78fb      	ldrb	r3, [r7, #3]
 80020aa:	2b52      	cmp	r3, #82	; 0x52
 80020ac:	d112      	bne.n	80020d4 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80020ae:	2200      	movs	r2, #0
 80020b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020b4:	4856      	ldr	r0, [pc, #344]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80020b6:	f008 ff45 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80020ba:	2201      	movs	r2, #1
 80020bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020c0:	4853      	ldr	r0, [pc, #332]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80020c2:	f008 ff3f 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80020c6:	2201      	movs	r2, #1
 80020c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020cc:	4850      	ldr	r0, [pc, #320]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80020ce:	f008 ff39 	bl	800af44 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 80020d2:	e098      	b.n	8002206 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	2b47      	cmp	r3, #71	; 0x47
 80020d8:	d112      	bne.n	8002100 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80020da:	2201      	movs	r2, #1
 80020dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020e0:	484b      	ldr	r0, [pc, #300]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80020e2:	f008 ff2f 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80020e6:	2200      	movs	r2, #0
 80020e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020ec:	4848      	ldr	r0, [pc, #288]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80020ee:	f008 ff29 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80020f2:	2201      	movs	r2, #1
 80020f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020f8:	4845      	ldr	r0, [pc, #276]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80020fa:	f008 ff23 	bl	800af44 <HAL_GPIO_WritePin>
}
 80020fe:	e082      	b.n	8002206 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	2b42      	cmp	r3, #66	; 0x42
 8002104:	d112      	bne.n	800212c <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002106:	2201      	movs	r2, #1
 8002108:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800210c:	4840      	ldr	r0, [pc, #256]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 800210e:	f008 ff19 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8002112:	2201      	movs	r2, #1
 8002114:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002118:	483d      	ldr	r0, [pc, #244]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 800211a:	f008 ff13 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800211e:	2200      	movs	r2, #0
 8002120:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002124:	483a      	ldr	r0, [pc, #232]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 8002126:	f008 ff0d 	bl	800af44 <HAL_GPIO_WritePin>
}
 800212a:	e06c      	b.n	8002206 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	2b43      	cmp	r3, #67	; 0x43
 8002130:	d112      	bne.n	8002158 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002132:	2201      	movs	r2, #1
 8002134:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002138:	4835      	ldr	r0, [pc, #212]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 800213a:	f008 ff03 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 800213e:	2200      	movs	r2, #0
 8002140:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002144:	4832      	ldr	r0, [pc, #200]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 8002146:	f008 fefd 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800214a:	2200      	movs	r2, #0
 800214c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002150:	482f      	ldr	r0, [pc, #188]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 8002152:	f008 fef7 	bl	800af44 <HAL_GPIO_WritePin>
}
 8002156:	e056      	b.n	8002206 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8002158:	78fb      	ldrb	r3, [r7, #3]
 800215a:	2b4d      	cmp	r3, #77	; 0x4d
 800215c:	d112      	bne.n	8002184 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800215e:	2200      	movs	r2, #0
 8002160:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002164:	482a      	ldr	r0, [pc, #168]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 8002166:	f008 feed 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800216a:	2201      	movs	r2, #1
 800216c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002170:	4827      	ldr	r0, [pc, #156]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 8002172:	f008 fee7 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8002176:	2200      	movs	r2, #0
 8002178:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800217c:	4824      	ldr	r0, [pc, #144]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 800217e:	f008 fee1 	bl	800af44 <HAL_GPIO_WritePin>
}
 8002182:	e040      	b.n	8002206 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	2b59      	cmp	r3, #89	; 0x59
 8002188:	d112      	bne.n	80021b0 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 800218a:	2200      	movs	r2, #0
 800218c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002190:	481f      	ldr	r0, [pc, #124]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 8002192:	f008 fed7 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002196:	2200      	movs	r2, #0
 8002198:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800219c:	481c      	ldr	r0, [pc, #112]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 800219e:	f008 fed1 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021a2:	2201      	movs	r2, #1
 80021a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021a8:	4819      	ldr	r0, [pc, #100]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80021aa:	f008 fecb 	bl	800af44 <HAL_GPIO_WritePin>
}
 80021ae:	e02a      	b.n	8002206 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 80021b0:	78fb      	ldrb	r3, [r7, #3]
 80021b2:	2b57      	cmp	r3, #87	; 0x57
 80021b4:	d112      	bne.n	80021dc <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 80021b6:	2200      	movs	r2, #0
 80021b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021bc:	4814      	ldr	r0, [pc, #80]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80021be:	f008 fec1 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80021c2:	2200      	movs	r2, #0
 80021c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021c8:	4811      	ldr	r0, [pc, #68]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80021ca:	f008 febb 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d4:	480e      	ldr	r0, [pc, #56]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80021d6:	f008 feb5 	bl	800af44 <HAL_GPIO_WritePin>
}
 80021da:	e014      	b.n	8002206 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 80021dc:	78fb      	ldrb	r3, [r7, #3]
 80021de:	2b7e      	cmp	r3, #126	; 0x7e
 80021e0:	d111      	bne.n	8002206 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80021e2:	2201      	movs	r2, #1
 80021e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021e8:	4809      	ldr	r0, [pc, #36]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80021ea:	f008 feab 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80021ee:	2201      	movs	r2, #1
 80021f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021f4:	4806      	ldr	r0, [pc, #24]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 80021f6:	f008 fea5 	bl	800af44 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80021fa:	2201      	movs	r2, #1
 80021fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002200:	4803      	ldr	r0, [pc, #12]	; (8002210 <_ZN3LED9fullColorEc+0x174>)
 8002202:	f008 fe9f 	bl	800af44 <HAL_GPIO_WritePin>
}
 8002206:	bf00      	nop
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40020000 	.word	0x40020000

08002214 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	70fb      	strb	r3, [r7, #3]
 8002220:	4613      	mov	r3, r2
 8002222:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002228:	2b01      	cmp	r3, #1
 800222a:	d106      	bne.n	800223a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800222c:	2201      	movs	r2, #1
 800222e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002232:	4813      	ldr	r0, [pc, #76]	; (8002280 <_ZN3LED2LREaa+0x6c>)
 8002234:	f008 fe86 	bl	800af44 <HAL_GPIO_WritePin>
 8002238:	e009      	b.n	800224e <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800223a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d105      	bne.n	800224e <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002248:	480d      	ldr	r0, [pc, #52]	; (8002280 <_ZN3LED2LREaa+0x6c>)
 800224a:	f008 fe7b 	bl	800af44 <HAL_GPIO_WritePin>

	if(r_status == 1)
 800224e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d106      	bne.n	8002264 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8002256:	2201      	movs	r2, #1
 8002258:	f44f 7100 	mov.w	r1, #512	; 0x200
 800225c:	4808      	ldr	r0, [pc, #32]	; (8002280 <_ZN3LED2LREaa+0x6c>)
 800225e:	f008 fe71 	bl	800af44 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 8002262:	e009      	b.n	8002278 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 8002264:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d105      	bne.n	8002278 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800226c:	2200      	movs	r2, #0
 800226e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002272:	4803      	ldr	r0, [pc, #12]	; (8002280 <_ZN3LED2LREaa+0x6c>)
 8002274:	f008 fe66 	bl	800af44 <HAL_GPIO_WritePin>
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40020000 	.word	0x40020000

08002284 <_ZN10LineSensorC1Ev>:
float mon_sens9;
float mon_sens10;
float mon_sens11;
float mon_sens12;

LineSensor::LineSensor()
 8002284:	b580      	push	{r7, lr}
 8002286:	b092      	sub	sp, #72	; 0x48
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 8002292:	4618      	mov	r0, r3
 8002294:	f7ff fe92 	bl	8001fbc <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	637b      	str	r3, [r7, #52]	; 0x34
 800229c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800229e:	647b      	str	r3, [r7, #68]	; 0x44
 80022a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a2:	331c      	adds	r3, #28
 80022a4:	633b      	str	r3, [r7, #48]	; 0x30
 80022a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80022a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d008      	beq.n	80022c0 <_ZN10LineSensorC1Ev+0x3c>
 80022ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022b0:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 80022b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b4:	2200      	movs	r2, #0
 80022b6:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 80022b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022ba:	3302      	adds	r3, #2
 80022bc:	647b      	str	r3, [r7, #68]	; 0x44
 80022be:	e7f2      	b.n	80022a6 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80022c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ca:	643b      	str	r3, [r7, #64]	; 0x40
 80022cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ce:	3338      	adds	r3, #56	; 0x38
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
 80022d2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80022d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d009      	beq.n	80022ee <_ZN10LineSensorC1Ev+0x6a>
 80022da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022dc:	623b      	str	r3, [r7, #32]
		s = 0;
 80022de:	6a3b      	ldr	r3, [r7, #32]
 80022e0:	f04f 0200 	mov.w	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 80022e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022e8:	3304      	adds	r3, #4
 80022ea:	643b      	str	r3, [r7, #64]	; 0x40
 80022ec:	e7f1      	b.n	80022d2 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3338      	adds	r3, #56	; 0x38
 80022fe:	61bb      	str	r3, [r7, #24]
 8002300:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	429a      	cmp	r2, r3
 8002306:	d009      	beq.n	800231c <_ZN10LineSensorC1Ev+0x98>
 8002308:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800230a:	617b      	str	r3, [r7, #20]
		m = 0;
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002316:	3304      	adds	r3, #4
 8002318:	63fb      	str	r3, [r7, #60]	; 0x3c
 800231a:	e7f1      	b.n	8002300 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	63bb      	str	r3, [r7, #56]	; 0x38
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	3338      	adds	r3, #56	; 0x38
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	429a      	cmp	r2, r3
 8002334:	d009      	beq.n	800234a <_ZN10LineSensorC1Ev+0xc6>
 8002336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002338:	60bb      	str	r3, [r7, #8]
		s = 1;
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002340:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8002342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002344:	3304      	adds	r3, #4
 8002346:	63bb      	str	r3, [r7, #56]	; 0x38
 8002348:	e7f1      	b.n	800232e <_ZN10LineSensorC1Ev+0xaa>
	}

}
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4618      	mov	r0, r3
 800234e:	3748      	adds	r7, #72	; 0x48
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	220e      	movs	r2, #14
 8002360:	4619      	mov	r1, r3
 8002362:	4803      	ldr	r0, [pc, #12]	; (8002370 <_ZN10LineSensor8ADCStartEv+0x1c>)
 8002364:	f007 fbbe 	bl	8009ae4 <HAL_ADC_Start_DMA>
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	2004a620 	.word	0x2004a620

08002374 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 800237c:	2300      	movs	r3, #0
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2b0d      	cmp	r3, #13
 8002384:	dc2f      	bgt.n	80023e6 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	3392      	adds	r3, #146	; 0x92
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	3304      	adds	r3, #4
 8002392:	ed93 7a00 	vldr	s14, [r3]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	68fa      	ldr	r2, [r7, #12]
 800239a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800239e:	ee07 3a90 	vmov	s15, r3
 80023a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	33a0      	adds	r3, #160	; 0xa0
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	3304      	adds	r3, #4
 80023b2:	edd3 7a00 	vldr	s15, [r3]
 80023b6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80023ba:	4b14      	ldr	r3, [pc, #80]	; (800240c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	4619      	mov	r1, r3
 80023c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	460b      	mov	r3, r1
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	1a5b      	subs	r3, r3, r1
 80023cc:	005b      	lsls	r3, r3, #1
 80023ce:	68f9      	ldr	r1, [r7, #12]
 80023d0:	440b      	add	r3, r1
 80023d2:	3306      	adds	r3, #6
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	3304      	adds	r3, #4
 80023da:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	3301      	adds	r3, #1
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	e7cc      	b.n	8002380 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 80023e6:	4b09      	ldr	r3, [pc, #36]	; (800240c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	3301      	adds	r3, #1
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	4b07      	ldr	r3, [pc, #28]	; (800240c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023f0:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 80023f2:	4b06      	ldr	r3, [pc, #24]	; (800240c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b09      	cmp	r3, #9
 80023f8:	d902      	bls.n	8002400 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 80023fa:	4b04      	ldr	r3, [pc, #16]	; (800240c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	701a      	strb	r2, [r3, #0]


}
 8002400:	bf00      	nop
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr
 800240c:	200001fe 	.word	0x200001fe

08002410 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002410:	b490      	push	{r4, r7}
 8002412:	b08e      	sub	sp, #56	; 0x38
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
	float temp_val[10];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800241e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002422:	2b0d      	cmp	r3, #13
 8002424:	f200 8087 	bhi.w	8002536 <_ZN10LineSensor18updateSensorValuesEv+0x126>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002428:	2300      	movs	r3, #0
 800242a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800242e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002432:	2b09      	cmp	r3, #9
 8002434:	d81c      	bhi.n	8002470 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002436:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800243a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800243e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	1a9b      	subs	r3, r3, r2
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	4423      	add	r3, r4
 800244e:	3306      	adds	r3, #6
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4403      	add	r3, r0
 8002454:	3304      	adds	r3, #4
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	008b      	lsls	r3, r1, #2
 800245a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800245e:	440b      	add	r3, r1
 8002460:	3b30      	subs	r3, #48	; 0x30
 8002462:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002464:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002468:	3301      	adds	r3, #1
 800246a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800246e:	e7de      	b.n	800242e <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 8002470:	2300      	movs	r3, #0
 8002472:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002476:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800247a:	2b09      	cmp	r3, #9
 800247c:	d84d      	bhi.n	800251a <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 800247e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002482:	3301      	adds	r3, #1
 8002484:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8002488:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800248c:	2b09      	cmp	r3, #9
 800248e:	d83e      	bhi.n	800250e <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 8002490:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800249a:	4413      	add	r3, r2
 800249c:	3b30      	subs	r3, #48	; 0x30
 800249e:	ed93 7a00 	vldr	s14, [r3]
 80024a2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024ac:	4413      	add	r3, r2
 80024ae:	3b30      	subs	r3, #48	; 0x30
 80024b0:	edd3 7a00 	vldr	s15, [r3]
 80024b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024bc:	d521      	bpl.n	8002502 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 80024be:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024c8:	4413      	add	r3, r2
 80024ca:	3b30      	subs	r3, #48	; 0x30
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 80024d0:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80024d4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80024d8:	0092      	lsls	r2, r2, #2
 80024da:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024de:	440a      	add	r2, r1
 80024e0:	3a30      	subs	r2, #48	; 0x30
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80024ea:	440b      	add	r3, r1
 80024ec:	3b30      	subs	r3, #48	; 0x30
 80024ee:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 80024f0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80024fa:	4413      	add	r3, r2
 80024fc:	3b30      	subs	r3, #48	; 0x30
 80024fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002500:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8002502:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002506:	3301      	adds	r3, #1
 8002508:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800250c:	e7bc      	b.n	8002488 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800250e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002512:	3301      	adds	r3, #1
 8002514:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002518:	e7ad      	b.n	8002476 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = temp_val[5];
 800251a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800251e:	69fa      	ldr	r2, [r7, #28]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	33b0      	adds	r3, #176	; 0xb0
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	440b      	add	r3, r1
 8002528:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 800252a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800252e:	3301      	adds	r3, #1
 8002530:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002534:	e773      	b.n	800241e <_ZN10LineSensor18updateSensorValuesEv+0xe>
	mon_sens9 = sensor[9];
	mon_sens10 = sensor[10];
	mon_sens11 = sensor[11];
	mon_sens12 = sensor[12];
	*/
}
 8002536:	bf00      	nop
 8002538:	3738      	adds	r7, #56	; 0x38
 800253a:	46bd      	mov	sp, r7
 800253c:	bc90      	pop	{r4, r7}
 800253e:	4770      	bx	lr

08002540 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b0a0      	sub	sp, #128	; 0x80
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 8002548:	2064      	movs	r0, #100	; 0x64
 800254a:	f007 fa65 	bl	8009a18 <HAL_Delay>

	lcd_clear();
 800254e:	f7fe fda7 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8002552:	2100      	movs	r1, #0
 8002554:	2000      	movs	r0, #0
 8002556:	f7fe fdb3 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 800255a:	4886      	ldr	r0, [pc, #536]	; (8002774 <_ZN10LineSensor11calibrationEv+0x234>)
 800255c:	f7fe fdda 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002560:	2101      	movs	r1, #1
 8002562:	2000      	movs	r0, #0
 8002564:	f7fe fdac 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8002568:	4883      	ldr	r0, [pc, #524]	; (8002778 <_ZN10LineSensor11calibrationEv+0x238>)
 800256a:	f7fe fdd3 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800256e:	2300      	movs	r3, #0
 8002570:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002574:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002578:	2b0d      	cmp	r3, #13
 800257a:	d823      	bhi.n	80025c4 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 800257c:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 8002580:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002584:	6879      	ldr	r1, [r7, #4]
 8002586:	32b0      	adds	r2, #176	; 0xb0
 8002588:	0092      	lsls	r2, r2, #2
 800258a:	440a      	add	r2, r1
 800258c:	6812      	ldr	r2, [r2, #0]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002594:	440b      	add	r3, r1
 8002596:	3b40      	subs	r3, #64	; 0x40
 8002598:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 800259a:	f8b7 207e 	ldrh.w	r2, [r7, #126]	; 0x7e
 800259e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	32b0      	adds	r2, #176	; 0xb0
 80025a6:	0092      	lsls	r2, r2, #2
 80025a8:	440a      	add	r2, r1
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	f107 0180 	add.w	r1, r7, #128	; 0x80
 80025b2:	440b      	add	r3, r1
 80025b4:	3b78      	subs	r3, #120	; 0x78
 80025b6:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025b8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80025bc:	3301      	adds	r3, #1
 80025be:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80025c2:	e7d7      	b.n	8002574 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fd02 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	bf14      	ite	ne
 80025d6:	2301      	movne	r3, #1
 80025d8:	2300      	moveq	r3, #0
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d079      	beq.n	80026d4 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80025e0:	2300      	movs	r3, #0
 80025e2:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80025e6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80025ea:	2b0d      	cmp	r3, #13
 80025ec:	d850      	bhi.n	8002690 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80025ee:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80025f8:	4413      	add	r3, r2
 80025fa:	3b40      	subs	r3, #64	; 0x40
 80025fc:	ed93 7a00 	vldr	s14, [r3]
 8002600:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	33b0      	adds	r3, #176	; 0xb0
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	edd3 7a00 	vldr	s15, [r3]
 8002610:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002618:	d50f      	bpl.n	800263a <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 800261a:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800261e:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	32b0      	adds	r2, #176	; 0xb0
 8002626:	0092      	lsls	r2, r2, #2
 8002628:	440a      	add	r2, r1
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002632:	440b      	add	r3, r1
 8002634:	3b40      	subs	r3, #64	; 0x40
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	e024      	b.n	8002684 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 800263a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002644:	4413      	add	r3, r2
 8002646:	3b78      	subs	r3, #120	; 0x78
 8002648:	ed93 7a00 	vldr	s14, [r3]
 800264c:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	33b0      	adds	r3, #176	; 0xb0
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	edd3 7a00 	vldr	s15, [r3]
 800265c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002664:	dd0e      	ble.n	8002684 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 8002666:	f8b7 207c 	ldrh.w	r2, [r7, #124]	; 0x7c
 800266a:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	32b0      	adds	r2, #176	; 0xb0
 8002672:	0092      	lsls	r2, r2, #2
 8002674:	440a      	add	r2, r1
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800267e:	440b      	add	r3, r1
 8002680:	3b78      	subs	r3, #120	; 0x78
 8002682:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002684:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002688:	3301      	adds	r3, #1
 800268a:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 800268e:	e7aa      	b.n	80025e6 <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f203 23be 	addw	r3, r3, #702	; 0x2be
 8002696:	4618      	mov	r0, r3
 8002698:	f002 fd3c 	bl	8005114 <_ZN12RotarySwitch8getValueEv>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	bf0c      	ite	eq
 80026a2:	2301      	moveq	r3, #1
 80026a4:	2300      	movne	r3, #0
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d009      	beq.n	80026c0 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80026b2:	2201      	movs	r2, #1
 80026b4:	f04f 31ff 	mov.w	r1, #4294967295
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7ff fdab 	bl	8002214 <_ZN3LED2LREaa>
 80026be:	e781      	b.n	80025c4 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80026c6:	2200      	movs	r2, #0
 80026c8:	f04f 31ff 	mov.w	r1, #4294967295
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff fda1 	bl	8002214 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80026d2:	e777      	b.n	80025c4 <_ZN10LineSensor11calibrationEv+0x84>
		printf("%f, ", m);
	}
		printf("\n");
	*/

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026d4:	2300      	movs	r3, #0
 80026d6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80026da:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80026de:	2b0d      	cmp	r3, #13
 80026e0:	d826      	bhi.n	8002730 <_ZN10LineSensor11calibrationEv+0x1f0>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 80026e2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80026ec:	4413      	add	r3, r2
 80026ee:	3b40      	subs	r3, #64	; 0x40
 80026f0:	ed93 7a00 	vldr	s14, [r3]
 80026f4:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80026fe:	4413      	add	r3, r2
 8002700:	3b78      	subs	r3, #120	; 0x78
 8002702:	edd3 7a00 	vldr	s15, [r3]
 8002706:	ee37 7a67 	vsub.f32	s14, s14, s15
 800270a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800270e:	eddf 6a1b 	vldr	s13, [pc, #108]	; 800277c <_ZN10LineSensor11calibrationEv+0x23c>
 8002712:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	3392      	adds	r3, #146	; 0x92
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	3304      	adds	r3, #4
 8002720:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002724:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002728:	3301      	adds	r3, #1
 800272a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 800272e:	e7d4      	b.n	80026da <_ZN10LineSensor11calibrationEv+0x19a>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002730:	2300      	movs	r3, #0
 8002732:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002736:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800273a:	2b0d      	cmp	r3, #13
 800273c:	d815      	bhi.n	800276a <_ZN10LineSensor11calibrationEv+0x22a>
		offset_values_[i] = min_values[i];
 800273e:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8002742:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002746:	0092      	lsls	r2, r2, #2
 8002748:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800274c:	440a      	add	r2, r1
 800274e:	3a78      	subs	r2, #120	; 0x78
 8002750:	6812      	ldr	r2, [r2, #0]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	33a0      	adds	r3, #160	; 0xa0
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	3304      	adds	r3, #4
 800275c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800275e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002762:	3301      	adds	r3, #1
 8002764:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002768:	e7e5      	b.n	8002736 <_ZN10LineSensor11calibrationEv+0x1f6>
	}


}
 800276a:	bf00      	nop
 800276c:	3780      	adds	r7, #128	; 0x80
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	08018864 	.word	0x08018864
 8002778:	08018870 	.word	0x08018870
 800277c:	447a0000 	.word	0x447a0000

08002780 <_ZN10LineSensor13emergencyStopEv>:
{
	//printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
	uint16_t out_cnt = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	81fb      	strh	r3, [r7, #14]
	/*
	for(const auto & s : sensor){
		if(s >= 550) out_cnt++;
	}
	*/
	for(uint16_t i = 3; i <= 10; i++){
 800278c:	2303      	movs	r3, #3
 800278e:	81bb      	strh	r3, [r7, #12]
 8002790:	89bb      	ldrh	r3, [r7, #12]
 8002792:	2b0a      	cmp	r3, #10
 8002794:	d814      	bhi.n	80027c0 <_ZN10LineSensor13emergencyStopEv+0x40>
		if(sensor[i] >= 550) out_cnt++;
 8002796:	89bb      	ldrh	r3, [r7, #12]
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	33b0      	adds	r3, #176	; 0xb0
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	4413      	add	r3, r2
 80027a0:	edd3 7a00 	vldr	s15, [r3]
 80027a4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002814 <_ZN10LineSensor13emergencyStopEv+0x94>
 80027a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b0:	db02      	blt.n	80027b8 <_ZN10LineSensor13emergencyStopEv+0x38>
 80027b2:	89fb      	ldrh	r3, [r7, #14]
 80027b4:	3301      	adds	r3, #1
 80027b6:	81fb      	strh	r3, [r7, #14]
	for(uint16_t i = 3; i <= 10; i++){
 80027b8:	89bb      	ldrh	r3, [r7, #12]
 80027ba:	3301      	adds	r3, #1
 80027bc:	81bb      	strh	r3, [r7, #12]
 80027be:	e7e7      	b.n	8002790 <_ZN10LineSensor13emergencyStopEv+0x10>
	}

	if(out_cnt >= 8){
 80027c0:	89fb      	ldrh	r3, [r7, #14]
 80027c2:	2b07      	cmp	r3, #7
 80027c4:	d906      	bls.n	80027d4 <_ZN10LineSensor13emergencyStopEv+0x54>
		cnt++;
 80027c6:	4b14      	ldr	r3, [pc, #80]	; (8002818 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	3301      	adds	r3, #1
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	4b12      	ldr	r3, [pc, #72]	; (8002818 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80027d0:	801a      	strh	r2, [r3, #0]
 80027d2:	e002      	b.n	80027da <_ZN10LineSensor13emergencyStopEv+0x5a>
	}
	else{
		cnt = 0;
 80027d4:	4b10      	ldr	r3, [pc, #64]	; (8002818 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 100){
 80027da:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80027dc:	881b      	ldrh	r3, [r3, #0]
 80027de:	2b63      	cmp	r3, #99	; 0x63
 80027e0:	d903      	bls.n	80027ea <_ZN10LineSensor13emergencyStopEv+0x6a>
		flag = true;
 80027e2:	4b0e      	ldr	r3, [pc, #56]	; (800281c <_ZN10LineSensor13emergencyStopEv+0x9c>)
 80027e4:	2201      	movs	r2, #1
 80027e6:	701a      	strb	r2, [r3, #0]
 80027e8:	e002      	b.n	80027f0 <_ZN10LineSensor13emergencyStopEv+0x70>
	}
	else flag = false;
 80027ea:	4b0c      	ldr	r3, [pc, #48]	; (800281c <_ZN10LineSensor13emergencyStopEv+0x9c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]

	if(cnt >= 10000) cnt = 10000;
 80027f0:	4b09      	ldr	r3, [pc, #36]	; (8002818 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	f242 720f 	movw	r2, #9999	; 0x270f
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d903      	bls.n	8002804 <_ZN10LineSensor13emergencyStopEv+0x84>
 80027fc:	4b06      	ldr	r3, [pc, #24]	; (8002818 <_ZN10LineSensor13emergencyStopEv+0x98>)
 80027fe:	f242 7210 	movw	r2, #10000	; 0x2710
 8002802:	801a      	strh	r2, [r3, #0]

	return flag;
 8002804:	4b05      	ldr	r3, [pc, #20]	; (800281c <_ZN10LineSensor13emergencyStopEv+0x9c>)
 8002806:	781b      	ldrb	r3, [r3, #0]

}
 8002808:	4618      	mov	r0, r3
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	44098000 	.word	0x44098000
 8002818:	20000200 	.word	0x20000200
 800281c:	20000202 	.word	0x20000202

08002820 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	ed87 0a01 	vstr	s0, [r7, #4]
 800282a:	edd7 7a01 	vldr	s15, [r7, #4]
 800282e:	eef0 7ae7 	vabs.f32	s15, s15
 8002832:	eeb0 0a67 	vmov.f32	s0, s15
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>:
float mon_ref_dis, mon_current_dis;
uint16_t mon_vel_idx, mon_i;
float mon_tar_vel;


LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger, IMU *imu, ESC *esc) :
 8002840:	b480      	push	{r7}
 8002842:	b089      	sub	sp, #36	; 0x24
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
 800284c:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0),
				target_velocity_(0), max_velocity_(0), max_velocity2_(0), min_velocity_(0), min_velocity2_(0), logging_flag_(false),
				ref_distance_(0), velocity_play_flag_(false), velocity_table_idx_(0), mode_selector_(0), crossline_idx_(0), sideline_idx_(0), sideline_idx2_(0), all_sideline_idx_(0),
				ignore_crossline_flag_(false), stable_flag_(false), stable_cnt_reset_flag_(false), max_acc_(0), max_dec_(0), max_acc2_(0), max_dec2_(0), correction_check_cnt_(0),
				store_check_cnt_(0), all_sideline_flag_(false)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f04f 0200 	mov.w	r2, #0
 8002854:	629a      	str	r2, [r3, #40]	; 0x28
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	62da      	str	r2, [r3, #44]	; 0x2c
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	631a      	str	r2, [r3, #48]	; 0x30
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f04f 0200 	mov.w	r2, #0
 800287c:	645a      	str	r2, [r3, #68]	; 0x44
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f04f 0200 	mov.w	r2, #0
 8002884:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f04f 0200 	mov.w	r2, #0
 800288e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80028be:	330c      	adds	r3, #12
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80028cc:	3350      	adds	r3, #80	; 0x50
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80028d8:	3352      	adds	r3, #82	; 0x52
 80028da:	2200      	movs	r2, #0
 80028dc:	801a      	strh	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80028e4:	3354      	adds	r3, #84	; 0x54
 80028e6:	2200      	movs	r2, #0
 80028e8:	801a      	strh	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80028f0:	3318      	adds	r3, #24
 80028f2:	2200      	movs	r2, #0
 80028f4:	801a      	strh	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80028fc:	331c      	adds	r3, #28
 80028fe:	2200      	movs	r2, #0
 8002900:	801a      	strh	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002908:	331e      	adds	r3, #30
 800290a:	2200      	movs	r2, #0
 800290c:	801a      	strh	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002914:	3320      	adds	r3, #32
 8002916:	2200      	movs	r2, #0
 8002918:	801a      	strh	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002920:	3322      	adds	r3, #34	; 0x22
 8002922:	2200      	movs	r2, #0
 8002924:	701a      	strb	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800292c:	3323      	adds	r3, #35	; 0x23
 800292e:	2200      	movs	r2, #0
 8002930:	701a      	strb	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002938:	3324      	adds	r3, #36	; 0x24
 800293a:	2200      	movs	r2, #0
 800293c:	701a      	strb	r2, [r3, #0]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002944:	3328      	adds	r3, #40	; 0x28
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002952:	332c      	adds	r3, #44	; 0x2c
 8002954:	f04f 0200 	mov.w	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002960:	3330      	adds	r3, #48	; 0x30
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800296e:	3334      	adds	r3, #52	; 0x34
 8002970:	f04f 0200 	mov.w	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800297c:	3338      	adds	r3, #56	; 0x38
 800297e:	2200      	movs	r2, #0
 8002980:	801a      	strh	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002988:	333a      	adds	r3, #58	; 0x3a
 800298a:	2200      	movs	r2, #0
 800298c:	801a      	strh	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002994:	333c      	adds	r3, #60	; 0x3c
 8002996:	2200      	movs	r2, #0
 8002998:	701a      	strb	r2, [r3, #0]

{
	motor_ = motor;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80029b0:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029b6:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80029bc:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029c2:	61da      	str	r2, [r3, #28]
	imu_ = imu;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80029c8:	621a      	str	r2, [r3, #32]
	esc_ = esc;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80029ce:	625a      	str	r2, [r3, #36]	; 0x24

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80029d0:	2300      	movs	r3, #0
 80029d2:	83fb      	strh	r3, [r7, #30]
 80029d4:	8bfb      	ldrh	r3, [r7, #30]
 80029d6:	f241 726f 	movw	r2, #5999	; 0x176f
 80029da:	4293      	cmp	r3, r2
 80029dc:	d80d      	bhi.n	80029fa <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1ba>
		velocity_table_[i] = 0;
 80029de:	8bfb      	ldrh	r3, [r7, #30]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80029e6:	3304      	adds	r3, #4
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	4413      	add	r3, r2
 80029ec:	f04f 0200 	mov.w	r2, #0
 80029f0:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80029f2:	8bfb      	ldrh	r3, [r7, #30]
 80029f4:	3301      	adds	r3, #1
 80029f6:	83fb      	strh	r3, [r7, #30]
 80029f8:	e7ec      	b.n	80029d4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x194>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 80029fa:	2300      	movs	r3, #0
 80029fc:	83bb      	strh	r3, [r7, #28]
 80029fe:	8bbb      	ldrh	r3, [r7, #28]
 8002a00:	2b63      	cmp	r3, #99	; 0x63
 8002a02:	d80d      	bhi.n	8002a20 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1e0>
		crossline_distance_[i] = 0;
 8002a04:	8bbb      	ldrh	r3, [r7, #28]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002a0c:	3316      	adds	r3, #22
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a18:	8bbb      	ldrh	r3, [r7, #28]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	83bb      	strh	r3, [r7, #28]
 8002a1e:	e7ee      	b.n	80029fe <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1be>
	}
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a20:	2300      	movs	r3, #0
 8002a22:	837b      	strh	r3, [r7, #26]
 8002a24:	8b7b      	ldrh	r3, [r7, #26]
 8002a26:	2b63      	cmp	r3, #99	; 0x63
 8002a28:	d80d      	bhi.n	8002a46 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x206>
		crossline_distance2_[i] = 0;
 8002a2a:	8b7b      	ldrh	r3, [r7, #26]
 8002a2c:	68fa      	ldr	r2, [r7, #12]
 8002a2e:	f503 533d 	add.w	r3, r3, #12096	; 0x2f40
 8002a32:	333a      	adds	r3, #58	; 0x3a
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < CROSSLINE_SIZE; i++){
 8002a3e:	8b7b      	ldrh	r3, [r7, #26]
 8002a40:	3301      	adds	r3, #1
 8002a42:	837b      	strh	r3, [r7, #26]
 8002a44:	e7ee      	b.n	8002a24 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x1e4>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002a46:	2300      	movs	r3, #0
 8002a48:	833b      	strh	r3, [r7, #24]
 8002a4a:	8b3b      	ldrh	r3, [r7, #24]
 8002a4c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a50:	d20d      	bcs.n	8002a6e <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x22e>
		sideline_distance_[i] = 0;
 8002a52:	8b3b      	ldrh	r3, [r7, #24]
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 8002a5a:	331e      	adds	r3, #30
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4413      	add	r3, r2
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002a66:	8b3b      	ldrh	r3, [r7, #24]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	833b      	strh	r3, [r7, #24]
 8002a6c:	e7ed      	b.n	8002a4a <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x20a>
	}
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002a6e:	2300      	movs	r3, #0
 8002a70:	82fb      	strh	r3, [r7, #22]
 8002a72:	8afb      	ldrh	r3, [r7, #22]
 8002a74:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002a78:	d20d      	bcs.n	8002a96 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x256>
		sideline_distance2_[i] = 0;
 8002a7a:	8afb      	ldrh	r3, [r7, #22]
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	f503 5347 	add.w	r3, r3, #12736	; 0x31c0
 8002a82:	3312      	adds	r3, #18
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4413      	add	r3, r2
 8002a88:	f04f 0200 	mov.w	r2, #0
 8002a8c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8002a8e:	8afb      	ldrh	r3, [r7, #22]
 8002a90:	3301      	adds	r3, #1
 8002a92:	82fb      	strh	r3, [r7, #22]
 8002a94:	e7ed      	b.n	8002a72 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC+0x232>
	/*
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
		all_sideline_distance_[i] = 0;
	}
	*/
}
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3724      	adds	r7, #36	; 0x24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <_ZN9LineTrace9calcErrorEv>:

// ---------------------------------------------------------------------------------------------------//
// -------------------------------------Sensor angle based line following --------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::calcError()
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	/*
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
	*/

	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 8002abc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 8002ac8:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10]);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	edd3 6ab8 	vldr	s13, [r3, #736]	; 0x2e0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 8002adc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 8002ae8:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float diff = (line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5])
 8002aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af0:	edc7 7a03 	vstr	s15, [r7, #12]
	//mon_diff = diff;

	return diff;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	ee07 3a90 	vmov	s15, r3

}
 8002afa:	eeb0 0a67 	vmov.f32	s0, s15
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <_ZN9LineTrace8pidTraceEv>:
}
// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Standar line following ------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::pidTrace()
{
 8002b08:	b5b0      	push	{r4, r5, r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff ffc7 	bl	8002aa4 <_ZN9LineTrace9calcErrorEv>
 8002b16:	ed87 0a03 	vstr	s0, [r7, #12]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d007      	beq.n	8002b34 <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 8002b24:	4b66      	ldr	r3, [pc, #408]	; (8002cc0 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}

	if(mode_selector_ == FIRST_RUNNING){
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002b3a:	3354      	adds	r3, #84	; 0x54
 8002b3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d14c      	bne.n	8002bde <_ZN9LineTrace8pidTraceEv+0xd6>
		p = kp_slow_ * diff;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002b4a:	ed97 7a03 	vldr	s14, [r7, #12]
 8002b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b52:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_slow_ * (diff - pre_diff) / DELTA_T;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002b5c:	4b59      	ldr	r3, [pc, #356]	; (8002cc4 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002b5e:	edd3 7a00 	vldr	s15, [r3]
 8002b62:	edd7 6a03 	vldr	s13, [r7, #12]
 8002b66:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b6e:	ee17 0a90 	vmov	r0, s15
 8002b72:	f7fd fd01 	bl	8000578 <__aeabi_f2d>
 8002b76:	a350      	add	r3, pc, #320	; (adr r3, 8002cb8 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7c:	f7fd fe7e 	bl	800087c <__aeabi_ddiv>
 8002b80:	4603      	mov	r3, r0
 8002b82:	460c      	mov	r4, r1
 8002b84:	4618      	mov	r0, r3
 8002b86:	4621      	mov	r1, r4
 8002b88:	f7fe f846 	bl	8000c18 <__aeabi_d2f>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	613b      	str	r3, [r7, #16]
		i += ki_slow_ * diff * DELTA_T;
 8002b90:	4b4b      	ldr	r3, [pc, #300]	; (8002cc0 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7fd fcef 	bl	8000578 <__aeabi_f2d>
 8002b9a:	4604      	mov	r4, r0
 8002b9c:	460d      	mov	r5, r1
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8002ba4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bac:	ee17 0a90 	vmov	r0, s15
 8002bb0:	f7fd fce2 	bl	8000578 <__aeabi_f2d>
 8002bb4:	a340      	add	r3, pc, #256	; (adr r3, 8002cb8 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bba:	f7fd fd35 	bl	8000628 <__aeabi_dmul>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	4620      	mov	r0, r4
 8002bc4:	4629      	mov	r1, r5
 8002bc6:	f7fd fb79 	bl	80002bc <__adddf3>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	460c      	mov	r4, r1
 8002bce:	4618      	mov	r0, r3
 8002bd0:	4621      	mov	r1, r4
 8002bd2:	f7fe f821 	bl	8000c18 <__aeabi_d2f>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	4b39      	ldr	r3, [pc, #228]	; (8002cc0 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	e04b      	b.n	8002c76 <_ZN9LineTrace8pidTraceEv+0x16e>
	}
	else{
		p = kp_ * diff;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002be4:	ed97 7a03 	vldr	s14, [r7, #12]
 8002be8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bec:	edc7 7a05 	vstr	s15, [r7, #20]
		d = kd_ * (diff - pre_diff) / DELTA_T;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002bf6:	4b33      	ldr	r3, [pc, #204]	; (8002cc4 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002bf8:	edd3 7a00 	vldr	s15, [r3]
 8002bfc:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c00:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c08:	ee17 0a90 	vmov	r0, s15
 8002c0c:	f7fd fcb4 	bl	8000578 <__aeabi_f2d>
 8002c10:	a329      	add	r3, pc, #164	; (adr r3, 8002cb8 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c16:	f7fd fe31 	bl	800087c <__aeabi_ddiv>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	460c      	mov	r4, r1
 8002c1e:	4618      	mov	r0, r3
 8002c20:	4621      	mov	r1, r4
 8002c22:	f7fd fff9 	bl	8000c18 <__aeabi_d2f>
 8002c26:	4603      	mov	r3, r0
 8002c28:	613b      	str	r3, [r7, #16]
		i += ki_ * diff * DELTA_T;
 8002c2a:	4b25      	ldr	r3, [pc, #148]	; (8002cc0 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7fd fca2 	bl	8000578 <__aeabi_f2d>
 8002c34:	4604      	mov	r4, r0
 8002c36:	460d      	mov	r5, r1
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8002c3e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c46:	ee17 0a90 	vmov	r0, s15
 8002c4a:	f7fd fc95 	bl	8000578 <__aeabi_f2d>
 8002c4e:	a31a      	add	r3, pc, #104	; (adr r3, 8002cb8 <_ZN9LineTrace8pidTraceEv+0x1b0>)
 8002c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c54:	f7fd fce8 	bl	8000628 <__aeabi_dmul>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4620      	mov	r0, r4
 8002c5e:	4629      	mov	r1, r5
 8002c60:	f7fd fb2c 	bl	80002bc <__adddf3>
 8002c64:	4603      	mov	r3, r0
 8002c66:	460c      	mov	r4, r1
 8002c68:	4618      	mov	r0, r3
 8002c6a:	4621      	mov	r1, r4
 8002c6c:	f7fd ffd4 	bl	8000c18 <__aeabi_d2f>
 8002c70:	4602      	mov	r2, r0
 8002c72:	4b13      	ldr	r3, [pc, #76]	; (8002cc0 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c74:	601a      	str	r2, [r3, #0]
	}

	float rotation_ratio = p + d + i;
 8002c76:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8002c7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c82:	4b0f      	ldr	r3, [pc, #60]	; (8002cc0 <_ZN9LineTrace8pidTraceEv+0x1b8>)
 8002c84:	edd3 7a00 	vldr	s15, [r3]
 8002c88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c8c:	edc7 7a02 	vstr	s15, [r7, #8]

	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002c9a:	edd7 0a02 	vldr	s1, [r7, #8]
 8002c9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002ca2:	4610      	mov	r0, r2
 8002ca4:	f002 fee4 	bl	8005a70 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002ca8:	4a06      	ldr	r2, [pc, #24]	; (8002cc4 <_ZN9LineTrace8pidTraceEv+0x1bc>)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6013      	str	r3, [r2, #0]

}
 8002cae:	bf00      	nop
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bdb0      	pop	{r4, r5, r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	d2f1a9fc 	.word	0xd2f1a9fc
 8002cbc:	3f50624d 	.word	0x3f50624d
 8002cc0:	20000214 	.word	0x20000214
 8002cc4:	20000210 	.word	0x20000210

08002cc8 <_ZN9LineTrace11loggerStartEv>:

// ---------------------------------------------------------------------------------------//
// -------------------------------------Logging-------------------------------------------//
// ---------------------------------------------------------------------------------------//
void LineTrace::loggerStart()
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
	encoder_->clearDistance10mm();
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fe fcb9 	bl	800164c <_ZN7Encoder17clearDistance10mmEv>
	odometry_->clearPotition();
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f002 f8da 	bl	8004e98 <_ZN8Odometry13clearPotitionEv>
	logger_->resetLogs2();
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	69db      	ldr	r3, [r3, #28]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f001 febc 	bl	8004a66 <_ZN6Logger10resetLogs2Ev>

	logging_flag_ = true;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f001 ff3d 	bl	8004b8a <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
}
 8002d18:	bf00      	nop
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <_ZN9LineTrace22storeCrossLineDistanceEv>:

void LineTrace::storeCrossLineDistance()
{
 8002d20:	b590      	push	{r4, r7, lr}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
	crossline_distance_[crossline_idx_] = encoder_->getTotalDistance();
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	695a      	ldr	r2, [r3, #20]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d32:	3318      	adds	r3, #24
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	461c      	mov	r4, r3
 8002d38:	4610      	mov	r0, r2
 8002d3a:	f7fe fc69 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 8002d3e:	eef0 7a40 	vmov.f32	s15, s0
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	f504 533c 	add.w	r3, r4, #12032	; 0x2f00
 8002d48:	3316      	adds	r3, #22
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4413      	add	r3, r2
 8002d4e:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx_++;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d58:	3318      	adds	r3, #24
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d66:	3318      	adds	r3, #24
 8002d68:	801a      	strh	r2, [r3, #0]

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d70:	3318      	adds	r3, #24
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	2b63      	cmp	r3, #99	; 0x63
 8002d76:	d905      	bls.n	8002d84 <_ZN9LineTrace22storeCrossLineDistanceEv+0x64>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d7e:	3318      	adds	r3, #24
 8002d80:	2263      	movs	r2, #99	; 0x63
 8002d82:	801a      	strh	r2, [r3, #0]
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd90      	pop	{r4, r7, pc}

08002d8c <_ZN9LineTrace23storeCrossLineDistance2Ev>:

void LineTrace::storeCrossLineDistance2()
{
 8002d8c:	b590      	push	{r4, r7, lr}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
	crossline_distance2_[crossline_idx2_] = encoder_->getTotalDistance();
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	695a      	ldr	r2, [r3, #20]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002d9e:	331a      	adds	r3, #26
 8002da0:	881b      	ldrh	r3, [r3, #0]
 8002da2:	461c      	mov	r4, r3
 8002da4:	4610      	mov	r0, r2
 8002da6:	f7fe fc33 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 8002daa:	eef0 7a40 	vmov.f32	s15, s0
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	f504 533d 	add.w	r3, r4, #12096	; 0x2f40
 8002db4:	333a      	adds	r3, #58	; 0x3a
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	4413      	add	r3, r2
 8002dba:	edc3 7a00 	vstr	s15, [r3]
	crossline_idx2_++;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dc4:	331a      	adds	r3, #26
 8002dc6:	881b      	ldrh	r3, [r3, #0]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dd2:	331a      	adds	r3, #26
 8002dd4:	801a      	strh	r2, [r3, #0]

	if(crossline_idx2_ >= CROSSLINE_SIZE) crossline_idx2_ = CROSSLINE_SIZE - 1;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ddc:	331a      	adds	r3, #26
 8002dde:	881b      	ldrh	r3, [r3, #0]
 8002de0:	2b63      	cmp	r3, #99	; 0x63
 8002de2:	d905      	bls.n	8002df0 <_ZN9LineTrace23storeCrossLineDistance2Ev+0x64>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002dea:	331a      	adds	r3, #26
 8002dec:	2263      	movs	r2, #99	; 0x63
 8002dee:	801a      	strh	r2, [r3, #0]
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd90      	pop	{r4, r7, pc}

08002df8 <_ZN9LineTrace21storeSideLineDistanceEv>:

void LineTrace::storeSideLineDistance()
{
 8002df8:	b590      	push	{r4, r7, lr}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
	sideline_distance_[sideline_idx_] = encoder_->getTotalDistance();
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	695a      	ldr	r2, [r3, #20]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e0a:	331c      	adds	r3, #28
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	461c      	mov	r4, r3
 8002e10:	4610      	mov	r0, r2
 8002e12:	f7fe fbfd 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 8002e16:	eef0 7a40 	vmov.f32	s15, s0
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	f504 533f 	add.w	r3, r4, #12224	; 0x2fc0
 8002e20:	331e      	adds	r3, #30
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	4413      	add	r3, r2
 8002e26:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx_++;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e30:	331c      	adds	r3, #28
 8002e32:	881b      	ldrh	r3, [r3, #0]
 8002e34:	3301      	adds	r3, #1
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e3e:	331c      	adds	r3, #28
 8002e40:	801a      	strh	r2, [r3, #0]

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e48:	331c      	adds	r3, #28
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002e50:	d306      	bcc.n	8002e60 <_ZN9LineTrace21storeSideLineDistanceEv+0x68>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e58:	331c      	adds	r3, #28
 8002e5a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002e5e:	801a      	strh	r2, [r3, #0]
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd90      	pop	{r4, r7, pc}

08002e68 <_ZN9LineTrace22storeSideLineDistance2Ev>:

void LineTrace::storeSideLineDistance2()
{
 8002e68:	b590      	push	{r4, r7, lr}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
	sideline_distance2_[sideline_idx2_] = encoder_->getTotalDistance();
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	695a      	ldr	r2, [r3, #20]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002e7a:	331e      	adds	r3, #30
 8002e7c:	881b      	ldrh	r3, [r3, #0]
 8002e7e:	461c      	mov	r4, r3
 8002e80:	4610      	mov	r0, r2
 8002e82:	f7fe fbc5 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 8002e86:	eef0 7a40 	vmov.f32	s15, s0
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	f504 5347 	add.w	r3, r4, #12736	; 0x31c0
 8002e90:	3312      	adds	r3, #18
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	edc3 7a00 	vstr	s15, [r3]
	sideline_idx2_++;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ea0:	331e      	adds	r3, #30
 8002ea2:	881b      	ldrh	r3, [r3, #0]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002eae:	331e      	adds	r3, #30
 8002eb0:	801a      	strh	r2, [r3, #0]

	if(sideline_idx2_ >= SIDELINE_SIZE) sideline_idx2_ = SIDELINE_SIZE - 1;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002eb8:	331e      	adds	r3, #30
 8002eba:	881b      	ldrh	r3, [r3, #0]
 8002ebc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ec0:	d306      	bcc.n	8002ed0 <_ZN9LineTrace22storeSideLineDistance2Ev+0x68>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ec8:	331e      	adds	r3, #30
 8002eca:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002ece:	801a      	strh	r2, [r3, #0]
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd90      	pop	{r4, r7, pc}

08002ed8 <_ZN9LineTrace9storeLogsEv>:
	if(all_sideline_idx_ >= SIDELINE_SIZE) all_sideline_idx_ = SIDELINE_SIZE - 1;
}
*/

void LineTrace::storeLogs()
{
 8002ed8:	b590      	push	{r4, r7, lr}
 8002eda:	ed2d 8b02 	vpush	{d8}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true){
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d046      	beq.n	8002f7c <_ZN9LineTrace9storeLogsEv+0xa4>
		if(mode_selector_ == FIRST_RUNNING)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8002ef4:	3354      	adds	r3, #84	; 0x54
 8002ef6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d11c      	bne.n	8002f38 <_ZN9LineTrace9storeLogsEv+0x60>
			logger_->storeDistanceAndTheta(encoder_->getDistance10mm(), odometry_->getTheta());
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69dc      	ldr	r4, [r3, #28]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe fb73 	bl	80015f2 <_ZN7Encoder15getDistance10mmEv>
 8002f0c:	eeb0 8a40 	vmov.f32	s16, s0
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f001 ffae 	bl	8004e76 <_ZN8Odometry8getThetaEv>
 8002f1a:	ec53 2b10 	vmov	r2, r3, d0
 8002f1e:	4610      	mov	r0, r2
 8002f20:	4619      	mov	r1, r3
 8002f22:	f7fd fe79 	bl	8000c18 <__aeabi_d2f>
 8002f26:	4603      	mov	r3, r0
 8002f28:	ee00 3a90 	vmov	s1, r3
 8002f2c:	eeb0 0a48 	vmov.f32	s0, s16
 8002f30:	4620      	mov	r0, r4
 8002f32:	f001 fc57 	bl	80047e4 <_ZN6Logger21storeDistanceAndThetaEff>
 8002f36:	e01b      	b.n	8002f70 <_ZN9LineTrace9storeLogsEv+0x98>
		else
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());
			logger_->storeDistanceAndTheta2(encoder_->getTotalDistance(), odometry_->getTheta());
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69dc      	ldr	r4, [r3, #28]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fe fb65 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 8002f46:	eeb0 8a40 	vmov.f32	s16, s0
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f001 ff91 	bl	8004e76 <_ZN8Odometry8getThetaEv>
 8002f54:	ec53 2b10 	vmov	r2, r3, d0
 8002f58:	4610      	mov	r0, r2
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	f7fd fe5c 	bl	8000c18 <__aeabi_d2f>
 8002f60:	4603      	mov	r3, r0
 8002f62:	ee00 3a90 	vmov	s1, r3
 8002f66:	eeb0 0a48 	vmov.f32	s0, s16
 8002f6a:	4620      	mov	r0, r4
 8002f6c:	f001 fc83 	bl	8004876 <_ZN6Logger22storeDistanceAndTheta2Eff>
			//logger_->storeDistanceAndTheta2(encoder_->getDistance10mm(), odometry_->getTheta());

		mon_store_cnt++;
 8002f70:	4b05      	ldr	r3, [pc, #20]	; (8002f88 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8002f72:	881b      	ldrh	r3, [r3, #0]
 8002f74:	3301      	adds	r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	4b03      	ldr	r3, [pc, #12]	; (8002f88 <_ZN9LineTrace9storeLogsEv+0xb0>)
 8002f7a:	801a      	strh	r2, [r3, #0]
	}
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	ecbd 8b02 	vpop	{d8}
 8002f86:	bd90      	pop	{r4, r7, pc}
 8002f88:	20000204 	.word	0x20000204

08002f8c <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>:

// ---------------------------------------------------------------------------------------------------//
// ----------------------------------Position correction----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::correctionTotalDistanceFromCrossLine()
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
			break;
		}
	}
	*/

	while(crossline_idx_ <= CROSSLINE_SIZE){
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002f9a:	3318      	adds	r3, #24
 8002f9c:	881b      	ldrh	r3, [r3, #0]
 8002f9e:	2b64      	cmp	r3, #100	; 0x64
 8002fa0:	d85a      	bhi.n	8003058 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		float temp_crossline_distance = crossline_distance_[crossline_idx_];
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002fa8:	3318      	adds	r3, #24
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8002fb2:	3316      	adds	r3, #22
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	4413      	add	r3, r2
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	60fb      	str	r3, [r7, #12]
		float diff = abs(temp_crossline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	695b      	ldr	r3, [r3, #20]
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7fe fb25 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 8002fc6:	eeb0 7a40 	vmov.f32	s14, s0
 8002fca:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002fd2:	eeb0 0a67 	vmov.f32	s0, s15
 8002fd6:	f7ff fc23 	bl	8002820 <_ZSt3absf>
 8002fda:	ed87 0a02 	vstr	s0, [r7, #8]
		if(diff <= 250){
 8002fde:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fe2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800307c <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xf0>
 8002fe6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fee:	d826      	bhi.n	800303e <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xb2>
			correction_check_cnt_ = 0;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8002ff6:	3338      	adds	r3, #56	; 0x38
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(crossline_distance_[crossline_idx_] / DISTANCE_CORRECTION_CONST);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6959      	ldr	r1, [r3, #20]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003006:	3318      	adds	r3, #24
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8003010:	3316      	adds	r3, #22
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	edd3 7a00 	vldr	s15, [r3]
 800301a:	eeb0 0a67 	vmov.f32	s0, s15
 800301e:	4608      	mov	r0, r1
 8003020:	f7fe fb05 	bl	800162e <_ZN7Encoder16setTotalDistanceEf>
			crossline_idx_++;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800302a:	3318      	adds	r3, #24
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	3301      	adds	r3, #1
 8003030:	b29a      	uxth	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003038:	3318      	adds	r3, #24
 800303a:	801a      	strh	r2, [r3, #0]
			break;
 800303c:	e00c      	b.n	8003058 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xcc>
		}
		crossline_idx_++;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003044:	3318      	adds	r3, #24
 8003046:	881b      	ldrh	r3, [r3, #0]
 8003048:	3301      	adds	r3, #1
 800304a:	b29a      	uxth	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003052:	3318      	adds	r3, #24
 8003054:	801a      	strh	r2, [r3, #0]
	while(crossline_idx_ <= CROSSLINE_SIZE){
 8003056:	e79d      	b.n	8002f94 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0x8>
	}

	if(crossline_idx_ >= CROSSLINE_SIZE) crossline_idx_ = CROSSLINE_SIZE - 1;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800305e:	3318      	adds	r3, #24
 8003060:	881b      	ldrh	r3, [r3, #0]
 8003062:	2b63      	cmp	r3, #99	; 0x63
 8003064:	d905      	bls.n	8003072 <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv+0xe6>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800306c:	3318      	adds	r3, #24
 800306e:	2263      	movs	r2, #99	; 0x63
 8003070:	801a      	strh	r2, [r3, #0]

}
 8003072:	bf00      	nop
 8003074:	3710      	adds	r7, #16
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	437a0000 	.word	0x437a0000

08003080 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>:

void LineTrace::correctionTotalDistanceFromSideMarker()
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b086      	sub	sp, #24
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]

	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8003088:	2300      	movs	r3, #0
 800308a:	82fb      	strh	r3, [r7, #22]
 800308c:	8afb      	ldrh	r3, [r7, #22]
 800308e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003092:	d23d      	bcs.n	8003110 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
		float temp_sideline_distance = sideline_distance_[i];
 8003094:	8afb      	ldrh	r3, [r7, #22]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 800309c:	331e      	adds	r3, #30
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	4413      	add	r3, r2
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	613b      	str	r3, [r7, #16]
		float diff = abs(temp_sideline_distance - (encoder_->getTotalDistance() / DISTANCE_CORRECTION_CONST));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7fe fab0 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 80030b0:	eeb0 7a40 	vmov.f32	s14, s0
 80030b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80030b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80030bc:	eeb0 0a67 	vmov.f32	s0, s15
 80030c0:	f7ff fbae 	bl	8002820 <_ZSt3absf>
 80030c4:	ed87 0a03 	vstr	s0, [r7, #12]
		if(diff <= 230){
 80030c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80030cc:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003138 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xb8>
 80030d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d8:	d816      	bhi.n	8003108 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x88>
			correction_check_cnt_ = 0;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80030e0:	3338      	adds	r3, #56	; 0x38
 80030e2:	2200      	movs	r2, #0
 80030e4:	801a      	strh	r2, [r3, #0]
			encoder_->setTotalDistance(sideline_distance_[i] / DISTANCE_CORRECTION_CONST);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6959      	ldr	r1, [r3, #20]
 80030ea:	8afb      	ldrh	r3, [r7, #22]
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	f503 533f 	add.w	r3, r3, #12224	; 0x2fc0
 80030f2:	331e      	adds	r3, #30
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	4413      	add	r3, r2
 80030f8:	edd3 7a00 	vldr	s15, [r3]
 80030fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003100:	4608      	mov	r0, r1
 8003102:	f7fe fa94 	bl	800162e <_ZN7Encoder16setTotalDistanceEf>
			break;
 8003106:	e003      	b.n	8003110 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0x90>
	for(uint16_t i = 0; i < SIDELINE_SIZE; i++){
 8003108:	8afb      	ldrh	r3, [r7, #22]
 800310a:	3301      	adds	r3, #1
 800310c:	82fb      	strh	r3, [r7, #22]
 800310e:	e7bd      	b.n	800308c <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xc>
		}
		sideline_idx_++;
	}
	*/

	if(sideline_idx_ >= SIDELINE_SIZE) sideline_idx_ = SIDELINE_SIZE - 1;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003116:	331c      	adds	r3, #28
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800311e:	d306      	bcc.n	800312e <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv+0xae>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003126:	331c      	adds	r3, #28
 8003128:	f240 12f3 	movw	r2, #499	; 0x1f3
 800312c:	801a      	strh	r2, [r3, #0]

}
 800312e:	bf00      	nop
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	43660000 	.word	0x43660000

0800313c <_ZN9LineTrace15radius2VelocityEf>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------ Acceleration / deceleration processing------------------------------------//
// ---------------------------------------------------------------------------------------------------//
float LineTrace::radius2Velocity(float radius)
{
 800313c:	b480      	push	{r7}
 800313e:	b085      	sub	sp, #20
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	ed87 0a00 	vstr	s0, [r7]
		else if(radius < 800) velocity = 1.7;
		else if(radius < 1400) velocity = 2.0;
		else velocity = max_velocity_;
	}
	*/
	if(mode_selector_ == SECOND_RUNNING){
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800314e:	3354      	adds	r3, #84	; 0x54
 8003150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d144      	bne.n	80031e2 <_ZN9LineTrace15radius2VelocityEf+0xa6>
		if(radius < 400) velocity = min_velocity_;
 8003158:	edd7 7a00 	vldr	s15, [r7]
 800315c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003294 <_ZN9LineTrace15radius2VelocityEf+0x158>
 8003160:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003168:	d504      	bpl.n	8003174 <_ZN9LineTrace15radius2VelocityEf+0x38>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003170:	60fb      	str	r3, [r7, #12]
 8003172:	e084      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.5;
 8003174:	edd7 7a00 	vldr	s15, [r7]
 8003178:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003298 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 800317c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003184:	d503      	bpl.n	800318e <_ZN9LineTrace15radius2VelocityEf+0x52>
 8003186:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	e077      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 800318e:	edd7 7a00 	vldr	s15, [r7]
 8003192:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800329c <_ZN9LineTrace15radius2VelocityEf+0x160>
 8003196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800319a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319e:	d503      	bpl.n	80031a8 <_ZN9LineTrace15radius2VelocityEf+0x6c>
 80031a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031a4:	60fb      	str	r3, [r7, #12]
 80031a6:	e06a      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 80031a8:	edd7 7a00 	vldr	s15, [r7]
 80031ac:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80032a0 <_ZN9LineTrace15radius2VelocityEf+0x164>
 80031b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b8:	d502      	bpl.n	80031c0 <_ZN9LineTrace15radius2VelocityEf+0x84>
 80031ba:	4b3a      	ldr	r3, [pc, #232]	; (80032a4 <_ZN9LineTrace15radius2VelocityEf+0x168>)
 80031bc:	60fb      	str	r3, [r7, #12]
 80031be:	e05e      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 80031c0:	edd7 7a00 	vldr	s15, [r7]
 80031c4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80032a8 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 80031c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d0:	d502      	bpl.n	80031d8 <_ZN9LineTrace15radius2VelocityEf+0x9c>
 80031d2:	4b36      	ldr	r3, [pc, #216]	; (80032ac <_ZN9LineTrace15radius2VelocityEf+0x170>)
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	e052      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity_;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80031de:	60fb      	str	r3, [r7, #12]
 80031e0:	e04d      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
	}

	else if(mode_selector_ == THIRD_RUNNING){
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80031e8:	3354      	adds	r3, #84	; 0x54
 80031ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d143      	bne.n	800327a <_ZN9LineTrace15radius2VelocityEf+0x13e>
		if(radius < 400) velocity = min_velocity2_;
 80031f2:	edd7 7a00 	vldr	s15, [r7]
 80031f6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003294 <_ZN9LineTrace15radius2VelocityEf+0x158>
 80031fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003202:	d504      	bpl.n	800320e <_ZN9LineTrace15radius2VelocityEf+0xd2>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800320a:	60fb      	str	r3, [r7, #12]
 800320c:	e037      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 500) velocity = 1.7;
 800320e:	edd7 7a00 	vldr	s15, [r7]
 8003212:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003298 <_ZN9LineTrace15radius2VelocityEf+0x15c>
 8003216:	eef4 7ac7 	vcmpe.f32	s15, s14
 800321a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321e:	d502      	bpl.n	8003226 <_ZN9LineTrace15radius2VelocityEf+0xea>
 8003220:	4b23      	ldr	r3, [pc, #140]	; (80032b0 <_ZN9LineTrace15radius2VelocityEf+0x174>)
 8003222:	60fb      	str	r3, [r7, #12]
 8003224:	e02b      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 650) velocity = 2.0;
 8003226:	edd7 7a00 	vldr	s15, [r7]
 800322a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800329c <_ZN9LineTrace15radius2VelocityEf+0x160>
 800322e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003236:	d503      	bpl.n	8003240 <_ZN9LineTrace15radius2VelocityEf+0x104>
 8003238:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	e01e      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 1500) velocity = 2.5;
 8003240:	edd7 7a00 	vldr	s15, [r7]
 8003244:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80032a0 <_ZN9LineTrace15radius2VelocityEf+0x164>
 8003248:	eef4 7ac7 	vcmpe.f32	s15, s14
 800324c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003250:	d502      	bpl.n	8003258 <_ZN9LineTrace15radius2VelocityEf+0x11c>
 8003252:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <_ZN9LineTrace15radius2VelocityEf+0x168>)
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	e012      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else if(radius < 2000) velocity = 3.0;
 8003258:	edd7 7a00 	vldr	s15, [r7]
 800325c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80032a8 <_ZN9LineTrace15radius2VelocityEf+0x16c>
 8003260:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003268:	d502      	bpl.n	8003270 <_ZN9LineTrace15radius2VelocityEf+0x134>
 800326a:	4b10      	ldr	r3, [pc, #64]	; (80032ac <_ZN9LineTrace15radius2VelocityEf+0x170>)
 800326c:	60fb      	str	r3, [r7, #12]
 800326e:	e006      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
		else velocity = max_velocity2_;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	e001      	b.n	800327e <_ZN9LineTrace15radius2VelocityEf+0x142>
	}
	else velocity = 1.3;
 800327a:	4b0e      	ldr	r3, [pc, #56]	; (80032b4 <_ZN9LineTrace15radius2VelocityEf+0x178>)
 800327c:	60fb      	str	r3, [r7, #12]

	return velocity;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	ee07 3a90 	vmov	s15, r3
}
 8003284:	eeb0 0a67 	vmov.f32	s0, s15
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	43c80000 	.word	0x43c80000
 8003298:	43fa0000 	.word	0x43fa0000
 800329c:	44228000 	.word	0x44228000
 80032a0:	44bb8000 	.word	0x44bb8000
 80032a4:	40200000 	.word	0x40200000
 80032a8:	44fa0000 	.word	0x44fa0000
 80032ac:	40400000 	.word	0x40400000
 80032b0:	3fd9999a 	.word	0x3fd9999a
 80032b4:	3fa66666 	.word	0x3fa66666

080032b8 <_ZN9LineTrace20decelerateProcessingEfPKf>:

	return a * exp(b * radius) + c * exp(d * radius);
}

void LineTrace::decelerateProcessing(const float am, const float *p_distance)
{
 80032b8:	b5b0      	push	{r4, r5, r7, lr}
 80032ba:	b088      	sub	sp, #32
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80032c4:	6079      	str	r1, [r7, #4]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 80032c6:	f241 736f 	movw	r3, #5999	; 0x176f
 80032ca:	83fb      	strh	r3, [r7, #30]
 80032cc:	8bfb      	ldrh	r3, [r7, #30]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f000 808d 	beq.w	80033ee <_ZN9LineTrace20decelerateProcessingEfPKf+0x136>
		float v_diff = velocity_table_[i-1] - velocity_table_[i];
 80032d4:	8bfb      	ldrh	r3, [r7, #30]
 80032d6:	3b01      	subs	r3, #1
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80032de:	3304      	adds	r3, #4
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	4413      	add	r3, r2
 80032e4:	ed93 7a00 	vldr	s14, [r3]
 80032e8:	8bfb      	ldrh	r3, [r7, #30]
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80032f0:	3304      	adds	r3, #4
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	4413      	add	r3, r2
 80032f6:	edd3 7a00 	vldr	s15, [r3]
 80032fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032fe:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 8003302:	edd7 7a06 	vldr	s15, [r7, #24]
 8003306:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800330a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330e:	dd6a      	ble.n	80033e6 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
			float t = p_distance[i]*1e-3 / v_diff;
 8003310:	8bfb      	ldrh	r3, [r7, #30]
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	4413      	add	r3, r2
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4618      	mov	r0, r3
 800331c:	f7fd f92c 	bl	8000578 <__aeabi_f2d>
 8003320:	a335      	add	r3, pc, #212	; (adr r3, 80033f8 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 8003322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003326:	f7fd f97f 	bl	8000628 <__aeabi_dmul>
 800332a:	4603      	mov	r3, r0
 800332c:	460c      	mov	r4, r1
 800332e:	4625      	mov	r5, r4
 8003330:	461c      	mov	r4, r3
 8003332:	69b8      	ldr	r0, [r7, #24]
 8003334:	f7fd f920 	bl	8000578 <__aeabi_f2d>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	4620      	mov	r0, r4
 800333e:	4629      	mov	r1, r5
 8003340:	f7fd fa9c 	bl	800087c <__aeabi_ddiv>
 8003344:	4603      	mov	r3, r0
 8003346:	460c      	mov	r4, r1
 8003348:	4618      	mov	r0, r3
 800334a:	4621      	mov	r1, r4
 800334c:	f7fd fc64 	bl	8000c18 <__aeabi_d2f>
 8003350:	4603      	mov	r3, r0
 8003352:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 8003354:	edd7 6a06 	vldr	s13, [r7, #24]
 8003358:	ed97 7a05 	vldr	s14, [r7, #20]
 800335c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003360:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 8003364:	ed97 7a04 	vldr	s14, [r7, #16]
 8003368:	edd7 7a02 	vldr	s15, [r7, #8]
 800336c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003374:	dd37      	ble.n	80033e6 <_ZN9LineTrace20decelerateProcessingEfPKf+0x12e>
				velocity_table_[i-1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 8003376:	8bfb      	ldrh	r3, [r7, #30]
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 800337e:	3304      	adds	r3, #4
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4618      	mov	r0, r3
 8003388:	f7fd f8f6 	bl	8000578 <__aeabi_f2d>
 800338c:	4604      	mov	r4, r0
 800338e:	460d      	mov	r5, r1
 8003390:	8bfb      	ldrh	r3, [r7, #30]
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	4413      	add	r3, r2
 8003398:	ed93 7a00 	vldr	s14, [r3]
 800339c:	edd7 7a02 	vldr	s15, [r7, #8]
 80033a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a4:	ee17 0a90 	vmov	r0, s15
 80033a8:	f7fd f8e6 	bl	8000578 <__aeabi_f2d>
 80033ac:	a312      	add	r3, pc, #72	; (adr r3, 80033f8 <_ZN9LineTrace20decelerateProcessingEfPKf+0x140>)
 80033ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b2:	f7fd f939 	bl	8000628 <__aeabi_dmul>
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	4620      	mov	r0, r4
 80033bc:	4629      	mov	r1, r5
 80033be:	f7fc ff7d 	bl	80002bc <__adddf3>
 80033c2:	4603      	mov	r3, r0
 80033c4:	460c      	mov	r4, r1
 80033c6:	4619      	mov	r1, r3
 80033c8:	4622      	mov	r2, r4
 80033ca:	8bfb      	ldrh	r3, [r7, #30]
 80033cc:	1e5c      	subs	r4, r3, #1
 80033ce:	4608      	mov	r0, r1
 80033d0:	4611      	mov	r1, r2
 80033d2:	f7fd fc21 	bl	8000c18 <__aeabi_d2f>
 80033d6:	4601      	mov	r1, r0
 80033d8:	68fa      	ldr	r2, [r7, #12]
 80033da:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80033de:	3304      	adds	r3, #4
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	6019      	str	r1, [r3, #0]
	for(uint16_t i = LOG_DATA_SIZE_DIS - 1; i >= 1; i--){
 80033e6:	8bfb      	ldrh	r3, [r7, #30]
 80033e8:	3b01      	subs	r3, #1
 80033ea:	83fb      	strh	r3, [r7, #30]
 80033ec:	e76e      	b.n	80032cc <_ZN9LineTrace20decelerateProcessingEfPKf+0x14>
			}

		}
	}

}
 80033ee:	bf00      	nop
 80033f0:	3720      	adds	r7, #32
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bdb0      	pop	{r4, r5, r7, pc}
 80033f6:	bf00      	nop
 80033f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80033fc:	3f50624d 	.word	0x3f50624d

08003400 <_ZN9LineTrace20accelerateProcessingEfPKf>:

void LineTrace::accelerateProcessing(const float am, const float *p_distance)
{
 8003400:	b5b0      	push	{r4, r5, r7, lr}
 8003402:	b088      	sub	sp, #32
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	ed87 0a02 	vstr	s0, [r7, #8]
 800340c:	6079      	str	r1, [r7, #4]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 800340e:	2300      	movs	r3, #0
 8003410:	83fb      	strh	r3, [r7, #30]
 8003412:	8bfb      	ldrh	r3, [r7, #30]
 8003414:	f241 726f 	movw	r2, #5999	; 0x176f
 8003418:	4293      	cmp	r3, r2
 800341a:	f200 808d 	bhi.w	8003538 <_ZN9LineTrace20accelerateProcessingEfPKf+0x138>
		float v_diff = velocity_table_[i+1] - velocity_table_[i];
 800341e:	8bfb      	ldrh	r3, [r7, #30]
 8003420:	3301      	adds	r3, #1
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003428:	3304      	adds	r3, #4
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	ed93 7a00 	vldr	s14, [r3]
 8003432:	8bfb      	ldrh	r3, [r7, #30]
 8003434:	68fa      	ldr	r2, [r7, #12]
 8003436:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 800343a:	3304      	adds	r3, #4
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4413      	add	r3, r2
 8003440:	edd3 7a00 	vldr	s15, [r3]
 8003444:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003448:	edc7 7a06 	vstr	s15, [r7, #24]

		if(v_diff > 0){
 800344c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003450:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003458:	dd6a      	ble.n	8003530 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
			float t = p_distance[i]*1e-3 / v_diff;
 800345a:	8bfb      	ldrh	r3, [r7, #30]
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	4413      	add	r3, r2
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4618      	mov	r0, r3
 8003466:	f7fd f887 	bl	8000578 <__aeabi_f2d>
 800346a:	a335      	add	r3, pc, #212	; (adr r3, 8003540 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 800346c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003470:	f7fd f8da 	bl	8000628 <__aeabi_dmul>
 8003474:	4603      	mov	r3, r0
 8003476:	460c      	mov	r4, r1
 8003478:	4625      	mov	r5, r4
 800347a:	461c      	mov	r4, r3
 800347c:	69b8      	ldr	r0, [r7, #24]
 800347e:	f7fd f87b 	bl	8000578 <__aeabi_f2d>
 8003482:	4602      	mov	r2, r0
 8003484:	460b      	mov	r3, r1
 8003486:	4620      	mov	r0, r4
 8003488:	4629      	mov	r1, r5
 800348a:	f7fd f9f7 	bl	800087c <__aeabi_ddiv>
 800348e:	4603      	mov	r3, r0
 8003490:	460c      	mov	r4, r1
 8003492:	4618      	mov	r0, r3
 8003494:	4621      	mov	r1, r4
 8003496:	f7fd fbbf 	bl	8000c18 <__aeabi_d2f>
 800349a:	4603      	mov	r3, r0
 800349c:	617b      	str	r3, [r7, #20]
			float a = v_diff / t;
 800349e:	edd7 6a06 	vldr	s13, [r7, #24]
 80034a2:	ed97 7a05 	vldr	s14, [r7, #20]
 80034a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034aa:	edc7 7a04 	vstr	s15, [r7, #16]
			if(a > am){
 80034ae:	ed97 7a04 	vldr	s14, [r7, #16]
 80034b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80034b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034be:	dd37      	ble.n	8003530 <_ZN9LineTrace20accelerateProcessingEfPKf+0x130>
				velocity_table_[i+1] = velocity_table_[i] + am * p_distance[i]*1e-3;
 80034c0:	8bfb      	ldrh	r3, [r7, #30]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 80034c8:	3304      	adds	r3, #4
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4413      	add	r3, r2
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7fd f851 	bl	8000578 <__aeabi_f2d>
 80034d6:	4604      	mov	r4, r0
 80034d8:	460d      	mov	r5, r1
 80034da:	8bfb      	ldrh	r3, [r7, #30]
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	4413      	add	r3, r2
 80034e2:	ed93 7a00 	vldr	s14, [r3]
 80034e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80034ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ee:	ee17 0a90 	vmov	r0, s15
 80034f2:	f7fd f841 	bl	8000578 <__aeabi_f2d>
 80034f6:	a312      	add	r3, pc, #72	; (adr r3, 8003540 <_ZN9LineTrace20accelerateProcessingEfPKf+0x140>)
 80034f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fc:	f7fd f894 	bl	8000628 <__aeabi_dmul>
 8003500:	4602      	mov	r2, r0
 8003502:	460b      	mov	r3, r1
 8003504:	4620      	mov	r0, r4
 8003506:	4629      	mov	r1, r5
 8003508:	f7fc fed8 	bl	80002bc <__adddf3>
 800350c:	4603      	mov	r3, r0
 800350e:	460c      	mov	r4, r1
 8003510:	4619      	mov	r1, r3
 8003512:	4622      	mov	r2, r4
 8003514:	8bfb      	ldrh	r3, [r7, #30]
 8003516:	1c5c      	adds	r4, r3, #1
 8003518:	4608      	mov	r0, r1
 800351a:	4611      	mov	r1, r2
 800351c:	f7fd fb7c 	bl	8000c18 <__aeabi_d2f>
 8003520:	4601      	mov	r1, r0
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8003528:	3304      	adds	r3, #4
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4413      	add	r3, r2
 800352e:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= LOG_DATA_SIZE_DIS - 1; i++){
 8003530:	8bfb      	ldrh	r3, [r7, #30]
 8003532:	3301      	adds	r3, #1
 8003534:	83fb      	strh	r3, [r7, #30]
 8003536:	e76c      	b.n	8003412 <_ZN9LineTrace20accelerateProcessingEfPKf+0x12>
			}

		}
	}

}
 8003538:	bf00      	nop
 800353a:	3720      	adds	r7, #32
 800353c:	46bd      	mov	sp, r7
 800353e:	bdb0      	pop	{r4, r5, r7, pc}
 8003540:	d2f1a9fc 	.word	0xd2f1a9fc
 8003544:	3f50624d 	.word	0x3f50624d

08003548 <_ZN9LineTrace17startVelocityPlayEv>:

void LineTrace::startVelocityPlay()
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalDistance();
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	695b      	ldr	r3, [r3, #20]
 8003554:	4618      	mov	r0, r3
 8003556:	f7fe f887 	bl	8001668 <_ZN7Encoder18clearTotalDistanceEv>
	velocity_play_flag_ = true;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003560:	3350      	adds	r3, #80	; 0x50
 8003562:	2201      	movs	r2, #1
 8003564:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800356c:	3352      	adds	r3, #82	; 0x52
 800356e:	2200      	movs	r2, #0
 8003570:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003578:	330c      	adds	r3, #12
 800357a:	f04f 0200 	mov.w	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
}
 8003580:	bf00      	nop
 8003582:	3708      	adds	r7, #8
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}

08003588 <_ZN9LineTrace16stopVelocityPlayEv>:

void LineTrace::stopVelocityPlay()
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
	velocity_play_flag_ = false;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003596:	3350      	adds	r3, #80	; 0x50
 8003598:	2200      	movs	r2, #0
 800359a:	701a      	strb	r2, [r3, #0]
	velocity_table_idx_ = 0;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035a2:	3352      	adds	r3, #82	; 0x52
 80035a4:	2200      	movs	r2, #0
 80035a6:	801a      	strh	r2, [r3, #0]
	ref_distance_ = 0;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80035ae:	330c      	adds	r3, #12
 80035b0:	f04f 0200 	mov.w	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <_ZN9LineTrace20updateTargetVelocityEv>:

void LineTrace::updateTargetVelocity()
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b082      	sub	sp, #8
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
	if(velocity_play_flag_ == true){
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80035d0:	3350      	adds	r3, #80	; 0x50
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d05e      	beq.n	8003696 <_ZN9LineTrace20updateTargetVelocityEv+0xd4>
		while(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
			velocity_table_idx_++;
		}
		*/
		if(encoder_->getTotalDistance() * DISTANCE_CORRECTION_CONST >= ref_distance_){
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	695b      	ldr	r3, [r3, #20]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7fe f817 	bl	8001610 <_ZN7Encoder16getTotalDistanceEv>
 80035e2:	eeb0 7a40 	vmov.f32	s14, s0
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80035ec:	330c      	adds	r3, #12
 80035ee:	edd3 7a00 	vldr	s15, [r3]
 80035f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fa:	bfac      	ite	ge
 80035fc:	2301      	movge	r3, #1
 80035fe:	2300      	movlt	r3, #0
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d025      	beq.n	8003652 <_ZN9LineTrace20updateTargetVelocityEv+0x90>
			ref_distance_ += ref_delta_distances_[velocity_table_idx_];
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800360c:	330c      	adds	r3, #12
 800360e:	ed93 7a00 	vldr	s14, [r3]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003618:	3352      	adds	r3, #82	; 0x52
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	3332      	adds	r3, #50	; 0x32
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	3304      	adds	r3, #4
 8003626:	edd3 7a00 	vldr	s15, [r3]
 800362a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8003634:	330c      	adds	r3, #12
 8003636:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx_++;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003640:	3352      	adds	r3, #82	; 0x52
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	3301      	adds	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800364e:	3352      	adds	r3, #82	; 0x52
 8003650:	801a      	strh	r2, [r3, #0]
		}

		if(velocity_table_idx_ >= LOG_DATA_SIZE_DIS) velocity_table_idx_ = LOG_DATA_SIZE_DIS - 1;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003658:	3352      	adds	r3, #82	; 0x52
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	f241 726f 	movw	r2, #5999	; 0x176f
 8003660:	4293      	cmp	r3, r2
 8003662:	d906      	bls.n	8003672 <_ZN9LineTrace20updateTargetVelocityEv+0xb0>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800366a:	3352      	adds	r3, #82	; 0x52
 800366c:	f241 726f 	movw	r2, #5999	; 0x176f
 8003670:	801a      	strh	r2, [r3, #0]

		setTargetVelocity(velocity_table_[velocity_table_idx_]);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003678:	3352      	adds	r3, #82	; 0x52
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	f503 53bd 	add.w	r3, r3, #6048	; 0x17a0
 8003682:	3304      	adds	r3, #4
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4413      	add	r3, r2
 8003688:	edd3 7a00 	vldr	s15, [r3]
 800368c:	eeb0 0a67 	vmov.f32	s0, s15
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 fae8 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
		mon_vel_idx = velocity_table_idx_;
		mon_tar_vel = velocity_table_[velocity_table_idx_];
		*/

	}
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <_ZN9LineTrace16isTargetDistanceEf>:

bool LineTrace::isTargetDistance(float target_distance)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b084      	sub	sp, #16
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	6078      	str	r0, [r7, #4]
 80036a6:	ed87 0a00 	vstr	s0, [r7]
	bool ret = false;
 80036aa:	2300      	movs	r3, #0
 80036ac:	73fb      	strb	r3, [r7, #15]
	if(encoder_->getDistance10mm() >= target_distance){
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7fd ff9d 	bl	80015f2 <_ZN7Encoder15getDistance10mmEv>
 80036b8:	eeb0 7a40 	vmov.f32	s14, s0
 80036bc:	edd7 7a00 	vldr	s15, [r7]
 80036c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c8:	bf94      	ite	ls
 80036ca:	2301      	movls	r3, #1
 80036cc:	2300      	movhi	r3, #0
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <_ZN9LineTrace16isTargetDistanceEf+0x3a>
		ret = true;
 80036d4:	2301      	movs	r3, #1
 80036d6:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 80036d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
	...

080036e4 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
	static uint16_t cnt = 0;
	float sensor_edge_val_l = (line_sensor_->sensor[3] + line_sensor_->sensor[4]) / 2;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	ed93 7ab3 	vldr	s14, [r3, #716]	; 0x2cc
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 80036fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003700:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003704:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003708:	edc7 7a03 	vstr	s15, [r7, #12]
	float sensor_edge_val_r = (line_sensor_->sensor[9] + line_sensor_->sensor[10]) / 2;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	ed93 7ab9 	vldr	s14, [r3, #740]	; 0x2e4
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 800371c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003720:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003724:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003728:	edc7 7a02 	vstr	s15, [r7, #8]
	static bool flag = false;
	static bool white_flag = false;
	mon_ave_l = sensor_edge_val_l;
 800372c:	4a49      	ldr	r2, [pc, #292]	; (8003854 <_ZN9LineTrace11isCrossLineEv+0x170>)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6013      	str	r3, [r2, #0]
	mon_ave_r = sensor_edge_val_r;
 8003732:	4a49      	ldr	r2, [pc, #292]	; (8003858 <_ZN9LineTrace11isCrossLineEv+0x174>)
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	6013      	str	r3, [r2, #0]

	if(white_flag == false){
 8003738:	4b48      	ldr	r3, [pc, #288]	; (800385c <_ZN9LineTrace11isCrossLineEv+0x178>)
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	f083 0301 	eor.w	r3, r3, #1
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b00      	cmp	r3, #0
 8003744:	d057      	beq.n	80037f6 <_ZN9LineTrace11isCrossLineEv+0x112>
		if(sensor_edge_val_l < 650 && sensor_edge_val_r < 650){
 8003746:	edd7 7a03 	vldr	s15, [r7, #12]
 800374a:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8003860 <_ZN9LineTrace11isCrossLineEv+0x17c>
 800374e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003756:	d50f      	bpl.n	8003778 <_ZN9LineTrace11isCrossLineEv+0x94>
 8003758:	edd7 7a02 	vldr	s15, [r7, #8]
 800375c:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003860 <_ZN9LineTrace11isCrossLineEv+0x17c>
 8003760:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003768:	d506      	bpl.n	8003778 <_ZN9LineTrace11isCrossLineEv+0x94>
			cnt++;
 800376a:	4b3e      	ldr	r3, [pc, #248]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 800376c:	881b      	ldrh	r3, [r3, #0]
 800376e:	3301      	adds	r3, #1
 8003770:	b29a      	uxth	r2, r3
 8003772:	4b3c      	ldr	r3, [pc, #240]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003774:	801a      	strh	r2, [r3, #0]
 8003776:	e002      	b.n	800377e <_ZN9LineTrace11isCrossLineEv+0x9a>
		}
		else{
			cnt = 0;
 8003778:	4b3a      	ldr	r3, [pc, #232]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 800377a:	2200      	movs	r2, #0
 800377c:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 1){
 800377e:	4b39      	ldr	r3, [pc, #228]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003780:	881b      	ldrh	r3, [r3, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d060      	beq.n	8003848 <_ZN9LineTrace11isCrossLineEv+0x164>
			flag = true;
 8003786:	4b38      	ldr	r3, [pc, #224]	; (8003868 <_ZN9LineTrace11isCrossLineEv+0x184>)
 8003788:	2201      	movs	r2, #1
 800378a:	701a      	strb	r2, [r3, #0]
			white_flag = true;
 800378c:	4b33      	ldr	r3, [pc, #204]	; (800385c <_ZN9LineTrace11isCrossLineEv+0x178>)
 800378e:	2201      	movs	r2, #1
 8003790:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8003792:	4b34      	ldr	r3, [pc, #208]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003794:	2200      	movs	r2, #0
 8003796:	801a      	strh	r2, [r3, #0]

			side_sensor_->enableIgnore();
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	4618      	mov	r0, r3
 800379e:	f001 fe2f 	bl	8005400 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fd ff7b 	bl	80016a2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>

			stable_cnt_reset_flag_ = true; //Because the conditions do not differ between when you tremble and when you do not tremble
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80037b2:	3324      	adds	r3, #36	; 0x24
 80037b4:	2201      	movs	r2, #1
 80037b6:	701a      	strb	r2, [r3, #0]
			if(mode_selector_ == FIRST_RUNNING){
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80037be:	3354      	adds	r3, #84	; 0x54
 80037c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d109      	bne.n	80037dc <_ZN9LineTrace11isCrossLineEv+0xf8>
				store_check_cnt_ = 0;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80037ce:	333a      	adds	r3, #58	; 0x3a
 80037d0:	2200      	movs	r2, #0
 80037d2:	801a      	strh	r2, [r3, #0]
				storeCrossLineDistance();
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f7ff faa3 	bl	8002d20 <_ZN9LineTrace22storeCrossLineDistanceEv>
 80037da:	e035      	b.n	8003848 <_ZN9LineTrace11isCrossLineEv+0x164>
			}
			else{
				store_check_cnt_ = 0;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80037e2:	333a      	adds	r3, #58	; 0x3a
 80037e4:	2200      	movs	r2, #0
 80037e6:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f7ff fbcf 	bl	8002f8c <_ZN9LineTrace36correctionTotalDistanceFromCrossLineEv>
				storeCrossLineDistance2(); //for correction check
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff facc 	bl	8002d8c <_ZN9LineTrace23storeCrossLineDistance2Ev>
 80037f4:	e028      	b.n	8003848 <_ZN9LineTrace11isCrossLineEv+0x164>
			}
		}
	}
	else{
		if(sensor_edge_val_l > 500 && sensor_edge_val_r > 500){
 80037f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80037fa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800386c <_ZN9LineTrace11isCrossLineEv+0x188>
 80037fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003806:	dd0f      	ble.n	8003828 <_ZN9LineTrace11isCrossLineEv+0x144>
 8003808:	edd7 7a02 	vldr	s15, [r7, #8]
 800380c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800386c <_ZN9LineTrace11isCrossLineEv+0x188>
 8003810:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003818:	dd06      	ble.n	8003828 <_ZN9LineTrace11isCrossLineEv+0x144>
			cnt++;
 800381a:	4b12      	ldr	r3, [pc, #72]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	3301      	adds	r3, #1
 8003820:	b29a      	uxth	r2, r3
 8003822:	4b10      	ldr	r3, [pc, #64]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003824:	801a      	strh	r2, [r3, #0]
 8003826:	e002      	b.n	800382e <_ZN9LineTrace11isCrossLineEv+0x14a>
		}
		else{
			cnt = 0;
 8003828:	4b0e      	ldr	r3, [pc, #56]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 800382a:	2200      	movs	r2, #0
 800382c:	801a      	strh	r2, [r3, #0]
		}

		if(cnt >= 5){
 800382e:	4b0d      	ldr	r3, [pc, #52]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003830:	881b      	ldrh	r3, [r3, #0]
 8003832:	2b04      	cmp	r3, #4
 8003834:	d908      	bls.n	8003848 <_ZN9LineTrace11isCrossLineEv+0x164>
			flag = false;
 8003836:	4b0c      	ldr	r3, [pc, #48]	; (8003868 <_ZN9LineTrace11isCrossLineEv+0x184>)
 8003838:	2200      	movs	r2, #0
 800383a:	701a      	strb	r2, [r3, #0]
			white_flag = false;
 800383c:	4b07      	ldr	r3, [pc, #28]	; (800385c <_ZN9LineTrace11isCrossLineEv+0x178>)
 800383e:	2200      	movs	r2, #0
 8003840:	701a      	strb	r2, [r3, #0]
			cnt = 0;
 8003842:	4b08      	ldr	r3, [pc, #32]	; (8003864 <_ZN9LineTrace11isCrossLineEv+0x180>)
 8003844:	2200      	movs	r2, #0
 8003846:	801a      	strh	r2, [r3, #0]
		}

	}

	return flag;
 8003848:	4b07      	ldr	r3, [pc, #28]	; (8003868 <_ZN9LineTrace11isCrossLineEv+0x184>)
 800384a:	781b      	ldrb	r3, [r3, #0]
}
 800384c:	4618      	mov	r0, r3
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	20000208 	.word	0x20000208
 8003858:	2000020c 	.word	0x2000020c
 800385c:	2000021b 	.word	0x2000021b
 8003860:	44228000 	.word	0x44228000
 8003864:	20000218 	.word	0x20000218
 8003868:	2000021a 	.word	0x2000021a
 800386c:	43fa0000 	.word	0x43fa0000

08003870 <_ZN9LineTrace8isStableEv>:

bool LineTrace::isStable()
{
 8003870:	b590      	push	{r4, r7, lr}
 8003872:	b087      	sub	sp, #28
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
	bool ret = false;
 8003878:	2300      	movs	r3, #0
 800387a:	75fb      	strb	r3, [r7, #23]
	static uint16_t stable_cnt = 0;
	float temp_distance = encoder_->getDistance10mm();
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	4618      	mov	r0, r3
 8003882:	f7fd feb6 	bl	80015f2 <_ZN7Encoder15getDistance10mmEv>
 8003886:	ed87 0a02 	vstr	s0, [r7, #8]
	float temp_theta = odometry_->getTheta();;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	4618      	mov	r0, r3
 8003890:	f001 faf1 	bl	8004e76 <_ZN8Odometry8getThetaEv>
 8003894:	ec54 3b10 	vmov	r3, r4, d0
 8003898:	4618      	mov	r0, r3
 800389a:	4621      	mov	r1, r4
 800389c:	f7fd f9bc 	bl	8000c18 <__aeabi_d2f>
 80038a0:	4603      	mov	r3, r0
 80038a2:	613b      	str	r3, [r7, #16]

	if(temp_theta == 0) temp_theta = 0.00001;
 80038a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80038a8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80038ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b0:	d101      	bne.n	80038b6 <_ZN9LineTrace8isStableEv+0x46>
 80038b2:	4b23      	ldr	r3, [pc, #140]	; (8003940 <_ZN9LineTrace8isStableEv+0xd0>)
 80038b4:	613b      	str	r3, [r7, #16]
	float radius = abs(temp_distance / temp_theta);
 80038b6:	ed97 7a02 	vldr	s14, [r7, #8]
 80038ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80038be:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80038c2:	eeb0 0a66 	vmov.f32	s0, s13
 80038c6:	f7fe ffab 	bl	8002820 <_ZSt3absf>
 80038ca:	ed87 0a03 	vstr	s0, [r7, #12]
	if(radius >= 5000) radius = 5000;
 80038ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80038d2:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003944 <_ZN9LineTrace8isStableEv+0xd4>
 80038d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038de:	db01      	blt.n	80038e4 <_ZN9LineTrace8isStableEv+0x74>
 80038e0:	4b19      	ldr	r3, [pc, #100]	; (8003948 <_ZN9LineTrace8isStableEv+0xd8>)
 80038e2:	60fb      	str	r3, [r7, #12]

	if(stable_cnt_reset_flag_ == true){
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80038ea:	3324      	adds	r3, #36	; 0x24
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d008      	beq.n	8003904 <_ZN9LineTrace8isStableEv+0x94>
		stable_cnt = 0;
 80038f2:	4b16      	ldr	r3, [pc, #88]	; (800394c <_ZN9LineTrace8isStableEv+0xdc>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	801a      	strh	r2, [r3, #0]
		stable_cnt_reset_flag_ = false;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80038fe:	3324      	adds	r3, #36	; 0x24
 8003900:	2200      	movs	r2, #0
 8003902:	701a      	strb	r2, [r3, #0]
	}

	if(radius >= 2000){
 8003904:	edd7 7a03 	vldr	s15, [r7, #12]
 8003908:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003950 <_ZN9LineTrace8isStableEv+0xe0>
 800390c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003914:	db06      	blt.n	8003924 <_ZN9LineTrace8isStableEv+0xb4>
		stable_cnt++;
 8003916:	4b0d      	ldr	r3, [pc, #52]	; (800394c <_ZN9LineTrace8isStableEv+0xdc>)
 8003918:	881b      	ldrh	r3, [r3, #0]
 800391a:	3301      	adds	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	4b0b      	ldr	r3, [pc, #44]	; (800394c <_ZN9LineTrace8isStableEv+0xdc>)
 8003920:	801a      	strh	r2, [r3, #0]
 8003922:	e002      	b.n	800392a <_ZN9LineTrace8isStableEv+0xba>
	}
	else{
		stable_cnt = 0;
 8003924:	4b09      	ldr	r3, [pc, #36]	; (800394c <_ZN9LineTrace8isStableEv+0xdc>)
 8003926:	2200      	movs	r2, #0
 8003928:	801a      	strh	r2, [r3, #0]
	}

	if(stable_cnt >= 25){ //250mm
 800392a:	4b08      	ldr	r3, [pc, #32]	; (800394c <_ZN9LineTrace8isStableEv+0xdc>)
 800392c:	881b      	ldrh	r3, [r3, #0]
 800392e:	2b18      	cmp	r3, #24
 8003930:	d901      	bls.n	8003936 <_ZN9LineTrace8isStableEv+0xc6>
		ret = true;
 8003932:	2301      	movs	r3, #1
 8003934:	75fb      	strb	r3, [r7, #23]
	}

	return ret;
 8003936:	7dfb      	ldrb	r3, [r7, #23]
}
 8003938:	4618      	mov	r0, r3
 800393a:	371c      	adds	r7, #28
 800393c:	46bd      	mov	sp, r7
 800393e:	bd90      	pop	{r4, r7, pc}
 8003940:	3727c5ac 	.word	0x3727c5ac
 8003944:	459c4000 	.word	0x459c4000
 8003948:	459c4000 	.word	0x459c4000
 800394c:	2000021c 	.word	0x2000021c
 8003950:	44fa0000 	.word	0x44fa0000

08003954 <_ZN9LineTrace4initEv>:
// -------public---------- //
// ---------------------------------------------------------------------------------------------------//
// ------------------------------------ Initialize----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::init()
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b092      	sub	sp, #72	; 0x48
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 800395c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003960:	2201      	movs	r2, #1
 8003962:	4963      	ldr	r1, [pc, #396]	; (8003af0 <_ZN9LineTrace4initEv+0x19c>)
 8003964:	4863      	ldr	r0, [pc, #396]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003966:	f7fd ff85 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 800396a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800396e:	2201      	movs	r2, #1
 8003970:	4961      	ldr	r1, [pc, #388]	; (8003af8 <_ZN9LineTrace4initEv+0x1a4>)
 8003972:	4860      	ldr	r0, [pc, #384]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003974:	f7fd ff7e 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8003978:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800397c:	2201      	movs	r2, #1
 800397e:	495f      	ldr	r1, [pc, #380]	; (8003afc <_ZN9LineTrace4initEv+0x1a8>)
 8003980:	485c      	ldr	r0, [pc, #368]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003982:	f7fd ff77 	bl	8001874 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8003986:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800398a:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 800398e:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8003992:	eeb0 1a66 	vmov.f32	s2, s13
 8003996:	eef0 0a47 	vmov.f32	s1, s14
 800399a:	eeb0 0a67 	vmov.f32	s0, s15
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f8c6 	bl	8003b30 <_ZN9LineTrace7setGainEfff>

	float temp_kp_slow, temp_ki_slow, temp_kd_slow;
	sd_read_array_float("PARAMS", "KP_SLOW.TXT", 1, &temp_kp_slow);
 80039a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80039a8:	2201      	movs	r2, #1
 80039aa:	4955      	ldr	r1, [pc, #340]	; (8003b00 <_ZN9LineTrace4initEv+0x1ac>)
 80039ac:	4851      	ldr	r0, [pc, #324]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 80039ae:	f7fd ff61 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI_SLOW.TXT", 1, &temp_ki_slow);
 80039b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80039b6:	2201      	movs	r2, #1
 80039b8:	4952      	ldr	r1, [pc, #328]	; (8003b04 <_ZN9LineTrace4initEv+0x1b0>)
 80039ba:	484e      	ldr	r0, [pc, #312]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 80039bc:	f7fd ff5a 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD_SLOW.TXT", 1, &temp_kd_slow);
 80039c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80039c4:	2201      	movs	r2, #1
 80039c6:	4950      	ldr	r1, [pc, #320]	; (8003b08 <_ZN9LineTrace4initEv+0x1b4>)
 80039c8:	484a      	ldr	r0, [pc, #296]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 80039ca:	f7fd ff53 	bl	8001874 <sd_read_array_float>
	setGainSlow(temp_kp_slow, temp_ki_slow, temp_kd_slow);
 80039ce:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80039d2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80039d6:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80039da:	eeb0 1a66 	vmov.f32	s2, s13
 80039de:	eef0 0a47 	vmov.f32	s1, s14
 80039e2:	eeb0 0a67 	vmov.f32	s0, s15
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f8e8 	bl	8003bbc <_ZN9LineTrace11setGainSlowEfff>

	float temp_velocity, temp_max_velocity, temp_max_velocity2, temp_min_velocity, temp_min_velocity2;
	sd_read_array_float("PARAMS", "TARVEL1.TXT", 1, &temp_velocity);
 80039ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039f0:	2201      	movs	r2, #1
 80039f2:	4946      	ldr	r1, [pc, #280]	; (8003b0c <_ZN9LineTrace4initEv+0x1b8>)
 80039f4:	483f      	ldr	r0, [pc, #252]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 80039f6:	f7fd ff3d 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL2.TXT", 1, &temp_max_velocity);
 80039fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039fe:	2201      	movs	r2, #1
 8003a00:	4943      	ldr	r1, [pc, #268]	; (8003b10 <_ZN9LineTrace4initEv+0x1bc>)
 8003a02:	483c      	ldr	r0, [pc, #240]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003a04:	f7fd ff36 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "TARVEL3.TXT", 1, &temp_max_velocity2);
 8003a08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	4941      	ldr	r1, [pc, #260]	; (8003b14 <_ZN9LineTrace4initEv+0x1c0>)
 8003a10:	4838      	ldr	r0, [pc, #224]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003a12:	f7fd ff2f 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL.TXT", 1, &temp_min_velocity);
 8003a16:	f107 0320 	add.w	r3, r7, #32
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	493e      	ldr	r1, [pc, #248]	; (8003b18 <_ZN9LineTrace4initEv+0x1c4>)
 8003a1e:	4835      	ldr	r0, [pc, #212]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003a20:	f7fd ff28 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "MINVEL2.TXT", 1, &temp_min_velocity2);
 8003a24:	f107 031c 	add.w	r3, r7, #28
 8003a28:	2201      	movs	r2, #1
 8003a2a:	493c      	ldr	r1, [pc, #240]	; (8003b1c <_ZN9LineTrace4initEv+0x1c8>)
 8003a2c:	4831      	ldr	r0, [pc, #196]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003a2e:	f7fd ff21 	bl	8001874 <sd_read_array_float>
	setTargetVelocity(temp_velocity);
 8003a32:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8003a36:	eeb0 0a67 	vmov.f32	s0, s15
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f913 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
	setMaxVelocity(temp_max_velocity);
 8003a40:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003a44:	eeb0 0a67 	vmov.f32	s0, s15
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f000 f91c 	bl	8003c86 <_ZN9LineTrace14setMaxVelocityEf>
	setMaxVelocity2(temp_max_velocity2);
 8003a4e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a52:	eeb0 0a67 	vmov.f32	s0, s15
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 f925 	bl	8003ca6 <_ZN9LineTrace15setMaxVelocity2Ef>
	setMinVelocity(temp_min_velocity);
 8003a5c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a60:	eeb0 0a67 	vmov.f32	s0, s15
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f000 f92e 	bl	8003cc6 <_ZN9LineTrace14setMinVelocityEf>
	setMinVelocity2(temp_min_velocity2);
 8003a6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a6e:	eeb0 0a67 	vmov.f32	s0, s15
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f937 	bl	8003ce6 <_ZN9LineTrace15setMinVelocity2Ef>

	float temp_acc, temp_dec;
	sd_read_array_float("PARAMS", "ACC.TXT", 1, &temp_acc);
 8003a78:	f107 0318 	add.w	r3, r7, #24
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	4928      	ldr	r1, [pc, #160]	; (8003b20 <_ZN9LineTrace4initEv+0x1cc>)
 8003a80:	481c      	ldr	r0, [pc, #112]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003a82:	f7fd fef7 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC.TXT", 1, &temp_dec);
 8003a86:	f107 0314 	add.w	r3, r7, #20
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	4925      	ldr	r1, [pc, #148]	; (8003b24 <_ZN9LineTrace4initEv+0x1d0>)
 8003a8e:	4819      	ldr	r0, [pc, #100]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003a90:	f7fd fef0 	bl	8001874 <sd_read_array_float>
	setMaxAccDec(temp_acc, temp_dec);
 8003a94:	edd7 7a06 	vldr	s15, [r7, #24]
 8003a98:	ed97 7a05 	vldr	s14, [r7, #20]
 8003a9c:	eef0 0a47 	vmov.f32	s1, s14
 8003aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f97e 	bl	8003da6 <_ZN9LineTrace12setMaxAccDecEff>

	float temp_acc2 = 0, temp_dec2 = 0;
 8003aaa:	f04f 0300 	mov.w	r3, #0
 8003aae:	613b      	str	r3, [r7, #16]
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	60fb      	str	r3, [r7, #12]
	sd_read_array_float("PARAMS", "ACC2.TXT", 1, &temp_acc2);
 8003ab6:	f107 0310 	add.w	r3, r7, #16
 8003aba:	2201      	movs	r2, #1
 8003abc:	491a      	ldr	r1, [pc, #104]	; (8003b28 <_ZN9LineTrace4initEv+0x1d4>)
 8003abe:	480d      	ldr	r0, [pc, #52]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003ac0:	f7fd fed8 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("PARAMS", "DEC2.TXT", 1, &temp_dec2);
 8003ac4:	f107 030c 	add.w	r3, r7, #12
 8003ac8:	2201      	movs	r2, #1
 8003aca:	4918      	ldr	r1, [pc, #96]	; (8003b2c <_ZN9LineTrace4initEv+0x1d8>)
 8003acc:	4809      	ldr	r0, [pc, #36]	; (8003af4 <_ZN9LineTrace4initEv+0x1a0>)
 8003ace:	f7fd fed1 	bl	8001874 <sd_read_array_float>
	setMaxAccDec2(temp_acc2, temp_dec2);
 8003ad2:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ad6:	ed97 7a03 	vldr	s14, [r7, #12]
 8003ada:	eef0 0a47 	vmov.f32	s1, s14
 8003ade:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f979 	bl	8003dda <_ZN9LineTrace13setMaxAccDec2Eff>
}
 8003ae8:	bf00      	nop
 8003aea:	3748      	adds	r7, #72	; 0x48
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	080188b0 	.word	0x080188b0
 8003af4:	080188b8 	.word	0x080188b8
 8003af8:	080188c0 	.word	0x080188c0
 8003afc:	080188c8 	.word	0x080188c8
 8003b00:	080188d0 	.word	0x080188d0
 8003b04:	080188dc 	.word	0x080188dc
 8003b08:	080188e8 	.word	0x080188e8
 8003b0c:	080188f4 	.word	0x080188f4
 8003b10:	08018900 	.word	0x08018900
 8003b14:	0801890c 	.word	0x0801890c
 8003b18:	08018918 	.word	0x08018918
 8003b1c:	08018924 	.word	0x08018924
 8003b20:	08018930 	.word	0x08018930
 8003b24:	08018938 	.word	0x08018938
 8003b28:	08018940 	.word	0x08018940
 8003b2c:	0801894c 	.word	0x0801894c

08003b30 <_ZN9LineTrace7setGainEfff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------- Line following gain------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setGain(float kp, float ki, float kd)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b3c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003b40:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	68ba      	ldr	r2, [r7, #8]
 8003b48:	629a      	str	r2, [r3, #40]	; 0x28
	ki_ = ki;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	631a      	str	r2, [r3, #48]	; 0x30
	kd_ = kd;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003b56:	bf00      	nop
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <_ZN9LineTrace5getKpEv>:

float LineTrace::getKp()
{
 8003b62:	b480      	push	{r7}
 8003b64:	b083      	sub	sp, #12
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
	return kp_;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	ee07 3a90 	vmov	s15, r3
}
 8003b72:	eeb0 0a67 	vmov.f32	s0, s15
 8003b76:	370c      	adds	r7, #12
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr

08003b80 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
	return ki_;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8c:	ee07 3a90 	vmov	s15, r3
}
 8003b90:	eeb0 0a67 	vmov.f32	s0, s15
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr

08003b9e <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8003b9e:	b480      	push	{r7}
 8003ba0:	b083      	sub	sp, #12
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
	return kd_;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003baa:	ee07 3a90 	vmov	s15, r3
}
 8003bae:	eeb0 0a67 	vmov.f32	s0, s15
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <_ZN9LineTrace11setGainSlowEfff>:

void LineTrace::setGainSlow(float kp, float ki, float kd)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	ed87 0a02 	vstr	s0, [r7, #8]
 8003bc8:	edc7 0a01 	vstr	s1, [r7, #4]
 8003bcc:	ed87 1a00 	vstr	s2, [r7]
	kp_slow_ = kp;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	635a      	str	r2, [r3, #52]	; 0x34
	ki_slow_ = ki;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	63da      	str	r2, [r3, #60]	; 0x3c
	kd_slow_ = kd;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003be2:	bf00      	nop
 8003be4:	3714      	adds	r7, #20
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <_ZN9LineTrace9getKpSlowEv>:

float LineTrace::getKpSlow()
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
	return kp_slow_;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfa:	ee07 3a90 	vmov	s15, r3
}
 8003bfe:	eeb0 0a67 	vmov.f32	s0, s15
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <_ZN9LineTrace9getKiSlowEv>:

float LineTrace::getKiSlow()
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
	return ki_slow_;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c18:	ee07 3a90 	vmov	s15, r3
}
 8003c1c:	eeb0 0a67 	vmov.f32	s0, s15
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <_ZN9LineTrace9getKdSlowEv>:

float LineTrace::getKdSlow()
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
	return kd_slow_;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c36:	ee07 3a90 	vmov	s15, r3
}
 8003c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <_ZN9LineTrace14setNormalRatioEf>:
// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Velocity setting----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//

void LineTrace::setNormalRatio(float ratio)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	645a      	str	r2, [r3, #68]	; 0x44
}
 8003c5a:	bf00      	nop
 8003c5c:	370c      	adds	r7, #12
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b083      	sub	sp, #12
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	6078      	str	r0, [r7, #4]
 8003c6e:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003c7a:	bf00      	nop
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <_ZN9LineTrace14setMaxVelocityEf>:

void LineTrace::setMaxVelocity(float velocity)
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
 8003c8e:	ed87 0a00 	vstr	s0, [r7]
	max_velocity_ = velocity;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	683a      	ldr	r2, [r7, #0]
 8003c96:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <_ZN9LineTrace15setMaxVelocity2Ef>:

void LineTrace::setMaxVelocity2(float velocity)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
 8003cae:	ed87 0a00 	vstr	s0, [r7]
	max_velocity2_ = velocity;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
}
 8003cba:	bf00      	nop
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr

08003cc6 <_ZN9LineTrace14setMinVelocityEf>:

void LineTrace::setMinVelocity(float velocity)
{
 8003cc6:	b480      	push	{r7}
 8003cc8:	b083      	sub	sp, #12
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
 8003cce:	ed87 0a00 	vstr	s0, [r7]
	min_velocity_ = velocity;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	683a      	ldr	r2, [r7, #0]
 8003cd6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003cda:	bf00      	nop
 8003cdc:	370c      	adds	r7, #12
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <_ZN9LineTrace15setMinVelocity2Ef>:

void LineTrace::setMinVelocity2(float velocity)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
 8003cee:	ed87 0a00 	vstr	s0, [r7]
	min_velocity2_ = velocity;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	683a      	ldr	r2, [r7, #0]
 8003cf6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
 8003cfa:	bf00      	nop
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr

08003d06 <_ZN9LineTrace17getTargetVelocityEv>:

float LineTrace::getTargetVelocity()
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
	return target_velocity_;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d14:	ee07 3a90 	vmov	s15, r3
}
 8003d18:	eeb0 0a67 	vmov.f32	s0, s15
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <_ZN9LineTrace14getMaxVelocityEv>:

float LineTrace::getMaxVelocity()
{
 8003d26:	b480      	push	{r7}
 8003d28:	b083      	sub	sp, #12
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
	return max_velocity_;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003d34:	ee07 3a90 	vmov	s15, r3
}
 8003d38:	eeb0 0a67 	vmov.f32	s0, s15
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <_ZN9LineTrace15getMaxVelocity2Ev>:

float LineTrace::getMaxVelocity2()
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
	return max_velocity2_;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003d54:	ee07 3a90 	vmov	s15, r3
}
 8003d58:	eeb0 0a67 	vmov.f32	s0, s15
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <_ZN9LineTrace14getMinVelocityEv>:

float LineTrace::getMinVelocity()
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
	return min_velocity_;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003d74:	ee07 3a90 	vmov	s15, r3
}
 8003d78:	eeb0 0a67 	vmov.f32	s0, s15
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <_ZN9LineTrace15getMinVelocity2Ev>:

float LineTrace::getMinVelocity2()
{
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
	return min_velocity2_;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003d94:	ee07 3a90 	vmov	s15, r3
}
 8003d98:	eeb0 0a67 	vmov.f32	s0, s15
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr

08003da6 <_ZN9LineTrace12setMaxAccDecEff>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Acceleration setting------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMaxAccDec(const float acc, const float dec)
{
 8003da6:	b480      	push	{r7}
 8003da8:	b085      	sub	sp, #20
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	ed87 0a02 	vstr	s0, [r7, #8]
 8003db2:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc_ = acc;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003dbc:	3328      	adds	r3, #40	; 0x28
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	601a      	str	r2, [r3, #0]
	max_dec_ = dec;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003dc8:	332c      	adds	r3, #44	; 0x2c
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	601a      	str	r2, [r3, #0]
}
 8003dce:	bf00      	nop
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <_ZN9LineTrace13setMaxAccDec2Eff>:

void LineTrace::setMaxAccDec2(const float acc, const float dec)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b085      	sub	sp, #20
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	60f8      	str	r0, [r7, #12]
 8003de2:	ed87 0a02 	vstr	s0, [r7, #8]
 8003de6:	edc7 0a01 	vstr	s1, [r7, #4]
	max_acc2_ = acc;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003df0:	3330      	adds	r3, #48	; 0x30
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	601a      	str	r2, [r3, #0]
	max_dec2_ = dec;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003dfc:	3334      	adds	r3, #52	; 0x34
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	601a      	str	r2, [r3, #0]
}
 8003e02:	bf00      	nop
 8003e04:	3714      	adds	r7, #20
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <_ZN9LineTrace9getMaxAccEv>:

float LineTrace::getMaxAcc()
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
	return max_acc_;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e1c:	3328      	adds	r3, #40	; 0x28
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	ee07 3a90 	vmov	s15, r3
}
 8003e24:	eeb0 0a67 	vmov.f32	s0, s15
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <_ZN9LineTrace10getMaxDec2Ev>:

float LineTrace::getMaxDec2()
{
 8003e32:	b480      	push	{r7}
 8003e34:	b083      	sub	sp, #12
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
	return max_dec2_;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e40:	3334      	adds	r3, #52	; 0x34
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	ee07 3a90 	vmov	s15, r3
}
 8003e48:	eeb0 0a67 	vmov.f32	s0, s15
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <_ZN9LineTrace10getMaxAcc2Ev>:

float LineTrace::getMaxAcc2()
{
 8003e56:	b480      	push	{r7}
 8003e58:	b083      	sub	sp, #12
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
	return max_acc2_;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e64:	3330      	adds	r3, #48	; 0x30
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	ee07 3a90 	vmov	s15, r3
}
 8003e6c:	eeb0 0a67 	vmov.f32	s0, s15
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr

08003e7a <_ZN9LineTrace9getMaxDecEv>:

float LineTrace::getMaxDec()
{
 8003e7a:	b480      	push	{r7}
 8003e7c:	b083      	sub	sp, #12
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
	return max_dec_;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003e88:	332c      	adds	r3, #44	; 0x2c
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	ee07 3a90 	vmov	s15, r3
}
 8003e90:	eeb0 0a67 	vmov.f32	s0, s15
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <_ZN9LineTrace4flipEv>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------------- Flip -----------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::flip()
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	f000 8113 	beq.w	80040da <_ZN9LineTrace4flipEv+0x23a>
		// ---- line following processing -----//
		pidTrace();
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f7fe fe27 	bl	8002b08 <_ZN9LineTrace8pidTraceEv>
		//steeringAngleTrace();

		// ---- Target Velocity Updata ------//
		updateTargetVelocity();
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7ff fb81 	bl	80035c2 <_ZN9LineTrace20updateTargetVelocityEv>

		// ----- Processing at regular distances -----//

		if(isTargetDistance(10) == true){
 8003ec0:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff fbea 	bl	800369e <_ZN9LineTrace16isTargetDistanceEf>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d028      	beq.n	8003f22 <_ZN9LineTrace4flipEv+0x82>
			// ---- Store Logs ------//
			storeLogs();
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff f801 	bl	8002ed8 <_ZN9LineTrace9storeLogsEv>
			//logger_->storeLog(imu_->getOmega());
			//logger_->storeLog2(target_omega_);

			// -------- Detect Robot stabilization ------//
			if(isStable() == true && side_sensor_->getStatusL() == false){ // Stabilizing and side sensor is black
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7ff fcca 	bl	8003870 <_ZN9LineTrace8isStableEv>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00c      	beq.n	8003efc <_ZN9LineTrace4flipEv+0x5c>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f001 fa62 	bl	80053b0 <_ZN10SideSensor10getStatusLEv>
 8003eec:	4603      	mov	r3, r0
 8003eee:	f083 0301 	eor.w	r3, r3, #1
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d001      	beq.n	8003efc <_ZN9LineTrace4flipEv+0x5c>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e000      	b.n	8003efe <_ZN9LineTrace4flipEv+0x5e>
 8003efc:	2300      	movs	r3, #0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d005      	beq.n	8003f0e <_ZN9LineTrace4flipEv+0x6e>
				stable_flag_ = true;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f08:	3323      	adds	r3, #35	; 0x23
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	701a      	strb	r2, [r3, #0]
			}

			// ---reset total cnt ---//
			encoder_->clearDistance10mm();
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	695b      	ldr	r3, [r3, #20]
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fd fb9a 	bl	800164c <_ZN7Encoder17clearDistance10mmEv>
			odometry_->clearPotition();
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	699b      	ldr	r3, [r3, #24]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 ffbb 	bl	8004e98 <_ZN8Odometry13clearPotitionEv>
		}


		// ------- Store side line distance or correction distance------//

		if(stable_flag_ == true && side_sensor_->getStatusL() == true){ //Stabilizing and side sensor is white
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f28:	3323      	adds	r3, #35	; 0x23
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d009      	beq.n	8003f44 <_ZN9LineTrace4flipEv+0xa4>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	4618      	mov	r0, r3
 8003f36:	f001 fa3b 	bl	80053b0 <_ZN10SideSensor10getStatusLEv>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d001      	beq.n	8003f44 <_ZN9LineTrace4flipEv+0xa4>
 8003f40:	2301      	movs	r3, #1
 8003f42:	e000      	b.n	8003f46 <_ZN9LineTrace4flipEv+0xa6>
 8003f44:	2300      	movs	r3, #0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d029      	beq.n	8003f9e <_ZN9LineTrace4flipEv+0xfe>
			//correction_check_cnt_ = 0;

			if(mode_selector_ == FIRST_RUNNING){
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8003f50:	3354      	adds	r3, #84	; 0x54
 8003f52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d109      	bne.n	8003f6e <_ZN9LineTrace4flipEv+0xce>
				store_check_cnt_ = 0;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f60:	333a      	adds	r3, #58	; 0x3a
 8003f62:	2200      	movs	r2, #0
 8003f64:	801a      	strh	r2, [r3, #0]
				storeSideLineDistance();
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fe ff46 	bl	8002df8 <_ZN9LineTrace21storeSideLineDistanceEv>
 8003f6c:	e00b      	b.n	8003f86 <_ZN9LineTrace4flipEv+0xe6>
			}
			else{
				store_check_cnt_ = 0;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f74:	333a      	adds	r3, #58	; 0x3a
 8003f76:	2200      	movs	r2, #0
 8003f78:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromSideMarker();
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7ff f880 	bl	8003080 <_ZN9LineTrace37correctionTotalDistanceFromSideMarkerEv>
				storeSideLineDistance2(); //for correction check
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7fe ff71 	bl	8002e68 <_ZN9LineTrace22storeSideLineDistance2Ev>
			}

			stable_flag_ = false;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f8c:	3323      	adds	r3, #35	; 0x23
 8003f8e:	2200      	movs	r2, #0
 8003f90:	701a      	strb	r2, [r3, #0]
			stable_cnt_reset_flag_ = true;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8003f98:	3324      	adds	r3, #36	; 0x24
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	701a      	strb	r2, [r3, #0]
		}


		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f7ff fba0 	bl	80036e4 <_ZN9LineTrace11isCrossLineEv>
			//encoder_->clearCrossLineIgnoreDistance();//moved to isCrossLine function
			// Note: Store cross line distance here.
			//led_.LR(1, -1);
		}

		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 100){
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f001 fa43 	bl	8005434 <_ZN10SideSensor13getIgnoreFlagEv>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00f      	beq.n	8003fd4 <_ZN9LineTrace4flipEv+0x134>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fd fb63 	bl	8001684 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8003fbe:	eeb0 7a40 	vmov.f32	s14, s0
 8003fc2:	eddf 7a48 	vldr	s15, [pc, #288]	; 80040e4 <_ZN9LineTrace4flipEv+0x244>
 8003fc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fce:	db01      	blt.n	8003fd4 <_ZN9LineTrace4flipEv+0x134>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e000      	b.n	8003fd6 <_ZN9LineTrace4flipEv+0x136>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d004      	beq.n	8003fe4 <_ZN9LineTrace4flipEv+0x144>
			side_sensor_->disableIgnore();
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f001 fa1b 	bl	800541a <_ZN10SideSensor13disableIgnoreEv>
			all_sideline_flag_ = false;
		}
		*/

		// ----- Emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7fe fbc9 	bl	8002780 <_ZN10LineSensor13emergencyStopEv>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00d      	beq.n	8004010 <_ZN9LineTrace4flipEv+0x170>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	eddf 0a3b 	vldr	s1, [pc, #236]	; 80040e8 <_ZN9LineTrace4flipEv+0x248>
 8003ffc:	ed9f 0a3a 	vldr	s0, [pc, #232]	; 80040e8 <_ZN9LineTrace4flipEv+0x248>
 8004000:	4618      	mov	r0, r3
 8004002:	f001 fd35 	bl	8005a70 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
			esc_->off();
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400a:	4618      	mov	r0, r3
 800400c:	f7fd f9ba 	bl	8001384 <_ZN3ESC3offEv>
		else{
			//led_.LR(0, -1);
		}

		// ---------Confirmation when corrected ------------//
		correction_check_cnt_++;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004016:	3338      	adds	r3, #56	; 0x38
 8004018:	881b      	ldrh	r3, [r3, #0]
 800401a:	3301      	adds	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004024:	3338      	adds	r3, #56	; 0x38
 8004026:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_ >= 10000) correction_check_cnt_ = 10000;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800402e:	3338      	adds	r3, #56	; 0x38
 8004030:	881b      	ldrh	r3, [r3, #0]
 8004032:	f242 720f 	movw	r2, #9999	; 0x270f
 8004036:	4293      	cmp	r3, r2
 8004038:	d906      	bls.n	8004048 <_ZN9LineTrace4flipEv+0x1a8>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004040:	3338      	adds	r3, #56	; 0x38
 8004042:	f242 7210 	movw	r2, #10000	; 0x2710
 8004046:	801a      	strh	r2, [r3, #0]

		if(correction_check_cnt_ <= 300) led_.fullColor('R');
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800404e:	3338      	adds	r3, #56	; 0x38
 8004050:	881b      	ldrh	r3, [r3, #0]
 8004052:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004056:	d806      	bhi.n	8004066 <_ZN9LineTrace4flipEv+0x1c6>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	330c      	adds	r3, #12
 800405c:	2152      	movs	r1, #82	; 0x52
 800405e:	4618      	mov	r0, r3
 8004060:	f7fe f81c 	bl	800209c <_ZN3LED9fullColorEc>
 8004064:	e005      	b.n	8004072 <_ZN9LineTrace4flipEv+0x1d2>
		else led_.fullColor('B');
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	330c      	adds	r3, #12
 800406a:	2142      	movs	r1, #66	; 0x42
 800406c:	4618      	mov	r0, r3
 800406e:	f7fe f815 	bl	800209c <_ZN3LED9fullColorEc>

		store_check_cnt_++;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004078:	333a      	adds	r3, #58	; 0x3a
 800407a:	881b      	ldrh	r3, [r3, #0]
 800407c:	3301      	adds	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004086:	333a      	adds	r3, #58	; 0x3a
 8004088:	801a      	strh	r2, [r3, #0]
		if(store_check_cnt_>= 10000) store_check_cnt_ = 10000;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004090:	333a      	adds	r3, #58	; 0x3a
 8004092:	881b      	ldrh	r3, [r3, #0]
 8004094:	f242 720f 	movw	r2, #9999	; 0x270f
 8004098:	4293      	cmp	r3, r2
 800409a:	d906      	bls.n	80040aa <_ZN9LineTrace4flipEv+0x20a>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040a2:	333a      	adds	r3, #58	; 0x3a
 80040a4:	f242 7210 	movw	r2, #10000	; 0x2710
 80040a8:	801a      	strh	r2, [r3, #0]

		if(store_check_cnt_ <= 200) led_.LR(1, -1);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80040b0:	333a      	adds	r3, #58	; 0x3a
 80040b2:	881b      	ldrh	r3, [r3, #0]
 80040b4:	2bc8      	cmp	r3, #200	; 0xc8
 80040b6:	d808      	bhi.n	80040ca <_ZN9LineTrace4flipEv+0x22a>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	330c      	adds	r3, #12
 80040bc:	f04f 32ff 	mov.w	r2, #4294967295
 80040c0:	2101      	movs	r1, #1
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fe f8a6 	bl	8002214 <_ZN3LED2LREaa>
		else led_.LR(0, -1);
	}
}
 80040c8:	e007      	b.n	80040da <_ZN9LineTrace4flipEv+0x23a>
		else led_.LR(0, -1);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	330c      	adds	r3, #12
 80040ce:	f04f 32ff 	mov.w	r2, #4294967295
 80040d2:	2100      	movs	r1, #0
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fe f89d 	bl	8002214 <_ZN3LED2LREaa>
}
 80040da:	bf00      	nop
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	42c80000 	.word	0x42c80000
 80040e8:	00000000 	.word	0x00000000

080040ec <_ZN9LineTrace7setModeEs>:

// ---------------------------------------------------------------------------------------------------//
// ---------------------------------- Mode set to stop------------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::setMode(int16_t mode)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	460b      	mov	r3, r1
 80040f6:	807b      	strh	r3, [r7, #2]
	mode_selector_ = mode;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80040fe:	3354      	adds	r3, #84	; 0x54
 8004100:	887a      	ldrh	r2, [r7, #2]
 8004102:	801a      	strh	r2, [r3, #0]
}
 8004104:	bf00      	nop
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	i_reset_flag_ = true;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	velocity_ctrl_->start();
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	4618      	mov	r0, r3
 800412e:	f001 fcf8 	bl	8005b22 <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	4618      	mov	r0, r3
 8004138:	f001 f952 	bl	80053e0 <_ZN10SideSensor17resetWhiteLineCntEv>
	crossline_idx_ = 0;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004142:	3318      	adds	r3, #24
 8004144:	2200      	movs	r2, #0
 8004146:	801a      	strh	r2, [r3, #0]
	sideline_idx_ = 0;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800414e:	331c      	adds	r3, #28
 8004150:	2200      	movs	r2, #0
 8004152:	801a      	strh	r2, [r3, #0]
	sideline_idx2_ = 0;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800415a:	331e      	adds	r3, #30
 800415c:	2200      	movs	r2, #0
 800415e:	801a      	strh	r2, [r3, #0]
	all_sideline_idx_ = 0;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004166:	3320      	adds	r3, #32
 8004168:	2200      	movs	r2, #0
 800416a:	801a      	strh	r2, [r3, #0]
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <_ZN9LineTrace7runningEv>:


void LineTrace::running()
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 8004180:	2300      	movs	r3, #0
 8004182:	737b      	strb	r3, [r7, #13]
	start();
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f7ff ffc3 	bl	8004110 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 800418a:	7b7b      	ldrb	r3, [r7, #13]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d161      	bne.n	8004254 <_ZN9LineTrace7runningEv+0xe0>
		switch(stage){
 8004190:	89fb      	ldrh	r3, [r7, #14]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d002      	beq.n	800419c <_ZN9LineTrace7runningEv+0x28>
 8004196:	2b0a      	cmp	r3, #10
 8004198:	d030      	beq.n	80041fc <_ZN9LineTrace7runningEv+0x88>
 800419a:	e05a      	b.n	8004252 <_ZN9LineTrace7runningEv+0xde>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	691b      	ldr	r3, [r3, #16]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f001 f911 	bl	80053c8 <_ZN10SideSensor16getWhiteLineCntREv>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	bf0c      	ite	eq
 80041ac:	2301      	moveq	r3, #1
 80041ae:	2300      	movne	r3, #0
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d04a      	beq.n	800424c <_ZN9LineTrace7runningEv+0xd8>
				loggerStart();
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f7fe fd86 	bl	8002cc8 <_ZN9LineTrace11loggerStartEv>
				if(mode_selector_ != FIRST_RUNNING){ // Other than first running
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80041c2:	3354      	adds	r3, #84	; 0x54
 80041c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d002      	beq.n	80041d2 <_ZN9LineTrace7runningEv+0x5e>
					startVelocityPlay();
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7ff f9bb 	bl	8003548 <_ZN9LineTrace17startVelocityPlayEv>
				}

				encoder_->clearCrossLineIgnoreDistance();
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fd fa63 	bl	80016a2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				encoder_->clearTotalDistance();
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fd fa41 	bl	8001668 <_ZN7Encoder18clearTotalDistanceEv>
				led_.LR(0, -1);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	330c      	adds	r3, #12
 80041ea:	f04f 32ff 	mov.w	r2, #4294967295
 80041ee:	2100      	movs	r1, #0
 80041f0:	4618      	mov	r0, r3
 80041f2:	f7fe f80f 	bl	8002214 <_ZN3LED2LREaa>
				stage = 10;
 80041f6:	230a      	movs	r3, #10
 80041f8:	81fb      	strh	r3, [r7, #14]
			}

			break;
 80041fa:	e027      	b.n	800424c <_ZN9LineTrace7runningEv+0xd8>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	4618      	mov	r0, r3
 8004202:	f001 f8e1 	bl	80053c8 <_ZN10SideSensor16getWhiteLineCntREv>
 8004206:	4603      	mov	r3, r0
 8004208:	2b02      	cmp	r3, #2
 800420a:	bf0c      	ite	eq
 800420c:	2301      	moveq	r3, #1
 800420e:	2300      	movne	r3, #0
 8004210:	b2db      	uxtb	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	d01c      	beq.n	8004250 <_ZN9LineTrace7runningEv+0xdc>
				led_.fullColor('M');
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	330c      	adds	r3, #12
 800421a:	214d      	movs	r1, #77	; 0x4d
 800421c:	4618      	mov	r0, r3
 800421e:	f7fd ff3d 	bl	800209c <_ZN3LED9fullColorEc>
				loggerStop();
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7fe fd6b 	bl	8002cfe <_ZN9LineTrace10loggerStopEv>
				stopVelocityPlay();
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f7ff f9ad 	bl	8003588 <_ZN9LineTrace16stopVelocityPlayEv>
				HAL_Delay(100); //Run through after the goal
 800422e:	2064      	movs	r0, #100	; 0x64
 8004230:	f005 fbf2 	bl	8009a18 <HAL_Delay>

				setTargetVelocity(0);
 8004234:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004264 <_ZN9LineTrace7runningEv+0xf0>
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f7ff fd14 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 800423e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004242:	f005 fbe9 	bl	8009a18 <HAL_Delay>

				goal_flag = true;
 8004246:	2301      	movs	r3, #1
 8004248:	737b      	strb	r3, [r7, #13]

			}

			break;
 800424a:	e001      	b.n	8004250 <_ZN9LineTrace7runningEv+0xdc>
			break;
 800424c:	bf00      	nop
 800424e:	e79c      	b.n	800418a <_ZN9LineTrace7runningEv+0x16>
			break;
 8004250:	bf00      	nop
	while(goal_flag == false){
 8004252:	e79a      	b.n	800418a <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f807 	bl	8004268 <_ZN9LineTrace4stopEv>
}
 800425a:	bf00      	nop
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop
 8004264:	00000000 	.word	0x00000000

08004268 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af02      	add	r7, sp, #8
 800426e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	velocity_ctrl_->stop();
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	4618      	mov	r0, r3
 800427e:	f001 fc63 	bl	8005b48 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	330c      	adds	r3, #12
 8004286:	2201      	movs	r2, #1
 8004288:	f04f 31ff 	mov.w	r1, #4294967295
 800428c:	4618      	mov	r0, r3
 800428e:	f7fd ffc1 	bl	8002214 <_ZN3LED2LREaa>
	if(mode_selector_ == FIRST_RUNNING){ //First running
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004298:	3354      	adds	r3, #84	; 0x54
 800429a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d11e      	bne.n	80042e0 <_ZN9LineTrace4stopEv+0x78>
		logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69d8      	ldr	r0, [r3, #28]
 80042a6:	4b28      	ldr	r3, [pc, #160]	; (8004348 <_ZN9LineTrace4stopEv+0xe0>)
 80042a8:	4a28      	ldr	r2, [pc, #160]	; (800434c <_ZN9LineTrace4stopEv+0xe4>)
 80042aa:	4929      	ldr	r1, [pc, #164]	; (8004350 <_ZN9LineTrace4stopEv+0xe8>)
 80042ac:	f000 fb73 	bl	8004996 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_, OVER_WRITE);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 80042b6:	3358      	adds	r3, #88	; 0x58
 80042b8:	2200      	movs	r2, #0
 80042ba:	9200      	str	r2, [sp, #0]
 80042bc:	2264      	movs	r2, #100	; 0x64
 80042be:	4925      	ldr	r1, [pc, #148]	; (8004354 <_ZN9LineTrace4stopEv+0xec>)
 80042c0:	4823      	ldr	r0, [pc, #140]	; (8004350 <_ZN9LineTrace4stopEv+0xe8>)
 80042c2:	f7fd fa71 	bl	80017a8 <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_, OVER_WRITE);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 80042cc:	3378      	adds	r3, #120	; 0x78
 80042ce:	2200      	movs	r2, #0
 80042d0:	9200      	str	r2, [sp, #0]
 80042d2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80042d6:	4920      	ldr	r1, [pc, #128]	; (8004358 <_ZN9LineTrace4stopEv+0xf0>)
 80042d8:	481d      	ldr	r0, [pc, #116]	; (8004350 <_ZN9LineTrace4stopEv+0xe8>)
 80042da:	f7fd fa65 	bl	80017a8 <sd_write_array_float>
 80042de:	e01d      	b.n	800431c <_ZN9LineTrace4stopEv+0xb4>
	}
	else{//Secondary run
		logger_->saveDistanceAndTheta2("COURSLOG", "DISTANC2.TXT", "THETA2.TXT");
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69d8      	ldr	r0, [r3, #28]
 80042e4:	4b1d      	ldr	r3, [pc, #116]	; (800435c <_ZN9LineTrace4stopEv+0xf4>)
 80042e6:	4a1e      	ldr	r2, [pc, #120]	; (8004360 <_ZN9LineTrace4stopEv+0xf8>)
 80042e8:	4919      	ldr	r1, [pc, #100]	; (8004350 <_ZN9LineTrace4stopEv+0xe8>)
 80042ea:	f000 fb78 	bl	80049de <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>
		sd_write_array_float("COURSLOG", "CROSSDI2.TXT", CROSSLINE_SIZE, crossline_distance2_, OVER_WRITE);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f503 433d 	add.w	r3, r3, #48384	; 0xbd00
 80042f4:	33e8      	adds	r3, #232	; 0xe8
 80042f6:	2200      	movs	r2, #0
 80042f8:	9200      	str	r2, [sp, #0]
 80042fa:	2264      	movs	r2, #100	; 0x64
 80042fc:	4919      	ldr	r1, [pc, #100]	; (8004364 <_ZN9LineTrace4stopEv+0xfc>)
 80042fe:	4814      	ldr	r0, [pc, #80]	; (8004350 <_ZN9LineTrace4stopEv+0xe8>)
 8004300:	f7fd fa52 	bl	80017a8 <sd_write_array_float>
		sd_write_array_float("COURSLOG", "SIDEDIS2.TXT", SIDELINE_SIZE, sideline_distance2_, OVER_WRITE);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f503 4347 	add.w	r3, r3, #50944	; 0xc700
 800430a:	3348      	adds	r3, #72	; 0x48
 800430c:	2200      	movs	r2, #0
 800430e:	9200      	str	r2, [sp, #0]
 8004310:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004314:	4914      	ldr	r1, [pc, #80]	; (8004368 <_ZN9LineTrace4stopEv+0x100>)
 8004316:	480e      	ldr	r0, [pc, #56]	; (8004350 <_ZN9LineTrace4stopEv+0xe8>)
 8004318:	f7fd fa46 	bl	80017a8 <sd_write_array_float>
	}
	//sd_write_array_float("COURSLOG", "ASIDEDIS.TXT", SIDELINE_SIZE, all_sideline_distance_, OVER_WRITE);

	led_.LR(-1, 0);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	330c      	adds	r3, #12
 8004320:	2200      	movs	r2, #0
 8004322:	f04f 31ff 	mov.w	r1, #4294967295
 8004326:	4618      	mov	r0, r3
 8004328:	f7fd ff74 	bl	8002214 <_ZN3LED2LREaa>

	logger_->resetIdx();
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	69db      	ldr	r3, [r3, #28]
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fbec 	bl	8004b0e <_ZN6Logger8resetIdxEv>
	logger_->resetLogs2();
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	69db      	ldr	r3, [r3, #28]
 800433a:	4618      	mov	r0, r3
 800433c:	f000 fb93 	bl	8004a66 <_ZN6Logger10resetLogs2Ev>
}
 8004340:	bf00      	nop
 8004342:	3708      	adds	r7, #8
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	08018958 	.word	0x08018958
 800434c:	08018964 	.word	0x08018964
 8004350:	08018974 	.word	0x08018974
 8004354:	08018980 	.word	0x08018980
 8004358:	08018990 	.word	0x08018990
 800435c:	0801899c 	.word	0x0801899c
 8004360:	080189a8 	.word	0x080189a8
 8004364:	080189b8 	.word	0x080189b8
 8004368:	080189c8 	.word	0x080189c8

0800436c <_ZN9LineTrace20createVelocityTabeleEv>:

// ---------------------------------------------------------------------------------------------------//
// ------------------------------ Create velocity table-----------------------------------------------//
// ---------------------------------------------------------------------------------------------------//
void LineTrace::createVelocityTabele()
{
 800436c:	b590      	push	{r4, r7, lr}
 800436e:	b08b      	sub	sp, #44	; 0x2c
 8004370:	af02      	add	r7, sp, #8
 8004372:	6078      	str	r0, [r7, #4]
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	69db      	ldr	r3, [r3, #28]
 8004378:	4618      	mov	r0, r3
 800437a:	f000 fac5 	bl	8004908 <_ZN6Logger23getDistanceArrayPointerEv>
 800437e:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	4618      	mov	r0, r3
 8004386:	f000 facd 	bl	8004924 <_ZN6Logger20getThetaArrayPointerEv>
 800438a:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800438c:	2300      	movs	r3, #0
 800438e:	837b      	strh	r3, [r7, #26]
 8004390:	8b7b      	ldrh	r3, [r7, #26]
 8004392:	f241 726f 	movw	r2, #5999	; 0x176f
 8004396:	4293      	cmp	r3, r2
 8004398:	d84b      	bhi.n	8004432 <_ZN9LineTrace20createVelocityTabeleEv+0xc6>
		temp_distance = p_distance[i];
 800439a:	8b7b      	ldrh	r3, [r7, #26]
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4413      	add	r3, r2
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 80043a6:	8b7b      	ldrh	r3, [r7, #26]
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4413      	add	r3, r2
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 80043b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80043b6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80043ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043be:	d101      	bne.n	80043c4 <_ZN9LineTrace20createVelocityTabeleEv+0x58>
 80043c0:	4b4c      	ldr	r3, [pc, #304]	; (80044f4 <_ZN9LineTrace20createVelocityTabeleEv+0x188>)
 80043c2:	61fb      	str	r3, [r7, #28]
		float radius = abs(temp_distance / temp_theta);
 80043c4:	ed97 7a02 	vldr	s14, [r7, #8]
 80043c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80043cc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80043d0:	eeb0 0a66 	vmov.f32	s0, s13
 80043d4:	f7fe fa24 	bl	8002820 <_ZSt3absf>
 80043d8:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius >= 5000) radius = 5000;
 80043dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80043e0:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80044f8 <_ZN9LineTrace20createVelocityTabeleEv+0x18c>
 80043e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ec:	db01      	blt.n	80043f2 <_ZN9LineTrace20createVelocityTabeleEv+0x86>
 80043ee:	4b43      	ldr	r3, [pc, #268]	; (80044fc <_ZN9LineTrace20createVelocityTabeleEv+0x190>)
 80043f0:	617b      	str	r3, [r7, #20]

		velocity_table_[i] = radius2Velocity(radius);
 80043f2:	8b7c      	ldrh	r4, [r7, #26]
 80043f4:	ed97 0a05 	vldr	s0, [r7, #20]
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f7fe fe9f 	bl	800313c <_ZN9LineTrace15radius2VelocityEf>
 80043fe:	eef0 7a40 	vmov.f32	s15, s0
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 8004408:	3304      	adds	r3, #4
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	edc3 7a00 	vstr	s15, [r3]

		ref_delta_distances_[i] = p_distance[i]; //copy
 8004412:	8b7b      	ldrh	r3, [r7, #26]
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	441a      	add	r2, r3
 800441a:	8b7b      	ldrh	r3, [r7, #26]
 800441c:	6812      	ldr	r2, [r2, #0]
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	3332      	adds	r3, #50	; 0x32
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	440b      	add	r3, r1
 8004426:	3304      	adds	r3, #4
 8004428:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800442a:	8b7b      	ldrh	r3, [r7, #26]
 800442c:	3301      	adds	r3, #1
 800442e:	837b      	strh	r3, [r7, #26]
 8004430:	e7ae      	b.n	8004390 <_ZN9LineTrace20createVelocityTabeleEv+0x24>
	}


	if(mode_selector_ == SECOND_RUNNING){
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004438:	3354      	adds	r3, #84	; 0x54
 800443a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d120      	bne.n	8004484 <_ZN9LineTrace20createVelocityTabeleEv+0x118>
		velocity_table_[0] = min_velocity_;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800444e:	3310      	adds	r3, #16
 8004450:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004458:	332c      	adds	r3, #44	; 0x2c
 800445a:	edd3 7a00 	vldr	s15, [r3]
 800445e:	6939      	ldr	r1, [r7, #16]
 8004460:	eeb0 0a67 	vmov.f32	s0, s15
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f7fe ff27 	bl	80032b8 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004470:	3328      	adds	r3, #40	; 0x28
 8004472:	edd3 7a00 	vldr	s15, [r3]
 8004476:	6939      	ldr	r1, [r7, #16]
 8004478:	eeb0 0a67 	vmov.f32	s0, s15
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7fe ffbf 	bl	8003400 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8004482:	e027      	b.n	80044d4 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800448a:	3354      	adds	r3, #84	; 0x54
 800448c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004490:	2b02      	cmp	r3, #2
 8004492:	d11f      	bne.n	80044d4 <_ZN9LineTrace20createVelocityTabeleEv+0x168>
		velocity_table_[0] = min_velocity2_;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80044a0:	3310      	adds	r3, #16
 80044a2:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80044aa:	3334      	adds	r3, #52	; 0x34
 80044ac:	edd3 7a00 	vldr	s15, [r3]
 80044b0:	6939      	ldr	r1, [r7, #16]
 80044b2:	eeb0 0a67 	vmov.f32	s0, s15
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7fe fefe 	bl	80032b8 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 80044c2:	3330      	adds	r3, #48	; 0x30
 80044c4:	edd3 7a00 	vldr	s15, [r3]
 80044c8:	6939      	ldr	r1, [r7, #16]
 80044ca:	eeb0 0a67 	vmov.f32	s0, s15
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fe ff96 	bl	8003400 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}

	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80044da:	3310      	adds	r3, #16
 80044dc:	2200      	movs	r2, #0
 80044de:	9200      	str	r2, [sp, #0]
 80044e0:	f241 7270 	movw	r2, #6000	; 0x1770
 80044e4:	4906      	ldr	r1, [pc, #24]	; (8004500 <_ZN9LineTrace20createVelocityTabeleEv+0x194>)
 80044e6:	4807      	ldr	r0, [pc, #28]	; (8004504 <_ZN9LineTrace20createVelocityTabeleEv+0x198>)
 80044e8:	f7fd f95e 	bl	80017a8 <sd_write_array_float>

}
 80044ec:	bf00      	nop
 80044ee:	3724      	adds	r7, #36	; 0x24
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd90      	pop	{r4, r7, pc}
 80044f4:	3727c5ac 	.word	0x3727c5ac
 80044f8:	459c4000 	.word	0x459c4000
 80044fc:	459c4000 	.word	0x459c4000
 8004500:	080189d8 	.word	0x080189d8
 8004504:	08018974 	.word	0x08018974

08004508 <_ZN9LineTrace26createVelocityTabeleFromSDEv>:

void LineTrace::createVelocityTabeleFromSD()
{
 8004508:	b590      	push	{r4, r7, lr}
 800450a:	b08b      	sub	sp, #44	; 0x2c
 800450c:	af02      	add	r7, sp, #8
 800450e:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	69d8      	ldr	r0, [r3, #28]
 8004514:	4b6b      	ldr	r3, [pc, #428]	; (80046c4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1bc>)
 8004516:	4a6c      	ldr	r2, [pc, #432]	; (80046c8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c0>)
 8004518:	496c      	ldr	r1, [pc, #432]	; (80046cc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800451a:	f000 fa84 	bl	8004a26 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	sd_read_array_float("COURSLOG", "CROSSDIS.TXT", CROSSLINE_SIZE, crossline_distance_);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004524:	3358      	adds	r3, #88	; 0x58
 8004526:	2264      	movs	r2, #100	; 0x64
 8004528:	4969      	ldr	r1, [pc, #420]	; (80046d0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c8>)
 800452a:	4868      	ldr	r0, [pc, #416]	; (80046cc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 800452c:	f7fd f9a2 	bl	8001874 <sd_read_array_float>
	sd_read_array_float("COURSLOG", "SIDEDIS.TXT", SIDELINE_SIZE, sideline_distance_);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f503 433f 	add.w	r3, r3, #48896	; 0xbf00
 8004536:	3378      	adds	r3, #120	; 0x78
 8004538:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800453c:	4965      	ldr	r1, [pc, #404]	; (80046d4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1cc>)
 800453e:	4863      	ldr	r0, [pc, #396]	; (80046cc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 8004540:	f7fd f998 	bl	8001874 <sd_read_array_float>

	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	4618      	mov	r0, r3
 800454a:	f000 f9dd 	bl	8004908 <_ZN6Logger23getDistanceArrayPointerEv>
 800454e:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	69db      	ldr	r3, [r3, #28]
 8004554:	4618      	mov	r0, r3
 8004556:	f000 f9e5 	bl	8004924 <_ZN6Logger20getThetaArrayPointerEv>
 800455a:	60f8      	str	r0, [r7, #12]

	float temp_distance, temp_theta;
	//float pre_radius = 0;;
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 800455c:	2300      	movs	r3, #0
 800455e:	837b      	strh	r3, [r7, #26]
 8004560:	8b7b      	ldrh	r3, [r7, #26]
 8004562:	f241 726f 	movw	r2, #5999	; 0x176f
 8004566:	4293      	cmp	r3, r2
 8004568:	d84b      	bhi.n	8004602 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xfa>

		temp_distance = p_distance[i];
 800456a:	8b7b      	ldrh	r3, [r7, #26]
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	4413      	add	r3, r2
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8004576:	8b7b      	ldrh	r3, [r7, #26]
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	4413      	add	r3, r2
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	61fb      	str	r3, [r7, #28]

		if(temp_theta == 0) temp_theta = 0.00001;
 8004582:	edd7 7a07 	vldr	s15, [r7, #28]
 8004586:	eef5 7a40 	vcmp.f32	s15, #0.0
 800458a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458e:	d101      	bne.n	8004594 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x8c>
 8004590:	4b51      	ldr	r3, [pc, #324]	; (80046d8 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d0>)
 8004592:	61fb      	str	r3, [r7, #28]
		float radius_origin = abs(temp_distance / temp_theta);
 8004594:	ed97 7a02 	vldr	s14, [r7, #8]
 8004598:	edd7 7a07 	vldr	s15, [r7, #28]
 800459c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80045a0:	eeb0 0a66 	vmov.f32	s0, s13
 80045a4:	f7fe f93c 	bl	8002820 <_ZSt3absf>
 80045a8:	ed87 0a05 	vstr	s0, [r7, #20]
		if(radius_origin >= 5000) radius_origin = 5000;
 80045ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80045b0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80046dc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d4>
 80045b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045bc:	db01      	blt.n	80045c2 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0xba>
 80045be:	4b48      	ldr	r3, [pc, #288]	; (80046e0 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1d8>)
 80045c0:	617b      	str	r3, [r7, #20]

		//float radius_lpf = ((R_RADIUS)*(radius_origin) + (1.0 - (R_RADIUS))* (pre_radius));
		//velocity_table_[i] = radius_lpf;
		velocity_table_[i] = radius2Velocity(radius_origin);
 80045c2:	8b7c      	ldrh	r4, [r7, #26]
 80045c4:	ed97 0a05 	vldr	s0, [r7, #20]
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f7fe fdb7 	bl	800313c <_ZN9LineTrace15radius2VelocityEf>
 80045ce:	eef0 7a40 	vmov.f32	s15, s0
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	f504 53bd 	add.w	r3, r4, #6048	; 0x17a0
 80045d8:	3304      	adds	r3, #4
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4413      	add	r3, r2
 80045de:	edc3 7a00 	vstr	s15, [r3]
		//pre_radius = radius_origin;

		ref_delta_distances_[i] = p_distance[i]; //copy
 80045e2:	8b7b      	ldrh	r3, [r7, #26]
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	441a      	add	r2, r3
 80045ea:	8b7b      	ldrh	r3, [r7, #26]
 80045ec:	6812      	ldr	r2, [r2, #0]
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	3332      	adds	r3, #50	; 0x32
 80045f2:	009b      	lsls	r3, r3, #2
 80045f4:	440b      	add	r3, r1
 80045f6:	3304      	adds	r3, #4
 80045f8:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 80045fa:	8b7b      	ldrh	r3, [r7, #26]
 80045fc:	3301      	adds	r3, #1
 80045fe:	837b      	strh	r3, [r7, #26]
 8004600:	e7ae      	b.n	8004560 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x58>
	}

	if(mode_selector_ == SECOND_RUNNING){
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 8004608:	3354      	adds	r3, #84	; 0x54
 800460a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d120      	bne.n	8004654 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x14c>
		velocity_table_[0] = min_velocity_;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 800461e:	3310      	adds	r3, #16
 8004620:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec_, p_distance);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004628:	332c      	adds	r3, #44	; 0x2c
 800462a:	edd3 7a00 	vldr	s15, [r3]
 800462e:	6939      	ldr	r1, [r7, #16]
 8004630:	eeb0 0a67 	vmov.f32	s0, s15
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7fe fe3f 	bl	80032b8 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc_, p_distance);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004640:	3328      	adds	r3, #40	; 0x28
 8004642:	edd3 7a00 	vldr	s15, [r3]
 8004646:	6939      	ldr	r1, [r7, #16]
 8004648:	eeb0 0a67 	vmov.f32	s0, s15
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7fe fed7 	bl	8003400 <_ZN9LineTrace20accelerateProcessingEfPKf>
 8004652:	e027      	b.n	80046a4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
	}
	else if(mode_selector_ == THIRD_RUNNING){
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f503 433c 	add.w	r3, r3, #48128	; 0xbc00
 800465a:	3354      	adds	r3, #84	; 0x54
 800465c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004660:	2b02      	cmp	r3, #2
 8004662:	d11f      	bne.n	80046a4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x19c>
		velocity_table_[0] = min_velocity2_;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 8004670:	3310      	adds	r3, #16
 8004672:	601a      	str	r2, [r3, #0]
		// ----- Decelerate processing -----//
		decelerateProcessing(max_dec2_, p_distance);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 800467a:	3334      	adds	r3, #52	; 0x34
 800467c:	edd3 7a00 	vldr	s15, [r3]
 8004680:	6939      	ldr	r1, [r7, #16]
 8004682:	eeb0 0a67 	vmov.f32	s0, s15
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7fe fe16 	bl	80032b8 <_ZN9LineTrace20decelerateProcessingEfPKf>
		// ----- Accelerate processing -----//
		accelerateProcessing(max_acc2_, p_distance);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f503 434f 	add.w	r3, r3, #52992	; 0xcf00
 8004692:	3330      	adds	r3, #48	; 0x30
 8004694:	edd3 7a00 	vldr	s15, [r3]
 8004698:	6939      	ldr	r1, [r7, #16]
 800469a:	eeb0 0a67 	vmov.f32	s0, s15
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7fe feae 	bl	8003400 <_ZN9LineTrace20accelerateProcessingEfPKf>
	}


	sd_write_array_float("COURSLOG", "VELTABLE.TXT", LOG_DATA_SIZE_DIS, velocity_table_, OVER_WRITE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	f503 43bd 	add.w	r3, r3, #24192	; 0x5e80
 80046aa:	3310      	adds	r3, #16
 80046ac:	2200      	movs	r2, #0
 80046ae:	9200      	str	r2, [sp, #0]
 80046b0:	f241 7270 	movw	r2, #6000	; 0x1770
 80046b4:	490b      	ldr	r1, [pc, #44]	; (80046e4 <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1dc>)
 80046b6:	4805      	ldr	r0, [pc, #20]	; (80046cc <_ZN9LineTrace26createVelocityTabeleFromSDEv+0x1c4>)
 80046b8:	f7fd f876 	bl	80017a8 <sd_write_array_float>

}
 80046bc:	bf00      	nop
 80046be:	3724      	adds	r7, #36	; 0x24
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd90      	pop	{r4, r7, pc}
 80046c4:	08018958 	.word	0x08018958
 80046c8:	08018964 	.word	0x08018964
 80046cc:	08018974 	.word	0x08018974
 80046d0:	08018980 	.word	0x08018980
 80046d4:	08018990 	.word	0x08018990
 80046d8:	3727c5ac 	.word	0x3727c5ac
 80046dc:	459c4000 	.word	0x459c4000
 80046e0:	459c4000 	.word	0x459c4000
 80046e4:	080189d8 	.word	0x080189d8

080046e8 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_tim_int_(0), log_index_tim2_int_(0), log_index_dis_(0){}
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80046f6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80046fa:	2200      	movs	r2, #0
 80046fc:	701a      	strb	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004704:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004708:	2200      	movs	r2, #0
 800470a:	801a      	strh	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004712:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004716:	2200      	movs	r2, #0
 8004718:	801a      	strh	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004720:	f203 2386 	addw	r3, r3, #646	; 0x286
 8004724:	2200      	movs	r2, #0
 8004726:	801a      	strh	r2, [r3, #0]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800472e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004732:	2200      	movs	r2, #0
 8004734:	801a      	strh	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800473c:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004740:	2200      	movs	r2, #0
 8004742:	801a      	strh	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4618      	mov	r0, r3
 8004748:	370c      	adds	r7, #12
 800474a:	46bd      	mov	sp, r7
 800474c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004750:	4770      	bx	lr
	...

08004754 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
	bool ret = false;
 800475c:	2300      	movs	r3, #0
 800475e:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 8004760:	f7fd f914 	bl	800198c <sd_mount>
 8004764:	4603      	mov	r3, r0
 8004766:	2b01      	cmp	r3, #1
 8004768:	bf0c      	ite	eq
 800476a:	2301      	moveq	r3, #1
 800476c:	2300      	movne	r3, #0
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b00      	cmp	r3, #0
 8004772:	d016      	beq.n	80047a2 <_ZN6Logger10sdCardInitEv+0x4e>
	  //printf("mount success\r\n");

	  lcd_clear();
 8004774:	f7fc fc94 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 8004778:	2100      	movs	r1, #0
 800477a:	2000      	movs	r0, #0
 800477c:	f7fc fca0 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 8004780:	4815      	ldr	r0, [pc, #84]	; (80047d8 <_ZN6Logger10sdCardInitEv+0x84>)
 8004782:	f7fc fcc7 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8004786:	2101      	movs	r1, #1
 8004788:	2000      	movs	r0, #0
 800478a:	f7fc fc99 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 800478e:	4813      	ldr	r0, [pc, #76]	; (80047dc <_ZN6Logger10sdCardInitEv+0x88>)
 8004790:	f7fc fcc0 	bl	8001114 <lcd_printf>
	  HAL_Delay(500);
 8004794:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004798:	f005 f93e 	bl	8009a18 <HAL_Delay>

	  ret = true;
 800479c:	2301      	movs	r3, #1
 800479e:	73fb      	strb	r3, [r7, #15]
 80047a0:	e015      	b.n	80047ce <_ZN6Logger10sdCardInitEv+0x7a>
	}
	else{
	  //printf("mount error\r\n");

	  lcd_clear();
 80047a2:	f7fc fc7d 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80047a6:	2100      	movs	r1, #0
 80047a8:	2000      	movs	r0, #0
 80047aa:	f7fc fc89 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80047ae:	480a      	ldr	r0, [pc, #40]	; (80047d8 <_ZN6Logger10sdCardInitEv+0x84>)
 80047b0:	f7fc fcb0 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80047b4:	2101      	movs	r1, #1
 80047b6:	2000      	movs	r0, #0
 80047b8:	f7fc fc82 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 80047bc:	4808      	ldr	r0, [pc, #32]	; (80047e0 <_ZN6Logger10sdCardInitEv+0x8c>)
 80047be:	f7fc fca9 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 80047c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80047c6:	f005 f927 	bl	8009a18 <HAL_Delay>

	  ret = false;
 80047ca:	2300      	movs	r3, #0
 80047cc:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 80047ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	080189e8 	.word	0x080189e8
 80047dc:	080189f4 	.word	0x080189f4
 80047e0:	080189fc 	.word	0x080189fc

080047e4 <_ZN6Logger21storeDistanceAndThetaEff>:
	}

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80047f0:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80047fa:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80047fe:	881b      	ldrh	r3, [r3, #0]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 8004806:	3320      	adds	r3, #32
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4413      	add	r3, r2
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004816:	f203 238a 	addw	r3, r3, #650	; 0x28a
 800481a:	881b      	ldrh	r3, [r3, #0]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	f503 438c 	add.w	r3, r3, #17920	; 0x4600
 8004822:	3350      	adds	r3, #80	; 0x50
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	4413      	add	r3, r2
 8004828:	687a      	ldr	r2, [r7, #4]
 800482a:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004832:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004836:	881b      	ldrh	r3, [r3, #0]
 8004838:	3301      	adds	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004842:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004846:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800484e:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	f241 726f 	movw	r2, #5999	; 0x176f
 8004858:	4293      	cmp	r3, r2
 800485a:	d906      	bls.n	800486a <_ZN6Logger21storeDistanceAndThetaEff+0x86>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004862:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004866:	2200      	movs	r2, #0
 8004868:	801a      	strh	r2, [r3, #0]
	//}
}
 800486a:	bf00      	nop
 800486c:	3714      	adds	r7, #20
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <_ZN6Logger22storeDistanceAndTheta2Eff>:

void Logger::storeDistanceAndTheta2(float distance, float theta)
{
 8004876:	b480      	push	{r7}
 8004878:	b085      	sub	sp, #20
 800487a:	af00      	add	r7, sp, #0
 800487c:	60f8      	str	r0, [r7, #12]
 800487e:	ed87 0a02 	vstr	s0, [r7, #8]
 8004882:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance2_[log_index_dis_] = distance;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 800488c:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004898:	3340      	adds	r3, #64	; 0x40
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	601a      	str	r2, [r3, #0]
		store_theta2_[log_index_dis_] = theta;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048a8:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048ac:	881b      	ldrh	r3, [r3, #0]
 80048ae:	68fa      	ldr	r2, [r7, #12]
 80048b0:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80048b4:	3330      	adds	r3, #48	; 0x30
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	4413      	add	r3, r2
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048c4:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048c8:	881b      	ldrh	r3, [r3, #0]
 80048ca:	3301      	adds	r3, #1
 80048cc:	b29a      	uxth	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048d4:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048d8:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048e0:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048e4:	881b      	ldrh	r3, [r3, #0]
 80048e6:	f241 726f 	movw	r2, #5999	; 0x176f
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d906      	bls.n	80048fc <_ZN6Logger22storeDistanceAndTheta2Eff+0x86>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 80048f4:	f203 238a 	addw	r3, r3, #650	; 0x28a
 80048f8:	2200      	movs	r2, #0
 80048fa:	801a      	strh	r2, [r3, #0]
	//}
}
 80048fc:	bf00      	nop
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <_ZN6Logger23getDistanceArrayPointerEv>:
const float *Logger::getDistanceArrayPointer()
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
	return store_distance_;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004916:	3380      	adds	r3, #128	; 0x80
}
 8004918:	4618      	mov	r0, r3
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
	return store_theta_;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004932:	f503 73a0 	add.w	r3, r3, #320	; 0x140
}
 8004936:	4618      	mov	r0, r3
 8004938:	370c      	adds	r7, #12
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr

08004942 <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 8004942:	b580      	push	{r7, lr}
 8004944:	b086      	sub	sp, #24
 8004946:	af02      	add	r7, sp, #8
 8004948:	60f8      	str	r0, [r7, #12]
 800494a:	60b9      	str	r1, [r7, #8]
 800494c:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	2300      	movs	r3, #0
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	4613      	mov	r3, r2
 8004956:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	68b8      	ldr	r0, [r7, #8]
 800495e:	f7fc ff23 	bl	80017a8 <sd_write_array_float>
}
 8004962:	bf00      	nop
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b086      	sub	sp, #24
 800496e:	af02      	add	r7, sp, #8
 8004970:	60f8      	str	r0, [r7, #12]
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f503 527a 	add.w	r2, r3, #16000	; 0x3e80
 800497c:	2300      	movs	r3, #0
 800497e:	9300      	str	r3, [sp, #0]
 8004980:	4613      	mov	r3, r2
 8004982:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004986:	6879      	ldr	r1, [r7, #4]
 8004988:	68b8      	ldr	r0, [r7, #8]
 800498a:	f7fc ff0d 	bl	80017a8 <sd_write_array_float>
}
 800498e:	bf00      	nop
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:
void Logger::saveLogs2Int(const char *folder_name, const char *file_name)
{
	sd_write_array_int(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_int2_, OVER_WRITE); //write
}
void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b086      	sub	sp, #24
 800499a:	af02      	add	r7, sp, #8
 800499c:	60f8      	str	r0, [r7, #12]
 800499e:	60b9      	str	r1, [r7, #8]
 80049a0:	607a      	str	r2, [r7, #4]
 80049a2:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 80049aa:	3380      	adds	r3, #128	; 0x80
 80049ac:	2200      	movs	r2, #0
 80049ae:	9200      	str	r2, [sp, #0]
 80049b0:	f241 7270 	movw	r2, #6000	; 0x1770
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	68b8      	ldr	r0, [r7, #8]
 80049b8:	f7fc fef6 	bl	80017a8 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80049c2:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80049c6:	2200      	movs	r2, #0
 80049c8:	9200      	str	r2, [sp, #0]
 80049ca:	f241 7270 	movw	r2, #6000	; 0x1770
 80049ce:	6839      	ldr	r1, [r7, #0]
 80049d0:	68b8      	ldr	r0, [r7, #8]
 80049d2:	f7fc fee9 	bl	80017a8 <sd_write_array_float>
}
 80049d6:	bf00      	nop
 80049d8:	3710      	adds	r7, #16
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <_ZN6Logger21saveDistanceAndTheta2EPKcS1_S1_>:

void Logger::saveDistanceAndTheta2(const char *folder_name, const char *file_name1, const char *file_name2)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b086      	sub	sp, #24
 80049e2:	af02      	add	r7, sp, #8
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	607a      	str	r2, [r7, #4]
 80049ea:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance2_, OVER_WRITE); //write
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 80049f2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80049f6:	2200      	movs	r2, #0
 80049f8:	9200      	str	r2, [sp, #0]
 80049fa:	f241 7270 	movw	r2, #6000	; 0x1770
 80049fe:	6879      	ldr	r1, [r7, #4]
 8004a00:	68b8      	ldr	r0, [r7, #8]
 8004a02:	f7fc fed1 	bl	80017a8 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta2_, OVER_WRITE); //write
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004a0c:	33c0      	adds	r3, #192	; 0xc0
 8004a0e:	2200      	movs	r2, #0
 8004a10:	9200      	str	r2, [sp, #0]
 8004a12:	f241 7270 	movw	r2, #6000	; 0x1770
 8004a16:	6839      	ldr	r1, [r7, #0]
 8004a18:	68b8      	ldr	r0, [r7, #8]
 8004a1a:	f7fc fec5 	bl	80017a8 <sd_write_array_float>
}
 8004a1e:	bf00      	nop
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b084      	sub	sp, #16
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	60f8      	str	r0, [r7, #12]
 8004a2e:	60b9      	str	r1, [r7, #8]
 8004a30:	607a      	str	r2, [r7, #4]
 8004a32:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f503 433b 	add.w	r3, r3, #47872	; 0xbb00
 8004a3a:	3380      	adds	r3, #128	; 0x80
 8004a3c:	f241 7270 	movw	r2, #6000	; 0x1770
 8004a40:	6879      	ldr	r1, [r7, #4]
 8004a42:	68b8      	ldr	r0, [r7, #8]
 8004a44:	f7fc ff16 	bl	8001874 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004a4e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004a52:	f241 7270 	movw	r2, #6000	; 0x1770
 8004a56:	6839      	ldr	r1, [r7, #0]
 8004a58:	68b8      	ldr	r0, [r7, #8]
 8004a5a:	f7fc ff0b 	bl	8001874 <sd_read_array_float>
}
 8004a5e:	bf00      	nop
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <_ZN6Logger10resetLogs2Ev>:
	log_index_tim2_ = 0;
	log_index_dis_ = 0;
}

void Logger::resetLogs2()
{
 8004a66:	b480      	push	{r7}
 8004a68:	b08b      	sub	sp, #44	; 0x2c
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
	for(auto &log : store_distance2_){
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004a74:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004a78:	61fb      	str	r3, [r7, #28]
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004a84:	3340      	adds	r3, #64	; 0x40
 8004a86:	61bb      	str	r3, [r7, #24]
 8004a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d009      	beq.n	8004aa4 <_ZN6Logger10resetLogs2Ev+0x3e>
 8004a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a92:	617b      	str	r3, [r7, #20]
		log = 0;
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	f04f 0200 	mov.w	r2, #0
 8004a9a:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance2_){
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9e:	3304      	adds	r3, #4
 8004aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8004aa2:	e7f1      	b.n	8004a88 <_ZN6Logger10resetLogs2Ev+0x22>
	}
	for(auto &log : store_theta2_){
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8004aaa:	33c0      	adds	r3, #192	; 0xc0
 8004aac:	613b      	str	r3, [r7, #16]
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	623b      	str	r3, [r7, #32]
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8004ab8:	3340      	adds	r3, #64	; 0x40
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	6a3a      	ldr	r2, [r7, #32]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d009      	beq.n	8004ad8 <_ZN6Logger10resetLogs2Ev+0x72>
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	60bb      	str	r3, [r7, #8]
		log = 0;
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	f04f 0200 	mov.w	r2, #0
 8004ace:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta2_){
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	623b      	str	r3, [r7, #32]
 8004ad6:	e7f1      	b.n	8004abc <_ZN6Logger10resetLogs2Ev+0x56>
	}

	log_index_tim_ = 0;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004ade:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004aec:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004af0:	2200      	movs	r2, #0
 8004af2:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004afa:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004afe:	2200      	movs	r2, #0
 8004b00:	801a      	strh	r2, [r3, #0]
}
 8004b02:	bf00      	nop
 8004b04:	372c      	adds	r7, #44	; 0x2c
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <_ZN6Logger8resetIdxEv>:
void Logger::resetIdx()
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b083      	sub	sp, #12
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b1c:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004b20:	2200      	movs	r2, #0
 8004b22:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b2a:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004b2e:	2200      	movs	r2, #0
 8004b30:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b38:	f203 238a 	addw	r3, r3, #650	; 0x28a
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	801a      	strh	r2, [r3, #0]
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <_ZN6Logger5startEv>:

void Logger::start()
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b083      	sub	sp, #12
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
	log_index_tim_ = 0;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b5a:	f203 2382 	addw	r3, r3, #642	; 0x282
 8004b5e:	2200      	movs	r2, #0
 8004b60:	801a      	strh	r2, [r3, #0]
	log_index_tim2_ = 0;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b68:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	801a      	strh	r2, [r3, #0]
	recording_flag_ = true;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b76:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	701a      	strb	r2, [r3, #0]
}
 8004b7e:	bf00      	nop
 8004b80:	370c      	adds	r7, #12
 8004b82:	46bd      	mov	sp, r7
 8004b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b88:	4770      	bx	lr

08004b8a <_ZN6Logger4stopEv>:

void Logger::stop()
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b083      	sub	sp, #12
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8004b98:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	701a      	strb	r2, [r3, #0]
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	801a      	strh	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	805a      	strh	r2, [r3, #2]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
	...

08004bd0 <_ZN5Motor4initEv>:

void Motor::init()
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8004bd8:	2108      	movs	r1, #8
 8004bda:	4805      	ldr	r0, [pc, #20]	; (8004bf0 <_ZN5Motor4initEv+0x20>)
 8004bdc:	f00a f8cc 	bl	800ed78 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004be0:	210c      	movs	r1, #12
 8004be2:	4803      	ldr	r0, [pc, #12]	; (8004bf0 <_ZN5Motor4initEv+0x20>)
 8004be4:	f00a f8c8 	bl	800ed78 <HAL_TIM_PWM_Start>

}
 8004be8:	bf00      	nop
 8004bea:	3708      	adds	r7, #8
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	2004a5e0 	.word	0x2004a5e0

08004bf4 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	da0d      	bge.n	8004c22 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8004c06:	2200      	movs	r2, #0
 8004c08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c0c:	481f      	ldr	r0, [pc, #124]	; (8004c8c <_ZN5Motor9motorCtrlEv+0x98>)
 8004c0e:	f006 f999 	bl	800af44 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	425b      	negs	r3, r3
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	81fb      	strh	r3, [r7, #14]
 8004c20:	e00a      	b.n	8004c38 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8004c22:	2201      	movs	r2, #1
 8004c24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c28:	4818      	ldr	r0, [pc, #96]	; (8004c8c <_ZN5Motor9motorCtrlEv+0x98>)
 8004c2a:	f006 f98b 	bl	800af44 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	da0d      	bge.n	8004c5e <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 8004c42:	2201      	movs	r2, #1
 8004c44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c48:	4810      	ldr	r0, [pc, #64]	; (8004c8c <_ZN5Motor9motorCtrlEv+0x98>)
 8004c4a:	f006 f97b 	bl	800af44 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	425b      	negs	r3, r3
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	81bb      	strh	r3, [r7, #12]
 8004c5c:	e00a      	b.n	8004c74 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004c64:	4809      	ldr	r0, [pc, #36]	; (8004c8c <_ZN5Motor9motorCtrlEv+0x98>)
 8004c66:	f006 f96d 	bl	800af44 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 8004c74:	89fa      	ldrh	r2, [r7, #14]
 8004c76:	4b06      	ldr	r3, [pc, #24]	; (8004c90 <_ZN5Motor9motorCtrlEv+0x9c>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 8004c7c:	89ba      	ldrh	r2, [r7, #12]
 8004c7e:	4b04      	ldr	r3, [pc, #16]	; (8004c90 <_ZN5Motor9motorCtrlEv+0x9c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004c84:	bf00      	nop
 8004c86:	3710      	adds	r7, #16
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	40020c00 	.word	0x40020c00
 8004c90:	2004a5e0 	.word	0x2004a5e0

08004c94 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 8004c94:	b590      	push	{r4, r7, lr}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6178      	str	r0, [r7, #20]
 8004c9c:	ed87 0b02 	vstr	d0, [r7, #8]
 8004ca0:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	4b30      	ldr	r3, [pc, #192]	; (8004d6c <_ZN5Motor8setRatioEdd+0xd8>)
 8004caa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cae:	f7fb ff4b 	bl	8000b48 <__aeabi_dcmpgt>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d005      	beq.n	8004cc4 <_ZN5Motor8setRatioEdd+0x30>
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	4c2b      	ldr	r4, [pc, #172]	; (8004d6c <_ZN5Motor8setRatioEdd+0xd8>)
 8004cbe:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8004cc2:	e00e      	b.n	8004ce2 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8004cc4:	f04f 0200 	mov.w	r2, #0
 8004cc8:	4b29      	ldr	r3, [pc, #164]	; (8004d70 <_ZN5Motor8setRatioEdd+0xdc>)
 8004cca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cce:	f7fb ff1d 	bl	8000b0c <__aeabi_dcmplt>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d004      	beq.n	8004ce2 <_ZN5Motor8setRatioEdd+0x4e>
 8004cd8:	f04f 0300 	mov.w	r3, #0
 8004cdc:	4c24      	ldr	r4, [pc, #144]	; (8004d70 <_ZN5Motor8setRatioEdd+0xdc>)
 8004cde:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	4b21      	ldr	r3, [pc, #132]	; (8004d6c <_ZN5Motor8setRatioEdd+0xd8>)
 8004ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004cec:	f7fb ff2c 	bl	8000b48 <__aeabi_dcmpgt>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d005      	beq.n	8004d02 <_ZN5Motor8setRatioEdd+0x6e>
 8004cf6:	f04f 0300 	mov.w	r3, #0
 8004cfa:	4c1c      	ldr	r4, [pc, #112]	; (8004d6c <_ZN5Motor8setRatioEdd+0xd8>)
 8004cfc:	e9c7 3400 	strd	r3, r4, [r7]
 8004d00:	e00e      	b.n	8004d20 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8004d02:	f04f 0200 	mov.w	r2, #0
 8004d06:	4b1a      	ldr	r3, [pc, #104]	; (8004d70 <_ZN5Motor8setRatioEdd+0xdc>)
 8004d08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d0c:	f7fb fefe 	bl	8000b0c <__aeabi_dcmplt>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d004      	beq.n	8004d20 <_ZN5Motor8setRatioEdd+0x8c>
 8004d16:	f04f 0300 	mov.w	r3, #0
 8004d1a:	4c15      	ldr	r4, [pc, #84]	; (8004d70 <_ZN5Motor8setRatioEdd+0xdc>)
 8004d1c:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8004d20:	f04f 0200 	mov.w	r2, #0
 8004d24:	4b13      	ldr	r3, [pc, #76]	; (8004d74 <_ZN5Motor8setRatioEdd+0xe0>)
 8004d26:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d2a:	f7fb fc7d 	bl	8000628 <__aeabi_dmul>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	460c      	mov	r4, r1
 8004d32:	4618      	mov	r0, r3
 8004d34:	4621      	mov	r1, r4
 8004d36:	f7fb ff27 	bl	8000b88 <__aeabi_d2iz>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	b21a      	sxth	r2, r3
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 8004d42:	f04f 0200 	mov.w	r2, #0
 8004d46:	4b0b      	ldr	r3, [pc, #44]	; (8004d74 <_ZN5Motor8setRatioEdd+0xe0>)
 8004d48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004d4c:	f7fb fc6c 	bl	8000628 <__aeabi_dmul>
 8004d50:	4603      	mov	r3, r0
 8004d52:	460c      	mov	r4, r1
 8004d54:	4618      	mov	r0, r3
 8004d56:	4621      	mov	r1, r4
 8004d58:	f7fb ff16 	bl	8000b88 <__aeabi_d2iz>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	b21a      	sxth	r2, r3
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	805a      	strh	r2, [r3, #2]

}
 8004d64:	bf00      	nop
 8004d66:	371c      	adds	r7, #28
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd90      	pop	{r4, r7, pc}
 8004d6c:	3ff00000 	.word	0x3ff00000
 8004d70:	bff00000 	.word	0xbff00000
 8004d74:	409c2000 	.word	0x409c2000

08004d78 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 8004d78:	b490      	push	{r4, r7}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	603b      	str	r3, [r7, #0]
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	f04f 0300 	mov.w	r3, #0
 8004d8c:	f04f 0400 	mov.w	r4, #0
 8004d90:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	f04f 0300 	mov.w	r3, #0
 8004d9a:	f04f 0400 	mov.w	r4, #0
 8004d9e:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	f04f 0300 	mov.w	r3, #0
 8004da8:	f04f 0400 	mov.w	r4, #0
 8004dac:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	f04f 0300 	mov.w	r3, #0
 8004db6:	f04f 0400 	mov.w	r4, #0
 8004dba:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	f04f 0300 	mov.w	r3, #0
 8004dc4:	f04f 0400 	mov.w	r4, #0
 8004dc8:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	68ba      	ldr	r2, [r7, #8]
 8004dd0:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	683a      	ldr	r2, [r7, #0]
 8004ddc:	609a      	str	r2, [r3, #8]
}
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bc90      	pop	{r4, r7}
 8004de8:	4770      	bx	lr
 8004dea:	0000      	movs	r0, r0
 8004dec:	0000      	movs	r0, r0
	...

08004df0 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8004df0:	b590      	push	{r4, r7, lr}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7fc ff8b 	bl	8001d18 <_ZN3IMU8getOmegaEv>
 8004e02:	ee10 3a10 	vmov	r3, s0
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fb fbb6 	bl	8000578 <__aeabi_f2d>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	460c      	mov	r4, r1
 8004e10:	e9c7 3402 	strd	r3, r4, [r7, #8]
	//float distance = encoder_->getDistance();

	delta_theta_ = current_omega * DELTA_T;
 8004e14:	a310      	add	r3, pc, #64	; (adr r3, 8004e58 <_ZN8Odometry12calcPotitionEv+0x68>)
 8004e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004e1e:	f7fb fc03 	bl	8000628 <__aeabi_dmul>
 8004e22:	4603      	mov	r3, r0
 8004e24:	460c      	mov	r4, r1
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	//x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
	//y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
	theta_= theta_ + delta_theta_;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8004e38:	461a      	mov	r2, r3
 8004e3a:	4623      	mov	r3, r4
 8004e3c:	f7fb fa3e 	bl	80002bc <__adddf3>
 8004e40:	4603      	mov	r3, r0
 8004e42:	460c      	mov	r4, r1
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	e9c2 3408 	strd	r3, r4, [r2, #32]
	//y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);

	//monitor_x = x_sens_;
	//monitor_y = y_sens_;
	//monitor_theta = theta_;
}
 8004e4a:	bf00      	nop
 8004e4c:	3714      	adds	r7, #20
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd90      	pop	{r4, r7, pc}
 8004e52:	bf00      	nop
 8004e54:	f3af 8000 	nop.w
 8004e58:	d2f1a9fc 	.word	0xd2f1a9fc
 8004e5c:	3f50624d 	.word	0x3f50624d

08004e60 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
	calcPotition();
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f7ff ffc1 	bl	8004df0 <_ZN8Odometry12calcPotitionEv>
}
 8004e6e:	bf00      	nop
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 8004e76:	b490      	push	{r4, r7}
 8004e78:	b082      	sub	sp, #8
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
	return theta_;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8004e84:	ec44 3b17 	vmov	d7, r3, r4
}
 8004e88:	eeb0 0a47 	vmov.f32	s0, s14
 8004e8c:	eef0 0a67 	vmov.f32	s1, s15
 8004e90:	3708      	adds	r7, #8
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc90      	pop	{r4, r7}
 8004e96:	4770      	bx	lr

08004e98 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 8004e98:	b490      	push	{r4, r7}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	f04f 0300 	mov.w	r3, #0
 8004ea6:	f04f 0400 	mov.w	r4, #0
 8004eaa:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	f04f 0300 	mov.w	r3, #0
 8004eb4:	f04f 0400 	mov.w	r4, #0
 8004eb8:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	f04f 0300 	mov.w	r3, #0
 8004ec2:	f04f 0400 	mov.w	r4, #0
 8004ec6:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 8004eca:	bf00      	nop
 8004ecc:	3708      	adds	r7, #8
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bc90      	pop	{r4, r7}
 8004ed2:	4770      	bx	lr

08004ed4 <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 8004ed4:	b490      	push	{r4, r7}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	701a      	strb	r2, [r3, #0]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	f04f 0300 	mov.w	r3, #0
 8004ee8:	f04f 0400 	mov.w	r4, #0
 8004eec:	e9c2 3402 	strd	r3, r4, [r2, #8]
 8004ef0:	687a      	ldr	r2, [r7, #4]
 8004ef2:	f04f 0300 	mov.w	r3, #0
 8004ef6:	f04f 0400 	mov.w	r4, #0
 8004efa:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	f04f 0300 	mov.w	r3, #0
 8004f04:	f04f 0400 	mov.w	r4, #0
 8004f08:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8004f12:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8004f16:	2200      	movs	r2, #0
 8004f18:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8004f1a:	4a29      	ldr	r2, [pc, #164]	; (8004fc0 <_ZN13PathFollowingC1Ev+0xec>)
 8004f1c:	f04f 0300 	mov.w	r3, #0
 8004f20:	f04f 0400 	mov.w	r4, #0
 8004f24:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8004f28:	4a25      	ldr	r2, [pc, #148]	; (8004fc0 <_ZN13PathFollowingC1Ev+0xec>)
 8004f2a:	f04f 0300 	mov.w	r3, #0
 8004f2e:	f04f 0400 	mov.w	r4, #0
 8004f32:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8004f36:	4a22      	ldr	r2, [pc, #136]	; (8004fc0 <_ZN13PathFollowingC1Ev+0xec>)
 8004f38:	f04f 0300 	mov.w	r3, #0
 8004f3c:	f04f 0400 	mov.w	r4, #0
 8004f40:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8004f44:	4a1f      	ldr	r2, [pc, #124]	; (8004fc4 <_ZN13PathFollowingC1Ev+0xf0>)
 8004f46:	f04f 0300 	mov.w	r3, #0
 8004f4a:	f04f 0400 	mov.w	r4, #0
 8004f4e:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8004f52:	4a1c      	ldr	r2, [pc, #112]	; (8004fc4 <_ZN13PathFollowingC1Ev+0xf0>)
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	f04f 0400 	mov.w	r4, #0
 8004f5c:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8004f60:	4a18      	ldr	r2, [pc, #96]	; (8004fc4 <_ZN13PathFollowingC1Ev+0xf0>)
 8004f62:	f04f 0300 	mov.w	r3, #0
 8004f66:	f04f 0400 	mov.w	r4, #0
 8004f6a:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8004f6e:	4a15      	ldr	r2, [pc, #84]	; (8004fc4 <_ZN13PathFollowingC1Ev+0xf0>)
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	f04f 0400 	mov.w	r4, #0
 8004f78:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8004f7c:	4a11      	ldr	r2, [pc, #68]	; (8004fc4 <_ZN13PathFollowingC1Ev+0xf0>)
 8004f7e:	f04f 0300 	mov.w	r3, #0
 8004f82:	f04f 0400 	mov.w	r4, #0
 8004f86:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8004f8a:	4a0e      	ldr	r2, [pc, #56]	; (8004fc4 <_ZN13PathFollowingC1Ev+0xf0>)
 8004f8c:	f04f 0300 	mov.w	r3, #0
 8004f90:	f04f 0400 	mov.w	r4, #0
 8004f94:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8004f98:	4a0b      	ldr	r2, [pc, #44]	; (8004fc8 <_ZN13PathFollowingC1Ev+0xf4>)
 8004f9a:	f04f 0300 	mov.w	r3, #0
 8004f9e:	f04f 0400 	mov.w	r4, #0
 8004fa2:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8004fa6:	4a08      	ldr	r2, [pc, #32]	; (8004fc8 <_ZN13PathFollowingC1Ev+0xf4>)
 8004fa8:	f04f 0300 	mov.w	r3, #0
 8004fac:	f04f 0400 	mov.w	r4, #0
 8004fb0:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bc90      	pop	{r4, r7}
 8004fbe:	4770      	bx	lr
 8004fc0:	2004aae0 	.word	0x2004aae0
 8004fc4:	2004aa70 	.word	0x2004aa70
 8004fc8:	2004aad0 	.word	0x2004aad0

08004fcc <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b088      	sub	sp, #32
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8004fd4:	f001 fd4e 	bl	8006a74 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8004fd8:	f107 0318 	add.w	r3, r7, #24
 8004fdc:	2201      	movs	r2, #1
 8004fde:	4915      	ldr	r1, [pc, #84]	; (8005034 <_ZN13PathFollowing4initEv+0x68>)
 8004fe0:	4815      	ldr	r0, [pc, #84]	; (8005038 <_ZN13PathFollowing4initEv+0x6c>)
 8004fe2:	f7fc fc8d 	bl	8001900 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8004fe6:	f107 0310 	add.w	r3, r7, #16
 8004fea:	2201      	movs	r2, #1
 8004fec:	4913      	ldr	r1, [pc, #76]	; (800503c <_ZN13PathFollowing4initEv+0x70>)
 8004fee:	4812      	ldr	r0, [pc, #72]	; (8005038 <_ZN13PathFollowing4initEv+0x6c>)
 8004ff0:	f7fc fc86 	bl	8001900 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8004ff4:	f107 0308 	add.w	r3, r7, #8
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	4911      	ldr	r1, [pc, #68]	; (8005040 <_ZN13PathFollowing4initEv+0x74>)
 8004ffc:	480e      	ldr	r0, [pc, #56]	; (8005038 <_ZN13PathFollowing4initEv+0x6c>)
 8004ffe:	f7fc fc7f 	bl	8001900 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8005002:	ed97 7b06 	vldr	d7, [r7, #24]
 8005006:	ed97 6b04 	vldr	d6, [r7, #16]
 800500a:	ed97 5b02 	vldr	d5, [r7, #8]
 800500e:	eeb0 2a45 	vmov.f32	s4, s10
 8005012:	eef0 2a65 	vmov.f32	s5, s11
 8005016:	eeb0 1a46 	vmov.f32	s2, s12
 800501a:	eef0 1a66 	vmov.f32	s3, s13
 800501e:	eeb0 0a47 	vmov.f32	s0, s14
 8005022:	eef0 0a67 	vmov.f32	s1, s15
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f80c 	bl	8005044 <_ZN13PathFollowing7setGainEddd>
}
 800502c:	bf00      	nop
 800502e:	3720      	adds	r7, #32
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	08018a04 	.word	0x08018a04
 8005038:	08018a0c 	.word	0x08018a0c
 800503c:	08018a14 	.word	0x08018a14
 8005040:	08018a1c 	.word	0x08018a1c

08005044 <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8005044:	b490      	push	{r4, r7}
 8005046:	b088      	sub	sp, #32
 8005048:	af00      	add	r7, sp, #0
 800504a:	61f8      	str	r0, [r7, #28]
 800504c:	ed87 0b04 	vstr	d0, [r7, #16]
 8005050:	ed87 1b02 	vstr	d1, [r7, #8]
 8005054:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8005058:	4a09      	ldr	r2, [pc, #36]	; (8005080 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800505a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800505e:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 8005062:	4a07      	ldr	r2, [pc, #28]	; (8005080 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8005064:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005068:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 800506c:	4a04      	ldr	r2, [pc, #16]	; (8005080 <_ZN13PathFollowing7setGainEddd+0x3c>)
 800506e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005072:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8005076:	bf00      	nop
 8005078:	3720      	adds	r7, #32
 800507a:	46bd      	mov	sp, r7
 800507c:	bc90      	pop	{r4, r7}
 800507e:	4770      	bx	lr
 8005080:	2004aae0 	.word	0x2004aae0

08005084 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 800508c:	2088      	movs	r0, #136	; 0x88
 800508e:	f7fc ff86 	bl	8001f9e <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8005092:	2080      	movs	r0, #128	; 0x80
 8005094:	f7fc ff83 	bl	8001f9e <INA260_init>
}
 8005098:	bf00      	nop
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 80050a0:	b590      	push	{r4, r7, lr}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 80050a8:	2188      	movs	r1, #136	; 0x88
 80050aa:	2002      	movs	r0, #2
 80050ac:	f7fc ff14 	bl	8001ed8 <INA260_read>
 80050b0:	4603      	mov	r3, r0
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7fb fa4e 	bl	8000554 <__aeabi_i2d>
 80050b8:	a30c      	add	r3, pc, #48	; (adr r3, 80050ec <_ZN11PowerSensor12updateValuesEv+0x4c>)
 80050ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050be:	f7fb fab3 	bl	8000628 <__aeabi_dmul>
 80050c2:	4603      	mov	r3, r0
 80050c4:	460c      	mov	r4, r1
 80050c6:	4618      	mov	r0, r3
 80050c8:	4621      	mov	r1, r4
 80050ca:	f7fb fda5 	bl	8000c18 <__aeabi_d2f>
 80050ce:	4602      	mov	r2, r0
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	4a03      	ldr	r2, [pc, #12]	; (80050e8 <_ZN11PowerSensor12updateValuesEv+0x48>)
 80050da:	6013      	str	r3, [r2, #0]
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd90      	pop	{r4, r7, pc}
 80050e4:	f3af 8000 	nop.w
 80050e8:	20000220 	.word	0x20000220
 80050ec:	47ae147b 	.word	0x47ae147b
 80050f0:	3f547ae1 	.word	0x3f547ae1

080050f4 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	ee07 3a90 	vmov	s15, r3

}
 8005104:	eeb0 0a67 	vmov.f32	s0, s15
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
	...

08005114 <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 800511c:	2300      	movs	r3, #0
 800511e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8005120:	2102      	movs	r1, #2
 8005122:	4822      	ldr	r0, [pc, #136]	; (80051ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8005124:	f005 fef6 	bl	800af14 <HAL_GPIO_ReadPin>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	bf0c      	ite	eq
 800512e:	2301      	moveq	r3, #1
 8005130:	2300      	movne	r3, #0
 8005132:	b2db      	uxtb	r3, r3
 8005134:	2b00      	cmp	r3, #0
 8005136:	d003      	beq.n	8005140 <_ZN12RotarySwitch8getValueEv+0x2c>
 8005138:	89fb      	ldrh	r3, [r7, #14]
 800513a:	f043 0301 	orr.w	r3, r3, #1
 800513e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8005140:	2108      	movs	r1, #8
 8005142:	481a      	ldr	r0, [pc, #104]	; (80051ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8005144:	f005 fee6 	bl	800af14 <HAL_GPIO_ReadPin>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	bf0c      	ite	eq
 800514e:	2301      	moveq	r3, #1
 8005150:	2300      	movne	r3, #0
 8005152:	b2db      	uxtb	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d003      	beq.n	8005160 <_ZN12RotarySwitch8getValueEv+0x4c>
 8005158:	89fb      	ldrh	r3, [r7, #14]
 800515a:	f043 0302 	orr.w	r3, r3, #2
 800515e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8005160:	2110      	movs	r1, #16
 8005162:	4812      	ldr	r0, [pc, #72]	; (80051ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8005164:	f005 fed6 	bl	800af14 <HAL_GPIO_ReadPin>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	bf0c      	ite	eq
 800516e:	2301      	moveq	r3, #1
 8005170:	2300      	movne	r3, #0
 8005172:	b2db      	uxtb	r3, r3
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <_ZN12RotarySwitch8getValueEv+0x6c>
 8005178:	89fb      	ldrh	r3, [r7, #14]
 800517a:	f043 0304 	orr.w	r3, r3, #4
 800517e:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8005180:	2180      	movs	r1, #128	; 0x80
 8005182:	480a      	ldr	r0, [pc, #40]	; (80051ac <_ZN12RotarySwitch8getValueEv+0x98>)
 8005184:	f005 fec6 	bl	800af14 <HAL_GPIO_ReadPin>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	bf0c      	ite	eq
 800518e:	2301      	moveq	r3, #1
 8005190:	2300      	movne	r3, #0
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <_ZN12RotarySwitch8getValueEv+0x8c>
 8005198:	89fb      	ldrh	r3, [r7, #14]
 800519a:	f043 0308 	orr.w	r3, r3, #8
 800519e:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 80051a0:	89fb      	ldrh	r3, [r7, #14]

}
 80051a2:	4618      	mov	r0, r3
 80051a4:	3710      	adds	r7, #16
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	40020c00 	.word	0x40020c00

080051b0 <_ZN10SideSensorC1Ev>:

uint16_t mon_status;
bool mon_status_L, mon_status_R;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), status_L_(false), status_R_(false), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	801a      	strh	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	709a      	strb	r2, [r3, #2]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	70da      	strb	r2, [r3, #3]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	809a      	strh	r2, [r3, #4]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	80da      	strh	r2, [r3, #6]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	721a      	strb	r2, [r3, #8]
{

}
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4618      	mov	r0, r3
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
	...

080051ec <_ZN10SideSensor12updateStatusEv>:

void SideSensor::updateStatus()
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
	static uint16_t cnt_l, cnt_r;

	if(ignore_flag_ == false){
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	7a1b      	ldrb	r3, [r3, #8]
 80051f8:	f083 0301 	eor.w	r3, r3, #1
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 80ca 	beq.w	8005398 <_ZN10SideSensor12updateStatusEv+0x1ac>
		if(status_R_== false){
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	78db      	ldrb	r3, [r3, #3]
 8005208:	f083 0301 	eor.w	r3, r3, #1
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d02f      	beq.n	8005272 <_ZN10SideSensor12updateStatusEv+0x86>
			if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2) && HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8) ){ // Right is white and Left is black
 8005212:	2104      	movs	r1, #4
 8005214:	4862      	ldr	r0, [pc, #392]	; (80053a0 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 8005216:	f005 fe7d 	bl	800af14 <HAL_GPIO_ReadPin>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d109      	bne.n	8005234 <_ZN10SideSensor12updateStatusEv+0x48>
 8005220:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005224:	485f      	ldr	r0, [pc, #380]	; (80053a4 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8005226:	f005 fe75 	bl	800af14 <HAL_GPIO_ReadPin>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <_ZN10SideSensor12updateStatusEv+0x48>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <_ZN10SideSensor12updateStatusEv+0x4a>
 8005234:	2300      	movs	r3, #0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d006      	beq.n	8005248 <_ZN10SideSensor12updateStatusEv+0x5c>
				cnt_r++;
 800523a:	4b5b      	ldr	r3, [pc, #364]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 800523c:	881b      	ldrh	r3, [r3, #0]
 800523e:	3301      	adds	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	4b59      	ldr	r3, [pc, #356]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005244:	801a      	strh	r2, [r3, #0]
 8005246:	e002      	b.n	800524e <_ZN10SideSensor12updateStatusEv+0x62>
			}
			else{
				cnt_r = 0;
 8005248:	4b57      	ldr	r3, [pc, #348]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 800524a:	2200      	movs	r2, #0
 800524c:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 800524e:	4b56      	ldr	r3, [pc, #344]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005250:	881b      	ldrh	r3, [r3, #0]
 8005252:	2b04      	cmp	r3, #4
 8005254:	d93b      	bls.n	80052ce <_ZN10SideSensor12updateStatusEv+0xe2>
				status_ |= 0x01;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	f043 0301 	orr.w	r3, r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	801a      	strh	r2, [r3, #0]
				status_R_ = true;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	70da      	strb	r2, [r3, #3]
				cnt_r = 0;
 800526a:	4b4f      	ldr	r3, [pc, #316]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 800526c:	2200      	movs	r2, #0
 800526e:	801a      	strh	r2, [r3, #0]
 8005270:	e02d      	b.n	80052ce <_ZN10SideSensor12updateStatusEv+0xe2>
			}

		}
		else if(status_R_== true){
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	78db      	ldrb	r3, [r3, #3]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d029      	beq.n	80052ce <_ZN10SideSensor12updateStatusEv+0xe2>
			if(HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){ // Right is black
 800527a:	2104      	movs	r1, #4
 800527c:	4848      	ldr	r0, [pc, #288]	; (80053a0 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 800527e:	f005 fe49 	bl	800af14 <HAL_GPIO_ReadPin>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	bf14      	ite	ne
 8005288:	2301      	movne	r3, #1
 800528a:	2300      	moveq	r3, #0
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d006      	beq.n	80052a0 <_ZN10SideSensor12updateStatusEv+0xb4>
				cnt_r++;
 8005292:	4b45      	ldr	r3, [pc, #276]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 8005294:	881b      	ldrh	r3, [r3, #0]
 8005296:	3301      	adds	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	4b43      	ldr	r3, [pc, #268]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 800529c:	801a      	strh	r2, [r3, #0]
 800529e:	e002      	b.n	80052a6 <_ZN10SideSensor12updateStatusEv+0xba>
			}
			else{
				cnt_r = 0;
 80052a0:	4b41      	ldr	r3, [pc, #260]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_r >= 5){
 80052a6:	4b40      	ldr	r3, [pc, #256]	; (80053a8 <_ZN10SideSensor12updateStatusEv+0x1bc>)
 80052a8:	881b      	ldrh	r3, [r3, #0]
 80052aa:	2b04      	cmp	r3, #4
 80052ac:	d90f      	bls.n	80052ce <_ZN10SideSensor12updateStatusEv+0xe2>
				status_ ^= 0x01;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	881b      	ldrh	r3, [r3, #0]
 80052b2:	f083 0301 	eor.w	r3, r3, #1
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	801a      	strh	r2, [r3, #0]
				status_R_ = false;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	70da      	strb	r2, [r3, #3]

				white_line_cnt_r_++;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	88db      	ldrh	r3, [r3, #6]
 80052c6:	3301      	adds	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	80da      	strh	r2, [r3, #6]
				//mon_cnt_r = white_line_cnt_r_;
			}
		}


		if(status_L_== false){
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	789b      	ldrb	r3, [r3, #2]
 80052d2:	f083 0301 	eor.w	r3, r3, #1
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d02e      	beq.n	800533a <_ZN10SideSensor12updateStatusEv+0x14e>
			if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8) && HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_2)){ //Left is white and Right is black
 80052dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80052e0:	4830      	ldr	r0, [pc, #192]	; (80053a4 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 80052e2:	f005 fe17 	bl	800af14 <HAL_GPIO_ReadPin>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d108      	bne.n	80052fe <_ZN10SideSensor12updateStatusEv+0x112>
 80052ec:	2104      	movs	r1, #4
 80052ee:	482c      	ldr	r0, [pc, #176]	; (80053a0 <_ZN10SideSensor12updateStatusEv+0x1b4>)
 80052f0:	f005 fe10 	bl	800af14 <HAL_GPIO_ReadPin>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <_ZN10SideSensor12updateStatusEv+0x112>
 80052fa:	2301      	movs	r3, #1
 80052fc:	e000      	b.n	8005300 <_ZN10SideSensor12updateStatusEv+0x114>
 80052fe:	2300      	movs	r3, #0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d006      	beq.n	8005312 <_ZN10SideSensor12updateStatusEv+0x126>
				cnt_l++;
 8005304:	4b29      	ldr	r3, [pc, #164]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	3301      	adds	r3, #1
 800530a:	b29a      	uxth	r2, r3
 800530c:	4b27      	ldr	r3, [pc, #156]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800530e:	801a      	strh	r2, [r3, #0]
 8005310:	e002      	b.n	8005318 <_ZN10SideSensor12updateStatusEv+0x12c>
			}
			else{
				cnt_l = 0;
 8005312:	4b26      	ldr	r3, [pc, #152]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8005314:	2200      	movs	r2, #0
 8005316:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 8005318:	4b24      	ldr	r3, [pc, #144]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800531a:	881b      	ldrh	r3, [r3, #0]
 800531c:	2b04      	cmp	r3, #4
 800531e:	d90c      	bls.n	800533a <_ZN10SideSensor12updateStatusEv+0x14e>
				status_ |= 0x02;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	881b      	ldrh	r3, [r3, #0]
 8005324:	f043 0302 	orr.w	r3, r3, #2
 8005328:	b29a      	uxth	r2, r3
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	801a      	strh	r2, [r3, #0]
				status_L_ = true;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	709a      	strb	r2, [r3, #2]
				cnt_l = 0;
 8005334:	4b1d      	ldr	r3, [pc, #116]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8005336:	2200      	movs	r2, #0
 8005338:	801a      	strh	r2, [r3, #0]
			}

		}
		if(status_L_== true){
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	789b      	ldrb	r3, [r3, #2]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d02a      	beq.n	8005398 <_ZN10SideSensor12updateStatusEv+0x1ac>
			if(HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_8)){ //Left is black
 8005342:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005346:	4817      	ldr	r0, [pc, #92]	; (80053a4 <_ZN10SideSensor12updateStatusEv+0x1b8>)
 8005348:	f005 fde4 	bl	800af14 <HAL_GPIO_ReadPin>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	bf14      	ite	ne
 8005352:	2301      	movne	r3, #1
 8005354:	2300      	moveq	r3, #0
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d006      	beq.n	800536a <_ZN10SideSensor12updateStatusEv+0x17e>
				cnt_l++;
 800535c:	4b13      	ldr	r3, [pc, #76]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800535e:	881b      	ldrh	r3, [r3, #0]
 8005360:	3301      	adds	r3, #1
 8005362:	b29a      	uxth	r2, r3
 8005364:	4b11      	ldr	r3, [pc, #68]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8005366:	801a      	strh	r2, [r3, #0]
 8005368:	e002      	b.n	8005370 <_ZN10SideSensor12updateStatusEv+0x184>
			}
			else{
				cnt_l = 0;
 800536a:	4b10      	ldr	r3, [pc, #64]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 800536c:	2200      	movs	r2, #0
 800536e:	801a      	strh	r2, [r3, #0]
			}
			if(cnt_l >= 5){
 8005370:	4b0e      	ldr	r3, [pc, #56]	; (80053ac <_ZN10SideSensor12updateStatusEv+0x1c0>)
 8005372:	881b      	ldrh	r3, [r3, #0]
 8005374:	2b04      	cmp	r3, #4
 8005376:	d90f      	bls.n	8005398 <_ZN10SideSensor12updateStatusEv+0x1ac>
				status_ ^= 0x02;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	881b      	ldrh	r3, [r3, #0]
 800537c:	f083 0302 	eor.w	r3, r3, #2
 8005380:	b29a      	uxth	r2, r3
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	801a      	strh	r2, [r3, #0]
				status_L_ = false;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	709a      	strb	r2, [r3, #2]

				white_line_cnt_l_++;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	889b      	ldrh	r3, [r3, #4]
 8005390:	3301      	adds	r3, #1
 8005392:	b29a      	uxth	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	809a      	strh	r2, [r3, #4]
		//mon_status = status_;
		//mon_status_L = status_L_;
		//mon_status_R = status_R_;
	}

}
 8005398:	bf00      	nop
 800539a:	3708      	adds	r7, #8
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40021000 	.word	0x40021000
 80053a4:	40020c00 	.word	0x40020c00
 80053a8:	20000226 	.word	0x20000226
 80053ac:	20000224 	.word	0x20000224

080053b0 <_ZN10SideSensor10getStatusLEv>:
{
	return status_;
}

bool SideSensor::getStatusL()
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
	return status_L_;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	789b      	ldrb	r3, [r3, #2]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	88db      	ldrh	r3, [r3, #6]
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	809a      	strh	r2, [r3, #4]
	white_line_cnt_r_ = 0;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	80da      	strh	r2, [r3, #6]
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	721a      	strb	r2, [r3, #8]
}
 800540e:	bf00      	nop
 8005410:	370c      	adds	r7, #12
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr

0800541a <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 800541a:	b480      	push	{r7}
 800541c:	b083      	sub	sp, #12
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	721a      	strb	r2, [r3, #8]
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	7a1b      	ldrb	r3, [r3, #8]
}
 8005440:	4618      	mov	r0, r3
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	3308      	adds	r3, #8
 800545c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005460:	2100      	movs	r1, #0
 8005462:	4618      	mov	r0, r3
 8005464:	f00e fff6 	bl	8014454 <memset>
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800546e:	811a      	strh	r2, [r3, #8]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005476:	815a      	strh	r2, [r3, #10]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800547e:	819a      	strh	r2, [r3, #12]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005486:	81da      	strh	r2, [r3, #14]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800548e:	821a      	strh	r2, [r3, #16]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005496:	825a      	strh	r2, [r3, #18]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2201      	movs	r2, #1
 800549c:	829a      	strh	r2, [r3, #20]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2201      	movs	r2, #1
 80054a2:	82da      	strh	r2, [r3, #22]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2201      	movs	r2, #1
 80054a8:	831a      	strh	r2, [r3, #24]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2201      	movs	r2, #1
 80054ae:	835a      	strh	r2, [r3, #26]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2201      	movs	r2, #1
 80054b4:	839a      	strh	r2, [r3, #28]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	83da      	strh	r2, [r3, #30]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	841a      	strh	r2, [r3, #32]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054c8:	845a      	strh	r2, [r3, #34]	; 0x22
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2201      	movs	r2, #1
 80054ce:	849a      	strh	r2, [r3, #36]	; 0x24
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054d6:	84da      	strh	r2, [r3, #38]	; 0x26
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2201      	movs	r2, #1
 80054dc:	851a      	strh	r2, [r3, #40]	; 0x28
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	859a      	strh	r2, [r3, #44]	; 0x2c
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054f2:	85da      	strh	r2, [r3, #46]	; 0x2e
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80054fa:	861a      	strh	r2, [r3, #48]	; 0x30
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2201      	movs	r2, #1
 8005500:	865a      	strh	r2, [r3, #50]	; 0x32
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2201      	movs	r2, #1
 8005506:	869a      	strh	r2, [r3, #52]	; 0x34
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800550e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005516:	871a      	strh	r2, [r3, #56]	; 0x38
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2201      	movs	r2, #1
 800551c:	875a      	strh	r2, [r3, #58]	; 0x3a
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2201      	movs	r2, #1
 8005522:	879a      	strh	r2, [r3, #60]	; 0x3c
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2201      	movs	r2, #1
 8005528:	87da      	strh	r2, [r3, #62]	; 0x3e
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005530:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2201      	movs	r2, #1
 8005538:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2201      	movs	r2, #1
 8005540:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2201      	movs	r2, #1
 8005548:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005552:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2201      	movs	r2, #1
 800555a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005564:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800556e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2201      	movs	r2, #1
 8005576:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005580:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2201      	movs	r2, #1
 8005588:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2201      	movs	r2, #1
 8005590:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800559a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055a4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2201      	movs	r2, #1
 80055b6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2201      	movs	r2, #1
 80055be:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055c8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2201      	movs	r2, #1
 80055e0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055f2:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2201      	movs	r2, #1
 8005602:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800560c:	f8a3 2072 	strh.w	r2, [r3, #114]	; 0x72
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2201      	movs	r2, #1
 8005614:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800561e:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2201      	movs	r2, #1
 8005626:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2201      	movs	r2, #1
 800562e:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005638:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2201      	movs	r2, #1
 8005640:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2201      	movs	r2, #1
 8005648:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005652:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800565c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2201      	movs	r2, #1
 8005664:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800566e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005678:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2201      	movs	r2, #1
 8005680:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800568a:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005694:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800569e:	f8a3 2092 	strh.w	r2, [r3, #146]	; 0x92
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056c0:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056ca:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056d4:	f8a3 209e 	strh.w	r2, [r3, #158]	; 0x9e
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056de:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f8a3 20a2 	strh.w	r2, [r3, #162]	; 0xa2
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056f0:	f8a3 20a4 	strh.w	r2, [r3, #164]	; 0xa4
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f8a3 20a6 	strh.w	r2, [r3, #166]	; 0xa6
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2201      	movs	r2, #1
 8005700:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2201      	movs	r2, #1
 8005708:	f8a3 20aa 	strh.w	r2, [r3, #170]	; 0xaa
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2201      	movs	r2, #1
 8005710:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2201      	movs	r2, #1
 8005718:	f8a3 20ae 	strh.w	r2, [r3, #174]	; 0xae
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005722:	f8a3 20b0 	strh.w	r2, [r3, #176]	; 0xb0
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800572c:	f8a3 20b2 	strh.w	r2, [r3, #178]	; 0xb2
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2201      	movs	r2, #1
 8005734:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800573e:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005750:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2201      	movs	r2, #1
 8005758:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2201      	movs	r2, #1
 8005760:	f8a3 20be 	strh.w	r2, [r3, #190]	; 0xbe
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005772:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800577c:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2201      	movs	r2, #1
 8005784:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2201      	movs	r2, #1
 800578c:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005796:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2201      	movs	r2, #1
 800579e:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057a8:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f04f 0200 	mov.w	r2, #0
 80057ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	687a      	ldr	r2, [r7, #4]
 80057d0:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	4618      	mov	r0, r3
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:
//#include "ICM_20648.h"
#include <stdio.h>

float mon_current_velocity;

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	60f8      	str	r0, [r7, #12]
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	607a      	str	r2, [r7, #4]
 80057e8:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f04f 0200 	mov.w	r2, #0
 80057f0:	601a      	str	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f04f 0200 	mov.w	r2, #0
 80057f8:	605a      	str	r2, [r3, #4]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f04f 0200 	mov.w	r2, #0
 8005800:	609a      	str	r2, [r3, #8]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f04f 0200 	mov.w	r2, #0
 8005808:	60da      	str	r2, [r3, #12]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	f04f 0200 	mov.w	r2, #0
 8005810:	611a      	str	r2, [r3, #16]
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	615a      	str	r2, [r3, #20]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f04f 0200 	mov.w	r2, #0
 8005820:	619a      	str	r2, [r3, #24]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	61da      	str	r2, [r3, #28]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f04f 0200 	mov.w	r2, #0
 8005830:	621a      	str	r2, [r3, #32]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f04f 0200 	mov.w	r2, #0
 8005838:	625a      	str	r2, [r3, #36]	; 0x24
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	68ba      	ldr	r2, [r7, #8]
 8005856:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	639a      	str	r2, [r3, #56]	; 0x38

}
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4618      	mov	r0, r3
 8005868:	3714      	adds	r7, #20
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	0000      	movs	r0, r0
 8005874:	0000      	movs	r0, r0
	...

08005878 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 8005878:	b590      	push	{r4, r7, lr}
 800587a:	b087      	sub	sp, #28
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005884:	f107 020c 	add.w	r2, r7, #12
 8005888:	f107 0110 	add.w	r1, r7, #16
 800588c:	4618      	mov	r0, r3
 800588e:	f7fb fe8d 	bl	80015ac <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 8005892:	ed97 7a04 	vldr	s14, [r7, #16]
 8005896:	edd7 7a03 	vldr	s15, [r7, #12]
 800589a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800589e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80058a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058a6:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 80058aa:	6978      	ldr	r0, [r7, #20]
 80058ac:	f7fa fe64 	bl	8000578 <__aeabi_f2d>
 80058b0:	a30e      	add	r3, pc, #56	; (adr r3, 80058ec <_ZN12VelocityCtrl12calcVelocityEv+0x74>)
 80058b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b6:	f7fa feb7 	bl	8000628 <__aeabi_dmul>
 80058ba:	4603      	mov	r3, r0
 80058bc:	460c      	mov	r4, r1
 80058be:	4618      	mov	r0, r3
 80058c0:	4621      	mov	r1, r4
 80058c2:	f7fb f9a9 	bl	8000c18 <__aeabi_d2f>
 80058c6:	4602      	mov	r2, r0
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	609a      	str	r2, [r3, #8]
	mon_current_velocity = current_velocity_;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	4a05      	ldr	r2, [pc, #20]	; (80058e8 <_ZN12VelocityCtrl12calcVelocityEv+0x70>)
 80058d2:	6013      	str	r3, [r2, #0]

	return current_velocity_;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	ee07 3a90 	vmov	s15, r3
}
 80058dc:	eeb0 0a67 	vmov.f32	s0, s15
 80058e0:	371c      	adds	r7, #28
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd90      	pop	{r4, r7, pc}
 80058e6:	bf00      	nop
 80058e8:	20000228 	.word	0x20000228
 80058ec:	1ab1d998 	.word	0x1ab1d998
 80058f0:	3f7830b5 	.word	0x3f7830b5
 80058f4:	00000000 	.word	0x00000000

080058f8 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 80058f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058fa:	b087      	sub	sp, #28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	ed93 7a00 	vldr	s14, [r3]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	edd3 7a02 	vldr	s15, [r3, #8]
 800590c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005910:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800591a:	2b00      	cmp	r3, #0
 800591c:	d007      	beq.n	800592e <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 800591e:	4b48      	ldr	r3, [pc, #288]	; (8005a40 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005920:	f04f 0200 	mov.w	r2, #0
 8005924:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	edd3 7a04 	vldr	s15, [r3, #16]
 8005934:	ed97 7a05 	vldr	s14, [r7, #20]
 8005938:	ee67 7a27 	vmul.f32	s15, s14, s15
 800593c:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 8005940:	4b3f      	ldr	r3, [pc, #252]	; (8005a40 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4618      	mov	r0, r3
 8005946:	f7fa fe17 	bl	8000578 <__aeabi_f2d>
 800594a:	4604      	mov	r4, r0
 800594c:	460d      	mov	r5, r1
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	ed93 7a06 	vldr	s14, [r3, #24]
 8005954:	edd7 7a05 	vldr	s15, [r7, #20]
 8005958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800595c:	ee17 0a90 	vmov	r0, s15
 8005960:	f7fa fe0a 	bl	8000578 <__aeabi_f2d>
 8005964:	a334      	add	r3, pc, #208	; (adr r3, 8005a38 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8005966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596a:	f7fa fe5d 	bl	8000628 <__aeabi_dmul>
 800596e:	4602      	mov	r2, r0
 8005970:	460b      	mov	r3, r1
 8005972:	4620      	mov	r0, r4
 8005974:	4629      	mov	r1, r5
 8005976:	f7fa fca1 	bl	80002bc <__adddf3>
 800597a:	4603      	mov	r3, r0
 800597c:	460c      	mov	r4, r1
 800597e:	4618      	mov	r0, r3
 8005980:	4621      	mov	r1, r4
 8005982:	f7fb f949 	bl	8000c18 <__aeabi_d2f>
 8005986:	4602      	mov	r2, r0
 8005988:	4b2d      	ldr	r3, [pc, #180]	; (8005a40 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 800598a:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	ed93 7a05 	vldr	s14, [r3, #20]
 8005992:	4b2c      	ldr	r3, [pc, #176]	; (8005a44 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005994:	edd3 7a00 	vldr	s15, [r3]
 8005998:	edd7 6a05 	vldr	s13, [r7, #20]
 800599c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80059a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059a4:	ee17 0a90 	vmov	r0, s15
 80059a8:	f7fa fde6 	bl	8000578 <__aeabi_f2d>
 80059ac:	a322      	add	r3, pc, #136	; (adr r3, 8005a38 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 80059ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b2:	f7fa ff63 	bl	800087c <__aeabi_ddiv>
 80059b6:	4603      	mov	r3, r0
 80059b8:	460c      	mov	r4, r1
 80059ba:	4618      	mov	r0, r3
 80059bc:	4621      	mov	r1, r4
 80059be:	f7fb f92b 	bl	8000c18 <__aeabi_d2f>
 80059c2:	4603      	mov	r3, r0
 80059c4:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 80059c6:	ed97 7a04 	vldr	s14, [r7, #16]
 80059ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80059ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80059d2:	4b1b      	ldr	r3, [pc, #108]	; (8005a40 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80059d4:	edd3 7a00 	vldr	s15, [r3]
 80059d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059dc:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80059ea:	edd7 7a02 	vldr	s15, [r7, #8]
 80059ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80059f2:	ee17 0a90 	vmov	r0, s15
 80059f6:	f7fa fdbf 	bl	8000578 <__aeabi_f2d>
 80059fa:	4605      	mov	r5, r0
 80059fc:	460e      	mov	r6, r1
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8005a04:	ed97 7a02 	vldr	s14, [r7, #8]
 8005a08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a0c:	ee17 0a90 	vmov	r0, s15
 8005a10:	f7fa fdb2 	bl	8000578 <__aeabi_f2d>
 8005a14:	4602      	mov	r2, r0
 8005a16:	460b      	mov	r3, r1
 8005a18:	ec43 2b11 	vmov	d1, r2, r3
 8005a1c:	ec46 5b10 	vmov	d0, r5, r6
 8005a20:	4620      	mov	r0, r4
 8005a22:	f7ff f937 	bl	8004c94 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 8005a26:	4a07      	ldr	r2, [pc, #28]	; (8005a44 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	6013      	str	r3, [r2, #0]
}
 8005a2c:	bf00      	nop
 8005a2e:	371c      	adds	r7, #28
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a34:	f3af 8000 	nop.w
 8005a38:	d2f1a9fc 	.word	0xd2f1a9fc
 8005a3c:	3f50624d 	.word	0x3f50624d
 8005a40:	20000230 	.word	0x20000230
 8005a44:	2000022c 	.word	0x2000022c

08005a48 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	ed87 0a02 	vstr	s0, [r7, #8]
 8005a54:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	605a      	str	r2, [r3, #4]
}
 8005a64:	bf00      	nop
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr

08005a70 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	ed87 0a02 	vstr	s0, [r7, #8]
 8005a7c:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005a8c:	bf00      	nop
 8005a8e:	3714      	adds	r7, #20
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	ed87 0a02 	vstr	s0, [r7, #8]
 8005aa4:	edc7 0a01 	vstr	s1, [r7, #4]
 8005aa8:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	68ba      	ldr	r2, [r7, #8]
 8005ab0:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	615a      	str	r2, [r3, #20]
}
 8005abe:	bf00      	nop
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr

08005aca <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b085      	sub	sp, #20
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	60f8      	str	r0, [r7, #12]
 8005ad2:	ed87 0a02 	vstr	s0, [r7, #8]
 8005ad6:	edc7 0a01 	vstr	s1, [r7, #4]
 8005ada:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	683a      	ldr	r2, [r7, #0]
 8005aee:	621a      	str	r2, [r3, #32]
}
 8005af0:	bf00      	nop
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b082      	sub	sp, #8
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
    calcVelocity();
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f7ff feb7 	bl	8005878 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d002      	beq.n	8005b1a <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f7ff feef 	bl	80058f8 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8005b1a:	bf00      	nop
 8005b1c:	3708      	adds	r7, #8
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 8005b22:	b480      	push	{r7}
 8005b24:	b083      	sub	sp, #12
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 8005b3a:	bf00      	nop
 8005b3c:	370c      	adds	r7, #12
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
	...

08005b48 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8005b78 <_ZN12VelocityCtrl4stopEv+0x30>
 8005b60:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8005b78 <_ZN12VelocityCtrl4stopEv+0x30>
 8005b64:	4618      	mov	r0, r3
 8005b66:	f7ff f895 	bl	8004c94 <_ZN5Motor8setRatioEdd>

}
 8005b6a:	bf00      	nop
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	f3af 8000 	nop.w
	...

08005b80 <HAL_TIM_PeriodElapsedCallback>:
	cppExit(GPIO_Pin);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7){
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a1e      	ldr	r2, [pc, #120]	; (8005c08 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d10e      	bne.n	8005bb0 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip100ns();
 8005b92:	f001 fe0f 	bl	80077b4 <cppFlip100ns>

		tim7_timer++;
 8005b96:	4b1d      	ldr	r3, [pc, #116]	; (8005c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	4a1b      	ldr	r2, [pc, #108]	; (8005c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005b9e:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 8005ba0:	4b1a      	ldr	r3, [pc, #104]	; (8005c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a1a      	ldr	r2, [pc, #104]	; (8005c10 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d902      	bls.n	8005bb0 <HAL_TIM_PeriodElapsedCallback+0x30>
 8005baa:	4b18      	ldr	r3, [pc, #96]	; (8005c0c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8005bac:	2200      	movs	r2, #0
 8005bae:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM6){
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a17      	ldr	r2, [pc, #92]	; (8005c14 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d10e      	bne.n	8005bd8 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip1ms();
 8005bba:	f001 fdcb 	bl	8007754 <cppFlip1ms>

		tim6_timer++;
 8005bbe:	4b16      	ldr	r3, [pc, #88]	; (8005c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	4a14      	ldr	r2, [pc, #80]	; (8005c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005bc6:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 8005bc8:	4b13      	ldr	r3, [pc, #76]	; (8005c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a10      	ldr	r2, [pc, #64]	; (8005c10 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d902      	bls.n	8005bd8 <HAL_TIM_PeriodElapsedCallback+0x58>
 8005bd2:	4b11      	ldr	r3, [pc, #68]	; (8005c18 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM13){
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a0f      	ldr	r2, [pc, #60]	; (8005c1c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d10e      	bne.n	8005c00 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 8005be2:	f001 fdf1 	bl	80077c8 <cppFlip10ms>

		tim13_timer++;
 8005be6:	4b0e      	ldr	r3, [pc, #56]	; (8005c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	3301      	adds	r3, #1
 8005bec:	4a0c      	ldr	r2, [pc, #48]	; (8005c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005bee:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a06      	ldr	r2, [pc, #24]	; (8005c10 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d902      	bls.n	8005c00 <HAL_TIM_PeriodElapsedCallback+0x80>
 8005bfa:	4b09      	ldr	r3, [pc, #36]	; (8005c20 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	601a      	str	r2, [r3, #0]
	}

}
 8005c00:	bf00      	nop
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	40001400 	.word	0x40001400
 8005c0c:	2004a794 	.word	0x2004a794
 8005c10:	0001869f 	.word	0x0001869f
 8005c14:	40001000 	.word	0x40001000
 8005c18:	2004a750 	.word	0x2004a750
 8005c1c:	40001c00 	.word	0x40001c00
 8005c20:	2004a798 	.word	0x2004a798

08005c24 <init>:

void init()
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c2e:	4808      	ldr	r0, [pc, #32]	; (8005c50 <init+0x2c>)
 8005c30:	f005 f988 	bl	800af44 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 8005c34:	4807      	ldr	r0, [pc, #28]	; (8005c54 <init+0x30>)
 8005c36:	f009 f850 	bl	800ecda <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8005c3a:	4807      	ldr	r0, [pc, #28]	; (8005c58 <init+0x34>)
 8005c3c:	f009 f84d 	bl	800ecda <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8005c40:	4806      	ldr	r0, [pc, #24]	; (8005c5c <init+0x38>)
 8005c42:	f009 f84a 	bl	800ecda <HAL_TIM_Base_Start_IT>

	cppInit();
 8005c46:	f001 fce3 	bl	8007610 <cppInit>

	//path_following_initialize();

}
 8005c4a:	bf00      	nop
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	40021000 	.word	0x40021000
 8005c54:	2004a87c 	.word	0x2004a87c
 8005c58:	2004aa20 	.word	0x2004aa20
 8005c5c:	2004a79c 	.word	0x2004a79c

08005c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005c64:	f003 fe66 	bl	8009934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005c68:	f000 f82a 	bl	8005cc0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005c6c:	f000 fdbc 	bl	80067e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8005c70:	f000 fd8a 	bl	8006788 <MX_DMA_Init>
  MX_I2C2_Init();
 8005c74:	f000 f9e8 	bl	8006048 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8005c78:	f000 fa14 	bl	80060a4 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8005c7c:	f000 fa32 	bl	80060e4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8005c80:	f000 fa66 	bl	8006150 <MX_TIM1_Init>
  MX_TIM4_Init();
 8005c84:	f000 fb70 	bl	8006368 <MX_TIM4_Init>
  MX_TIM8_Init();
 8005c88:	f000 fc3c 	bl	8006504 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8005c8c:	f000 fd52 	bl	8006734 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8005c90:	f00a fff6 	bl	8010c80 <MX_FATFS_Init>
  MX_TIM6_Init();
 8005c94:	f000 fbcc 	bl	8006430 <MX_TIM6_Init>
  MX_I2C1_Init();
 8005c98:	f000 f9a8 	bl	8005fec <MX_I2C1_Init>
  MX_TIM3_Init();
 8005c9c:	f000 fb00 	bl	80062a0 <MX_TIM3_Init>
  MX_TIM10_Init();
 8005ca0:	f000 fc88 	bl	80065b4 <MX_TIM10_Init>
  MX_TIM11_Init();
 8005ca4:	f000 fcd4 	bl	8006650 <MX_TIM11_Init>
  MX_ADC2_Init();
 8005ca8:	f000 f898 	bl	8005ddc <MX_ADC2_Init>
  MX_TIM7_Init();
 8005cac:	f000 fbf6 	bl	800649c <MX_TIM7_Init>
  MX_TIM13_Init();
 8005cb0:	f000 fd1c 	bl	80066ec <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 8005cb4:	f7ff ffb6 	bl	8005c24 <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 8005cb8:	f001 fd8e 	bl	80077d8 <cppLoop>
 8005cbc:	e7fc      	b.n	8005cb8 <main+0x58>
	...

08005cc0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b0a4      	sub	sp, #144	; 0x90
 8005cc4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005cc6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005cca:	2234      	movs	r2, #52	; 0x34
 8005ccc:	2100      	movs	r1, #0
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f00e fbc0 	bl	8014454 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005cd4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005cd8:	2200      	movs	r2, #0
 8005cda:	601a      	str	r2, [r3, #0]
 8005cdc:	605a      	str	r2, [r3, #4]
 8005cde:	609a      	str	r2, [r3, #8]
 8005ce0:	60da      	str	r2, [r3, #12]
 8005ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005ce4:	f107 030c 	add.w	r3, r7, #12
 8005ce8:	223c      	movs	r2, #60	; 0x3c
 8005cea:	2100      	movs	r1, #0
 8005cec:	4618      	mov	r0, r3
 8005cee:	f00e fbb1 	bl	8014454 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60bb      	str	r3, [r7, #8]
 8005cf6:	4b37      	ldr	r3, [pc, #220]	; (8005dd4 <SystemClock_Config+0x114>)
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfa:	4a36      	ldr	r2, [pc, #216]	; (8005dd4 <SystemClock_Config+0x114>)
 8005cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d00:	6413      	str	r3, [r2, #64]	; 0x40
 8005d02:	4b34      	ldr	r3, [pc, #208]	; (8005dd4 <SystemClock_Config+0x114>)
 8005d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d0a:	60bb      	str	r3, [r7, #8]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005d0e:	2300      	movs	r3, #0
 8005d10:	607b      	str	r3, [r7, #4]
 8005d12:	4b31      	ldr	r3, [pc, #196]	; (8005dd8 <SystemClock_Config+0x118>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a30      	ldr	r2, [pc, #192]	; (8005dd8 <SystemClock_Config+0x118>)
 8005d18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d1c:	6013      	str	r3, [r2, #0]
 8005d1e:	4b2e      	ldr	r3, [pc, #184]	; (8005dd8 <SystemClock_Config+0x118>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005d26:	607b      	str	r3, [r7, #4]
 8005d28:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005d2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d32:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005d34:	2302      	movs	r3, #2
 8005d36:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005d38:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005d3c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005d3e:	2308      	movs	r3, #8
 8005d40:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005d42:	23b4      	movs	r3, #180	; 0xb4
 8005d44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005d48:	2302      	movs	r3, #2
 8005d4a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005d4e:	2308      	movs	r3, #8
 8005d50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005d54:	2302      	movs	r3, #2
 8005d56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005d5a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f006 fd12 	bl	800c788 <HAL_RCC_OscConfig>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8005d6a:	f000 fe7f 	bl	8006a6c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005d6e:	f006 f88d 	bl	800be8c <HAL_PWREx_EnableOverDrive>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8005d78:	f000 fe78 	bl	8006a6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005d7c:	230f      	movs	r3, #15
 8005d7e:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005d80:	2302      	movs	r3, #2
 8005d82:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005d84:	2300      	movs	r3, #0
 8005d86:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005d88:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005d8c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005d8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d92:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005d94:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005d98:	2105      	movs	r1, #5
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f006 f8c6 	bl	800bf2c <HAL_RCC_ClockConfig>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d001      	beq.n	8005daa <SystemClock_Config+0xea>
  {
    Error_Handler();
 8005da6:	f000 fe61 	bl	8006a6c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8005daa:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8005dae:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8005db0:	2300      	movs	r3, #0
 8005db2:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8005db4:	2300      	movs	r3, #0
 8005db6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005db8:	f107 030c 	add.w	r3, r7, #12
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f006 faa5 	bl	800c30c <HAL_RCCEx_PeriphCLKConfig>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8005dc8:	f000 fe50 	bl	8006a6c <Error_Handler>
  }
}
 8005dcc:	bf00      	nop
 8005dce:	3790      	adds	r7, #144	; 0x90
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	40023800 	.word	0x40023800
 8005dd8:	40007000 	.word	0x40007000

08005ddc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005de2:	463b      	mov	r3, r7
 8005de4:	2200      	movs	r2, #0
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	605a      	str	r2, [r3, #4]
 8005dea:	609a      	str	r2, [r3, #8]
 8005dec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8005dee:	4b7c      	ldr	r3, [pc, #496]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005df0:	4a7c      	ldr	r2, [pc, #496]	; (8005fe4 <MX_ADC2_Init+0x208>)
 8005df2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005df4:	4b7a      	ldr	r3, [pc, #488]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005df6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005dfa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005dfc:	4b78      	ldr	r3, [pc, #480]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005dfe:	2200      	movs	r2, #0
 8005e00:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8005e02:	4b77      	ldr	r3, [pc, #476]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e04:	2201      	movs	r2, #1
 8005e06:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005e08:	4b75      	ldr	r3, [pc, #468]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005e0e:	4b74      	ldr	r3, [pc, #464]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005e16:	4b72      	ldr	r3, [pc, #456]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e18:	2200      	movs	r2, #0
 8005e1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005e1c:	4b70      	ldr	r3, [pc, #448]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e1e:	4a72      	ldr	r2, [pc, #456]	; (8005fe8 <MX_ADC2_Init+0x20c>)
 8005e20:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005e22:	4b6f      	ldr	r3, [pc, #444]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e24:	2200      	movs	r2, #0
 8005e26:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8005e28:	4b6d      	ldr	r3, [pc, #436]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e2a:	220e      	movs	r2, #14
 8005e2c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005e2e:	4b6c      	ldr	r3, [pc, #432]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005e36:	4b6a      	ldr	r3, [pc, #424]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e38:	2201      	movs	r2, #1
 8005e3a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005e3c:	4868      	ldr	r0, [pc, #416]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e3e:	f003 fe0d 	bl	8009a5c <HAL_ADC_Init>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d001      	beq.n	8005e4c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8005e48:	f000 fe10 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8005e4c:	230a      	movs	r3, #10
 8005e4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005e50:	2301      	movs	r3, #1
 8005e52:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8005e54:	2306      	movs	r3, #6
 8005e56:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005e58:	463b      	mov	r3, r7
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	4860      	ldr	r0, [pc, #384]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e5e:	f003 ff51 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d001      	beq.n	8005e6c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8005e68:	f000 fe00 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8005e6c:	230b      	movs	r3, #11
 8005e6e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005e70:	2302      	movs	r3, #2
 8005e72:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005e74:	463b      	mov	r3, r7
 8005e76:	4619      	mov	r1, r3
 8005e78:	4859      	ldr	r0, [pc, #356]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e7a:	f003 ff43 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d001      	beq.n	8005e88 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8005e84:	f000 fdf2 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8005e88:	230c      	movs	r3, #12
 8005e8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005e8c:	2303      	movs	r3, #3
 8005e8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005e90:	463b      	mov	r3, r7
 8005e92:	4619      	mov	r1, r3
 8005e94:	4852      	ldr	r0, [pc, #328]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005e96:	f003 ff35 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d001      	beq.n	8005ea4 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8005ea0:	f000 fde4 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8005ea4:	230d      	movs	r3, #13
 8005ea6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8005ea8:	2304      	movs	r3, #4
 8005eaa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005eac:	463b      	mov	r3, r7
 8005eae:	4619      	mov	r1, r3
 8005eb0:	484b      	ldr	r0, [pc, #300]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005eb2:	f003 ff27 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d001      	beq.n	8005ec0 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8005ebc:	f000 fdd6 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8005ec4:	2305      	movs	r3, #5
 8005ec6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005ec8:	463b      	mov	r3, r7
 8005eca:	4619      	mov	r1, r3
 8005ecc:	4844      	ldr	r0, [pc, #272]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005ece:	f003 ff19 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d001      	beq.n	8005edc <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8005ed8:	f000 fdc8 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005edc:	2301      	movs	r3, #1
 8005ede:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8005ee0:	2306      	movs	r3, #6
 8005ee2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005ee4:	463b      	mov	r3, r7
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	483d      	ldr	r0, [pc, #244]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005eea:	f003 ff0b 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d001      	beq.n	8005ef8 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8005ef4:	f000 fdba 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005ef8:	2302      	movs	r3, #2
 8005efa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8005efc:	2307      	movs	r3, #7
 8005efe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f00:	463b      	mov	r3, r7
 8005f02:	4619      	mov	r1, r3
 8005f04:	4836      	ldr	r0, [pc, #216]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005f06:	f003 fefd 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8005f10:	f000 fdac 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005f14:	2303      	movs	r3, #3
 8005f16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8005f18:	2308      	movs	r3, #8
 8005f1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f1c:	463b      	mov	r3, r7
 8005f1e:	4619      	mov	r1, r3
 8005f20:	482f      	ldr	r0, [pc, #188]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005f22:	f003 feef 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005f26:	4603      	mov	r3, r0
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d001      	beq.n	8005f30 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8005f2c:	f000 fd9e 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005f30:	2304      	movs	r3, #4
 8005f32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8005f34:	2309      	movs	r3, #9
 8005f36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f38:	463b      	mov	r3, r7
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	4828      	ldr	r0, [pc, #160]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005f3e:	f003 fee1 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8005f48:	f000 fd90 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8005f4c:	2305      	movs	r3, #5
 8005f4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8005f50:	230a      	movs	r3, #10
 8005f52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f54:	463b      	mov	r3, r7
 8005f56:	4619      	mov	r1, r3
 8005f58:	4821      	ldr	r0, [pc, #132]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005f5a:	f003 fed3 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d001      	beq.n	8005f68 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8005f64:	f000 fd82 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8005f68:	2306      	movs	r3, #6
 8005f6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8005f6c:	230b      	movs	r3, #11
 8005f6e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f70:	463b      	mov	r3, r7
 8005f72:	4619      	mov	r1, r3
 8005f74:	481a      	ldr	r0, [pc, #104]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005f76:	f003 fec5 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8005f80:	f000 fd74 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8005f84:	2307      	movs	r3, #7
 8005f86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8005f88:	230c      	movs	r3, #12
 8005f8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005f8c:	463b      	mov	r3, r7
 8005f8e:	4619      	mov	r1, r3
 8005f90:	4813      	ldr	r0, [pc, #76]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005f92:	f003 feb7 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d001      	beq.n	8005fa0 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8005f9c:	f000 fd66 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8005fa0:	2308      	movs	r3, #8
 8005fa2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8005fa4:	230d      	movs	r3, #13
 8005fa6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fa8:	463b      	mov	r3, r7
 8005faa:	4619      	mov	r1, r3
 8005fac:	480c      	ldr	r0, [pc, #48]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005fae:	f003 fea9 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d001      	beq.n	8005fbc <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 8005fb8:	f000 fd58 	bl	8006a6c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8005fbc:	2309      	movs	r3, #9
 8005fbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 8005fc0:	230e      	movs	r3, #14
 8005fc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fc4:	463b      	mov	r3, r7
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	4805      	ldr	r0, [pc, #20]	; (8005fe0 <MX_ADC2_Init+0x204>)
 8005fca:	f003 fe9b 	bl	8009d04 <HAL_ADC_ConfigChannel>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d001      	beq.n	8005fd8 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 8005fd4:	f000 fd4a 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8005fd8:	bf00      	nop
 8005fda:	3710      	adds	r7, #16
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	2004a620 	.word	0x2004a620
 8005fe4:	40012100 	.word	0x40012100
 8005fe8:	0f000001 	.word	0x0f000001

08005fec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005ff0:	4b12      	ldr	r3, [pc, #72]	; (800603c <MX_I2C1_Init+0x50>)
 8005ff2:	4a13      	ldr	r2, [pc, #76]	; (8006040 <MX_I2C1_Init+0x54>)
 8005ff4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005ff6:	4b11      	ldr	r3, [pc, #68]	; (800603c <MX_I2C1_Init+0x50>)
 8005ff8:	4a12      	ldr	r2, [pc, #72]	; (8006044 <MX_I2C1_Init+0x58>)
 8005ffa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005ffc:	4b0f      	ldr	r3, [pc, #60]	; (800603c <MX_I2C1_Init+0x50>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8006002:	4b0e      	ldr	r3, [pc, #56]	; (800603c <MX_I2C1_Init+0x50>)
 8006004:	2200      	movs	r2, #0
 8006006:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006008:	4b0c      	ldr	r3, [pc, #48]	; (800603c <MX_I2C1_Init+0x50>)
 800600a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800600e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006010:	4b0a      	ldr	r3, [pc, #40]	; (800603c <MX_I2C1_Init+0x50>)
 8006012:	2200      	movs	r2, #0
 8006014:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006016:	4b09      	ldr	r3, [pc, #36]	; (800603c <MX_I2C1_Init+0x50>)
 8006018:	2200      	movs	r2, #0
 800601a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800601c:	4b07      	ldr	r3, [pc, #28]	; (800603c <MX_I2C1_Init+0x50>)
 800601e:	2200      	movs	r2, #0
 8006020:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8006022:	4b06      	ldr	r3, [pc, #24]	; (800603c <MX_I2C1_Init+0x50>)
 8006024:	2280      	movs	r2, #128	; 0x80
 8006026:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006028:	4804      	ldr	r0, [pc, #16]	; (800603c <MX_I2C1_Init+0x50>)
 800602a:	f004 ffa5 	bl	800af78 <HAL_I2C_Init>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006034:	f000 fd1a 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006038:	bf00      	nop
 800603a:	bd80      	pop	{r7, pc}
 800603c:	2004a668 	.word	0x2004a668
 8006040:	40005400 	.word	0x40005400
 8006044:	000186a0 	.word	0x000186a0

08006048 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800604c:	4b12      	ldr	r3, [pc, #72]	; (8006098 <MX_I2C2_Init+0x50>)
 800604e:	4a13      	ldr	r2, [pc, #76]	; (800609c <MX_I2C2_Init+0x54>)
 8006050:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8006052:	4b11      	ldr	r3, [pc, #68]	; (8006098 <MX_I2C2_Init+0x50>)
 8006054:	4a12      	ldr	r2, [pc, #72]	; (80060a0 <MX_I2C2_Init+0x58>)
 8006056:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006058:	4b0f      	ldr	r3, [pc, #60]	; (8006098 <MX_I2C2_Init+0x50>)
 800605a:	2200      	movs	r2, #0
 800605c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800605e:	4b0e      	ldr	r3, [pc, #56]	; (8006098 <MX_I2C2_Init+0x50>)
 8006060:	2200      	movs	r2, #0
 8006062:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006064:	4b0c      	ldr	r3, [pc, #48]	; (8006098 <MX_I2C2_Init+0x50>)
 8006066:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800606a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800606c:	4b0a      	ldr	r3, [pc, #40]	; (8006098 <MX_I2C2_Init+0x50>)
 800606e:	2200      	movs	r2, #0
 8006070:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8006072:	4b09      	ldr	r3, [pc, #36]	; (8006098 <MX_I2C2_Init+0x50>)
 8006074:	2200      	movs	r2, #0
 8006076:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006078:	4b07      	ldr	r3, [pc, #28]	; (8006098 <MX_I2C2_Init+0x50>)
 800607a:	2200      	movs	r2, #0
 800607c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 800607e:	4b06      	ldr	r3, [pc, #24]	; (8006098 <MX_I2C2_Init+0x50>)
 8006080:	2280      	movs	r2, #128	; 0x80
 8006082:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8006084:	4804      	ldr	r0, [pc, #16]	; (8006098 <MX_I2C2_Init+0x50>)
 8006086:	f004 ff77 	bl	800af78 <HAL_I2C_Init>
 800608a:	4603      	mov	r3, r0
 800608c:	2b00      	cmp	r3, #0
 800608e:	d001      	beq.n	8006094 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8006090:	f000 fcec 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8006094:	bf00      	nop
 8006096:	bd80      	pop	{r7, pc}
 8006098:	2004a6fc 	.word	0x2004a6fc
 800609c:	40005800 	.word	0x40005800
 80060a0:	000186a0 	.word	0x000186a0

080060a4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80060a4:	b480      	push	{r7}
 80060a6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80060a8:	4b0c      	ldr	r3, [pc, #48]	; (80060dc <MX_SDIO_SD_Init+0x38>)
 80060aa:	4a0d      	ldr	r2, [pc, #52]	; (80060e0 <MX_SDIO_SD_Init+0x3c>)
 80060ac:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80060ae:	4b0b      	ldr	r3, [pc, #44]	; (80060dc <MX_SDIO_SD_Init+0x38>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80060b4:	4b09      	ldr	r3, [pc, #36]	; (80060dc <MX_SDIO_SD_Init+0x38>)
 80060b6:	2200      	movs	r2, #0
 80060b8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80060ba:	4b08      	ldr	r3, [pc, #32]	; (80060dc <MX_SDIO_SD_Init+0x38>)
 80060bc:	2200      	movs	r2, #0
 80060be:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80060c0:	4b06      	ldr	r3, [pc, #24]	; (80060dc <MX_SDIO_SD_Init+0x38>)
 80060c2:	2200      	movs	r2, #0
 80060c4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80060c6:	4b05      	ldr	r3, [pc, #20]	; (80060dc <MX_SDIO_SD_Init+0x38>)
 80060c8:	2200      	movs	r2, #0
 80060ca:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 80060cc:	4b03      	ldr	r3, [pc, #12]	; (80060dc <MX_SDIO_SD_Init+0x38>)
 80060ce:	2204      	movs	r2, #4
 80060d0:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80060d2:	bf00      	nop
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr
 80060dc:	2004a8fc 	.word	0x2004a8fc
 80060e0:	40012c00 	.word	0x40012c00

080060e4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80060e8:	4b17      	ldr	r3, [pc, #92]	; (8006148 <MX_SPI2_Init+0x64>)
 80060ea:	4a18      	ldr	r2, [pc, #96]	; (800614c <MX_SPI2_Init+0x68>)
 80060ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80060ee:	4b16      	ldr	r3, [pc, #88]	; (8006148 <MX_SPI2_Init+0x64>)
 80060f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80060f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80060f6:	4b14      	ldr	r3, [pc, #80]	; (8006148 <MX_SPI2_Init+0x64>)
 80060f8:	2200      	movs	r2, #0
 80060fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80060fc:	4b12      	ldr	r3, [pc, #72]	; (8006148 <MX_SPI2_Init+0x64>)
 80060fe:	2200      	movs	r2, #0
 8006100:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8006102:	4b11      	ldr	r3, [pc, #68]	; (8006148 <MX_SPI2_Init+0x64>)
 8006104:	2202      	movs	r2, #2
 8006106:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8006108:	4b0f      	ldr	r3, [pc, #60]	; (8006148 <MX_SPI2_Init+0x64>)
 800610a:	2201      	movs	r2, #1
 800610c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800610e:	4b0e      	ldr	r3, [pc, #56]	; (8006148 <MX_SPI2_Init+0x64>)
 8006110:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006114:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8006116:	4b0c      	ldr	r3, [pc, #48]	; (8006148 <MX_SPI2_Init+0x64>)
 8006118:	2220      	movs	r2, #32
 800611a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800611c:	4b0a      	ldr	r3, [pc, #40]	; (8006148 <MX_SPI2_Init+0x64>)
 800611e:	2200      	movs	r2, #0
 8006120:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006122:	4b09      	ldr	r3, [pc, #36]	; (8006148 <MX_SPI2_Init+0x64>)
 8006124:	2200      	movs	r2, #0
 8006126:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006128:	4b07      	ldr	r3, [pc, #28]	; (8006148 <MX_SPI2_Init+0x64>)
 800612a:	2200      	movs	r2, #0
 800612c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800612e:	4b06      	ldr	r3, [pc, #24]	; (8006148 <MX_SPI2_Init+0x64>)
 8006130:	220a      	movs	r2, #10
 8006132:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006134:	4804      	ldr	r0, [pc, #16]	; (8006148 <MX_SPI2_Init+0x64>)
 8006136:	f008 f851 	bl	800e1dc <HAL_SPI_Init>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d001      	beq.n	8006144 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006140:	f000 fc94 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006144:	bf00      	nop
 8006146:	bd80      	pop	{r7, pc}
 8006148:	2004a548 	.word	0x2004a548
 800614c:	40003800 	.word	0x40003800

08006150 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b09a      	sub	sp, #104	; 0x68
 8006154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006156:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800615a:	2224      	movs	r2, #36	; 0x24
 800615c:	2100      	movs	r1, #0
 800615e:	4618      	mov	r0, r3
 8006160:	f00e f978 	bl	8014454 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006164:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006168:	2200      	movs	r2, #0
 800616a:	601a      	str	r2, [r3, #0]
 800616c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800616e:	f107 0320 	add.w	r3, r7, #32
 8006172:	2200      	movs	r2, #0
 8006174:	601a      	str	r2, [r3, #0]
 8006176:	605a      	str	r2, [r3, #4]
 8006178:	609a      	str	r2, [r3, #8]
 800617a:	60da      	str	r2, [r3, #12]
 800617c:	611a      	str	r2, [r3, #16]
 800617e:	615a      	str	r2, [r3, #20]
 8006180:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006182:	463b      	mov	r3, r7
 8006184:	2220      	movs	r2, #32
 8006186:	2100      	movs	r1, #0
 8006188:	4618      	mov	r0, r3
 800618a:	f00e f963 	bl	8014454 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800618e:	4b42      	ldr	r3, [pc, #264]	; (8006298 <MX_TIM1_Init+0x148>)
 8006190:	4a42      	ldr	r2, [pc, #264]	; (800629c <MX_TIM1_Init+0x14c>)
 8006192:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006194:	4b40      	ldr	r3, [pc, #256]	; (8006298 <MX_TIM1_Init+0x148>)
 8006196:	2200      	movs	r2, #0
 8006198:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800619a:	4b3f      	ldr	r3, [pc, #252]	; (8006298 <MX_TIM1_Init+0x148>)
 800619c:	2200      	movs	r2, #0
 800619e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80061a0:	4b3d      	ldr	r3, [pc, #244]	; (8006298 <MX_TIM1_Init+0x148>)
 80061a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80061a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80061a8:	4b3b      	ldr	r3, [pc, #236]	; (8006298 <MX_TIM1_Init+0x148>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80061ae:	4b3a      	ldr	r3, [pc, #232]	; (8006298 <MX_TIM1_Init+0x148>)
 80061b0:	2200      	movs	r2, #0
 80061b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80061b4:	4b38      	ldr	r3, [pc, #224]	; (8006298 <MX_TIM1_Init+0x148>)
 80061b6:	2200      	movs	r2, #0
 80061b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80061ba:	4837      	ldr	r0, [pc, #220]	; (8006298 <MX_TIM1_Init+0x148>)
 80061bc:	f008 fdb1 	bl	800ed22 <HAL_TIM_PWM_Init>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d001      	beq.n	80061ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80061c6:	f000 fc51 	bl	8006a6c <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80061ca:	2303      	movs	r3, #3
 80061cc:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80061ce:	2300      	movs	r3, #0
 80061d0:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80061d2:	2301      	movs	r3, #1
 80061d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80061d6:	2300      	movs	r3, #0
 80061d8:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 80061da:	2300      	movs	r3, #0
 80061dc:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80061de:	2300      	movs	r3, #0
 80061e0:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80061e2:	2301      	movs	r3, #1
 80061e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80061e6:	2300      	movs	r3, #0
 80061e8:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 80061ea:	2300      	movs	r3, #0
 80061ec:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80061ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80061f2:	4619      	mov	r1, r3
 80061f4:	4828      	ldr	r0, [pc, #160]	; (8006298 <MX_TIM1_Init+0x148>)
 80061f6:	f008 fdfd 	bl	800edf4 <HAL_TIM_Encoder_Init>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d001      	beq.n	8006204 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8006200:	f000 fc34 	bl	8006a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006204:	2300      	movs	r3, #0
 8006206:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006208:	2300      	movs	r3, #0
 800620a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800620c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006210:	4619      	mov	r1, r3
 8006212:	4821      	ldr	r0, [pc, #132]	; (8006298 <MX_TIM1_Init+0x148>)
 8006214:	f009 fb24 	bl	800f860 <HAL_TIMEx_MasterConfigSynchronization>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d001      	beq.n	8006222 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800621e:	f000 fc25 	bl	8006a6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006222:	2360      	movs	r3, #96	; 0x60
 8006224:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8006226:	2300      	movs	r3, #0
 8006228:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800622a:	2300      	movs	r3, #0
 800622c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800622e:	2300      	movs	r3, #0
 8006230:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006232:	2300      	movs	r3, #0
 8006234:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006236:	2300      	movs	r3, #0
 8006238:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800623a:	2300      	movs	r3, #0
 800623c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800623e:	f107 0320 	add.w	r3, r7, #32
 8006242:	2208      	movs	r2, #8
 8006244:	4619      	mov	r1, r3
 8006246:	4814      	ldr	r0, [pc, #80]	; (8006298 <MX_TIM1_Init+0x148>)
 8006248:	f008 ffa6 	bl	800f198 <HAL_TIM_PWM_ConfigChannel>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8006252:	f000 fc0b 	bl	8006a6c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006256:	2300      	movs	r3, #0
 8006258:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800625a:	2300      	movs	r3, #0
 800625c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800625e:	2300      	movs	r3, #0
 8006260:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006262:	2300      	movs	r3, #0
 8006264:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006266:	2300      	movs	r3, #0
 8006268:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800626a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800626e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006270:	2300      	movs	r3, #0
 8006272:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006274:	463b      	mov	r3, r7
 8006276:	4619      	mov	r1, r3
 8006278:	4807      	ldr	r0, [pc, #28]	; (8006298 <MX_TIM1_Init+0x148>)
 800627a:	f009 fb6d 	bl	800f958 <HAL_TIMEx_ConfigBreakDeadTime>
 800627e:	4603      	mov	r3, r0
 8006280:	2b00      	cmp	r3, #0
 8006282:	d001      	beq.n	8006288 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8006284:	f000 fbf2 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006288:	4803      	ldr	r0, [pc, #12]	; (8006298 <MX_TIM1_Init+0x148>)
 800628a:	f000 ffdf 	bl	800724c <HAL_TIM_MspPostInit>

}
 800628e:	bf00      	nop
 8006290:	3768      	adds	r7, #104	; 0x68
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	2004a8bc 	.word	0x2004a8bc
 800629c:	40010000 	.word	0x40010000

080062a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b08a      	sub	sp, #40	; 0x28
 80062a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80062a6:	f107 0320 	add.w	r3, r7, #32
 80062aa:	2200      	movs	r2, #0
 80062ac:	601a      	str	r2, [r3, #0]
 80062ae:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80062b0:	1d3b      	adds	r3, r7, #4
 80062b2:	2200      	movs	r2, #0
 80062b4:	601a      	str	r2, [r3, #0]
 80062b6:	605a      	str	r2, [r3, #4]
 80062b8:	609a      	str	r2, [r3, #8]
 80062ba:	60da      	str	r2, [r3, #12]
 80062bc:	611a      	str	r2, [r3, #16]
 80062be:	615a      	str	r2, [r3, #20]
 80062c0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80062c2:	4b27      	ldr	r3, [pc, #156]	; (8006360 <MX_TIM3_Init+0xc0>)
 80062c4:	4a27      	ldr	r2, [pc, #156]	; (8006364 <MX_TIM3_Init+0xc4>)
 80062c6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 80062c8:	4b25      	ldr	r3, [pc, #148]	; (8006360 <MX_TIM3_Init+0xc0>)
 80062ca:	2201      	movs	r2, #1
 80062cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062ce:	4b24      	ldr	r3, [pc, #144]	; (8006360 <MX_TIM3_Init+0xc0>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4499;
 80062d4:	4b22      	ldr	r3, [pc, #136]	; (8006360 <MX_TIM3_Init+0xc0>)
 80062d6:	f241 1293 	movw	r2, #4499	; 0x1193
 80062da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062dc:	4b20      	ldr	r3, [pc, #128]	; (8006360 <MX_TIM3_Init+0xc0>)
 80062de:	2200      	movs	r2, #0
 80062e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062e2:	4b1f      	ldr	r3, [pc, #124]	; (8006360 <MX_TIM3_Init+0xc0>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80062e8:	481d      	ldr	r0, [pc, #116]	; (8006360 <MX_TIM3_Init+0xc0>)
 80062ea:	f008 fd1a 	bl	800ed22 <HAL_TIM_PWM_Init>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d001      	beq.n	80062f8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80062f4:	f000 fbba 	bl	8006a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062f8:	2300      	movs	r3, #0
 80062fa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062fc:	2300      	movs	r3, #0
 80062fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006300:	f107 0320 	add.w	r3, r7, #32
 8006304:	4619      	mov	r1, r3
 8006306:	4816      	ldr	r0, [pc, #88]	; (8006360 <MX_TIM3_Init+0xc0>)
 8006308:	f009 faaa 	bl	800f860 <HAL_TIMEx_MasterConfigSynchronization>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d001      	beq.n	8006316 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8006312:	f000 fbab 	bl	8006a6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006316:	2360      	movs	r3, #96	; 0x60
 8006318:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800631a:	2300      	movs	r3, #0
 800631c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800631e:	2300      	movs	r3, #0
 8006320:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006322:	2300      	movs	r3, #0
 8006324:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006326:	1d3b      	adds	r3, r7, #4
 8006328:	2200      	movs	r2, #0
 800632a:	4619      	mov	r1, r3
 800632c:	480c      	ldr	r0, [pc, #48]	; (8006360 <MX_TIM3_Init+0xc0>)
 800632e:	f008 ff33 	bl	800f198 <HAL_TIM_PWM_ConfigChannel>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8006338:	f000 fb98 	bl	8006a6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800633c:	1d3b      	adds	r3, r7, #4
 800633e:	2204      	movs	r2, #4
 8006340:	4619      	mov	r1, r3
 8006342:	4807      	ldr	r0, [pc, #28]	; (8006360 <MX_TIM3_Init+0xc0>)
 8006344:	f008 ff28 	bl	800f198 <HAL_TIM_PWM_ConfigChannel>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800634e:	f000 fb8d 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006352:	4803      	ldr	r0, [pc, #12]	; (8006360 <MX_TIM3_Init+0xc0>)
 8006354:	f000 ff7a 	bl	800724c <HAL_TIM_MspPostInit>

}
 8006358:	bf00      	nop
 800635a:	3728      	adds	r7, #40	; 0x28
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	2004a754 	.word	0x2004a754
 8006364:	40000400 	.word	0x40000400

08006368 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b08a      	sub	sp, #40	; 0x28
 800636c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800636e:	f107 0320 	add.w	r3, r7, #32
 8006372:	2200      	movs	r2, #0
 8006374:	601a      	str	r2, [r3, #0]
 8006376:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006378:	1d3b      	adds	r3, r7, #4
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	605a      	str	r2, [r3, #4]
 8006380:	609a      	str	r2, [r3, #8]
 8006382:	60da      	str	r2, [r3, #12]
 8006384:	611a      	str	r2, [r3, #16]
 8006386:	615a      	str	r2, [r3, #20]
 8006388:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800638a:	4b27      	ldr	r3, [pc, #156]	; (8006428 <MX_TIM4_Init+0xc0>)
 800638c:	4a27      	ldr	r2, [pc, #156]	; (800642c <MX_TIM4_Init+0xc4>)
 800638e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006390:	4b25      	ldr	r3, [pc, #148]	; (8006428 <MX_TIM4_Init+0xc0>)
 8006392:	2200      	movs	r2, #0
 8006394:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006396:	4b24      	ldr	r3, [pc, #144]	; (8006428 <MX_TIM4_Init+0xc0>)
 8006398:	2200      	movs	r2, #0
 800639a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800639c:	4b22      	ldr	r3, [pc, #136]	; (8006428 <MX_TIM4_Init+0xc0>)
 800639e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80063a2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063a4:	4b20      	ldr	r3, [pc, #128]	; (8006428 <MX_TIM4_Init+0xc0>)
 80063a6:	2200      	movs	r2, #0
 80063a8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063aa:	4b1f      	ldr	r3, [pc, #124]	; (8006428 <MX_TIM4_Init+0xc0>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80063b0:	481d      	ldr	r0, [pc, #116]	; (8006428 <MX_TIM4_Init+0xc0>)
 80063b2:	f008 fcb6 	bl	800ed22 <HAL_TIM_PWM_Init>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80063bc:	f000 fb56 	bl	8006a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063c0:	2300      	movs	r3, #0
 80063c2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063c4:	2300      	movs	r3, #0
 80063c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80063c8:	f107 0320 	add.w	r3, r7, #32
 80063cc:	4619      	mov	r1, r3
 80063ce:	4816      	ldr	r0, [pc, #88]	; (8006428 <MX_TIM4_Init+0xc0>)
 80063d0:	f009 fa46 	bl	800f860 <HAL_TIMEx_MasterConfigSynchronization>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80063da:	f000 fb47 	bl	8006a6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80063de:	2360      	movs	r3, #96	; 0x60
 80063e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80063e2:	2300      	movs	r3, #0
 80063e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80063e6:	2300      	movs	r3, #0
 80063e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80063ea:	2300      	movs	r3, #0
 80063ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80063ee:	1d3b      	adds	r3, r7, #4
 80063f0:	2208      	movs	r2, #8
 80063f2:	4619      	mov	r1, r3
 80063f4:	480c      	ldr	r0, [pc, #48]	; (8006428 <MX_TIM4_Init+0xc0>)
 80063f6:	f008 fecf 	bl	800f198 <HAL_TIM_PWM_ConfigChannel>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8006400:	f000 fb34 	bl	8006a6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006404:	1d3b      	adds	r3, r7, #4
 8006406:	220c      	movs	r2, #12
 8006408:	4619      	mov	r1, r3
 800640a:	4807      	ldr	r0, [pc, #28]	; (8006428 <MX_TIM4_Init+0xc0>)
 800640c:	f008 fec4 	bl	800f198 <HAL_TIM_PWM_ConfigChannel>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d001      	beq.n	800641a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8006416:	f000 fb29 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800641a:	4803      	ldr	r0, [pc, #12]	; (8006428 <MX_TIM4_Init+0xc0>)
 800641c:	f000 ff16 	bl	800724c <HAL_TIM_MspPostInit>

}
 8006420:	bf00      	nop
 8006422:	3728      	adds	r7, #40	; 0x28
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	2004a5e0 	.word	0x2004a5e0
 800642c:	40000800 	.word	0x40000800

08006430 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b082      	sub	sp, #8
 8006434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006436:	463b      	mov	r3, r7
 8006438:	2200      	movs	r2, #0
 800643a:	601a      	str	r2, [r3, #0]
 800643c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800643e:	4b15      	ldr	r3, [pc, #84]	; (8006494 <MX_TIM6_Init+0x64>)
 8006440:	4a15      	ldr	r2, [pc, #84]	; (8006498 <MX_TIM6_Init+0x68>)
 8006442:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8006444:	4b13      	ldr	r3, [pc, #76]	; (8006494 <MX_TIM6_Init+0x64>)
 8006446:	2259      	movs	r2, #89	; 0x59
 8006448:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800644a:	4b12      	ldr	r3, [pc, #72]	; (8006494 <MX_TIM6_Init+0x64>)
 800644c:	2200      	movs	r2, #0
 800644e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8006450:	4b10      	ldr	r3, [pc, #64]	; (8006494 <MX_TIM6_Init+0x64>)
 8006452:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006456:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006458:	4b0e      	ldr	r3, [pc, #56]	; (8006494 <MX_TIM6_Init+0x64>)
 800645a:	2280      	movs	r2, #128	; 0x80
 800645c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800645e:	480d      	ldr	r0, [pc, #52]	; (8006494 <MX_TIM6_Init+0x64>)
 8006460:	f008 fc10 	bl	800ec84 <HAL_TIM_Base_Init>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800646a:	f000 faff 	bl	8006a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800646e:	2300      	movs	r3, #0
 8006470:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006472:	2300      	movs	r3, #0
 8006474:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006476:	463b      	mov	r3, r7
 8006478:	4619      	mov	r1, r3
 800647a:	4806      	ldr	r0, [pc, #24]	; (8006494 <MX_TIM6_Init+0x64>)
 800647c:	f009 f9f0 	bl	800f860 <HAL_TIMEx_MasterConfigSynchronization>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8006486:	f000 faf1 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800648a:	bf00      	nop
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	2004a87c 	.word	0x2004a87c
 8006498:	40001000 	.word	0x40001000

0800649c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80064a2:	463b      	mov	r3, r7
 80064a4:	2200      	movs	r2, #0
 80064a6:	601a      	str	r2, [r3, #0]
 80064a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80064aa:	4b14      	ldr	r3, [pc, #80]	; (80064fc <MX_TIM7_Init+0x60>)
 80064ac:	4a14      	ldr	r2, [pc, #80]	; (8006500 <MX_TIM7_Init+0x64>)
 80064ae:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 80064b0:	4b12      	ldr	r3, [pc, #72]	; (80064fc <MX_TIM7_Init+0x60>)
 80064b2:	22b3      	movs	r2, #179	; 0xb3
 80064b4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064b6:	4b11      	ldr	r3, [pc, #68]	; (80064fc <MX_TIM7_Init+0x60>)
 80064b8:	2200      	movs	r2, #0
 80064ba:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 80064bc:	4b0f      	ldr	r3, [pc, #60]	; (80064fc <MX_TIM7_Init+0x60>)
 80064be:	2231      	movs	r2, #49	; 0x31
 80064c0:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80064c2:	4b0e      	ldr	r3, [pc, #56]	; (80064fc <MX_TIM7_Init+0x60>)
 80064c4:	2280      	movs	r2, #128	; 0x80
 80064c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80064c8:	480c      	ldr	r0, [pc, #48]	; (80064fc <MX_TIM7_Init+0x60>)
 80064ca:	f008 fbdb 	bl	800ec84 <HAL_TIM_Base_Init>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 80064d4:	f000 faca 	bl	8006a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80064d8:	2300      	movs	r3, #0
 80064da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064dc:	2300      	movs	r3, #0
 80064de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80064e0:	463b      	mov	r3, r7
 80064e2:	4619      	mov	r1, r3
 80064e4:	4805      	ldr	r0, [pc, #20]	; (80064fc <MX_TIM7_Init+0x60>)
 80064e6:	f009 f9bb 	bl	800f860 <HAL_TIMEx_MasterConfigSynchronization>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80064f0:	f000 fabc 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80064f4:	bf00      	nop
 80064f6:	3708      	adds	r7, #8
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	2004aa20 	.word	0x2004aa20
 8006500:	40001400 	.word	0x40001400

08006504 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b08c      	sub	sp, #48	; 0x30
 8006508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800650a:	f107 030c 	add.w	r3, r7, #12
 800650e:	2224      	movs	r2, #36	; 0x24
 8006510:	2100      	movs	r1, #0
 8006512:	4618      	mov	r0, r3
 8006514:	f00d ff9e 	bl	8014454 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006518:	1d3b      	adds	r3, r7, #4
 800651a:	2200      	movs	r2, #0
 800651c:	601a      	str	r2, [r3, #0]
 800651e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006520:	4b22      	ldr	r3, [pc, #136]	; (80065ac <MX_TIM8_Init+0xa8>)
 8006522:	4a23      	ldr	r2, [pc, #140]	; (80065b0 <MX_TIM8_Init+0xac>)
 8006524:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006526:	4b21      	ldr	r3, [pc, #132]	; (80065ac <MX_TIM8_Init+0xa8>)
 8006528:	2200      	movs	r2, #0
 800652a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800652c:	4b1f      	ldr	r3, [pc, #124]	; (80065ac <MX_TIM8_Init+0xa8>)
 800652e:	2210      	movs	r2, #16
 8006530:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8006532:	4b1e      	ldr	r3, [pc, #120]	; (80065ac <MX_TIM8_Init+0xa8>)
 8006534:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006538:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800653a:	4b1c      	ldr	r3, [pc, #112]	; (80065ac <MX_TIM8_Init+0xa8>)
 800653c:	2200      	movs	r2, #0
 800653e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006540:	4b1a      	ldr	r3, [pc, #104]	; (80065ac <MX_TIM8_Init+0xa8>)
 8006542:	2200      	movs	r2, #0
 8006544:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006546:	4b19      	ldr	r3, [pc, #100]	; (80065ac <MX_TIM8_Init+0xa8>)
 8006548:	2200      	movs	r2, #0
 800654a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800654c:	2303      	movs	r3, #3
 800654e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006550:	2300      	movs	r3, #0
 8006552:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006554:	2301      	movs	r3, #1
 8006556:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006558:	2300      	movs	r3, #0
 800655a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800655c:	2300      	movs	r3, #0
 800655e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006560:	2300      	movs	r3, #0
 8006562:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006564:	2301      	movs	r3, #1
 8006566:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006568:	2300      	movs	r3, #0
 800656a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800656c:	2300      	movs	r3, #0
 800656e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8006570:	f107 030c 	add.w	r3, r7, #12
 8006574:	4619      	mov	r1, r3
 8006576:	480d      	ldr	r0, [pc, #52]	; (80065ac <MX_TIM8_Init+0xa8>)
 8006578:	f008 fc3c 	bl	800edf4 <HAL_TIM_Encoder_Init>
 800657c:	4603      	mov	r3, r0
 800657e:	2b00      	cmp	r3, #0
 8006580:	d001      	beq.n	8006586 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8006582:	f000 fa73 	bl	8006a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006586:	2300      	movs	r3, #0
 8006588:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800658a:	2300      	movs	r3, #0
 800658c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800658e:	1d3b      	adds	r3, r7, #4
 8006590:	4619      	mov	r1, r3
 8006592:	4806      	ldr	r0, [pc, #24]	; (80065ac <MX_TIM8_Init+0xa8>)
 8006594:	f009 f964 	bl	800f860 <HAL_TIMEx_MasterConfigSynchronization>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d001      	beq.n	80065a2 <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 800659e:	f000 fa65 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80065a2:	bf00      	nop
 80065a4:	3730      	adds	r7, #48	; 0x30
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	2004a5a0 	.word	0x2004a5a0
 80065b0:	40010400 	.word	0x40010400

080065b4 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b088      	sub	sp, #32
 80065b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80065ba:	1d3b      	adds	r3, r7, #4
 80065bc:	2200      	movs	r2, #0
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	605a      	str	r2, [r3, #4]
 80065c2:	609a      	str	r2, [r3, #8]
 80065c4:	60da      	str	r2, [r3, #12]
 80065c6:	611a      	str	r2, [r3, #16]
 80065c8:	615a      	str	r2, [r3, #20]
 80065ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80065cc:	4b1e      	ldr	r3, [pc, #120]	; (8006648 <MX_TIM10_Init+0x94>)
 80065ce:	4a1f      	ldr	r2, [pc, #124]	; (800664c <MX_TIM10_Init+0x98>)
 80065d0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 1;
 80065d2:	4b1d      	ldr	r3, [pc, #116]	; (8006648 <MX_TIM10_Init+0x94>)
 80065d4:	2201      	movs	r2, #1
 80065d6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80065d8:	4b1b      	ldr	r3, [pc, #108]	; (8006648 <MX_TIM10_Init+0x94>)
 80065da:	2200      	movs	r2, #0
 80065dc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 8999;
 80065de:	4b1a      	ldr	r3, [pc, #104]	; (8006648 <MX_TIM10_Init+0x94>)
 80065e0:	f242 3227 	movw	r2, #8999	; 0x2327
 80065e4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80065e6:	4b18      	ldr	r3, [pc, #96]	; (8006648 <MX_TIM10_Init+0x94>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80065ec:	4b16      	ldr	r3, [pc, #88]	; (8006648 <MX_TIM10_Init+0x94>)
 80065ee:	2200      	movs	r2, #0
 80065f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80065f2:	4815      	ldr	r0, [pc, #84]	; (8006648 <MX_TIM10_Init+0x94>)
 80065f4:	f008 fb46 	bl	800ec84 <HAL_TIM_Base_Init>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d001      	beq.n	8006602 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80065fe:	f000 fa35 	bl	8006a6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006602:	4811      	ldr	r0, [pc, #68]	; (8006648 <MX_TIM10_Init+0x94>)
 8006604:	f008 fb8d 	bl	800ed22 <HAL_TIM_PWM_Init>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d001      	beq.n	8006612 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800660e:	f000 fa2d 	bl	8006a6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006612:	2360      	movs	r3, #96	; 0x60
 8006614:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006616:	2300      	movs	r3, #0
 8006618:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800661a:	2300      	movs	r3, #0
 800661c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800661e:	2300      	movs	r3, #0
 8006620:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006622:	1d3b      	adds	r3, r7, #4
 8006624:	2200      	movs	r2, #0
 8006626:	4619      	mov	r1, r3
 8006628:	4807      	ldr	r0, [pc, #28]	; (8006648 <MX_TIM10_Init+0x94>)
 800662a:	f008 fdb5 	bl	800f198 <HAL_TIM_PWM_ConfigChannel>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8006634:	f000 fa1a 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8006638:	4803      	ldr	r0, [pc, #12]	; (8006648 <MX_TIM10_Init+0x94>)
 800663a:	f000 fe07 	bl	800724c <HAL_TIM_MspPostInit>

}
 800663e:	bf00      	nop
 8006640:	3720      	adds	r7, #32
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
 8006646:	bf00      	nop
 8006648:	2004a6bc 	.word	0x2004a6bc
 800664c:	40014400 	.word	0x40014400

08006650 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b088      	sub	sp, #32
 8006654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006656:	1d3b      	adds	r3, r7, #4
 8006658:	2200      	movs	r2, #0
 800665a:	601a      	str	r2, [r3, #0]
 800665c:	605a      	str	r2, [r3, #4]
 800665e:	609a      	str	r2, [r3, #8]
 8006660:	60da      	str	r2, [r3, #12]
 8006662:	611a      	str	r2, [r3, #16]
 8006664:	615a      	str	r2, [r3, #20]
 8006666:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8006668:	4b1e      	ldr	r3, [pc, #120]	; (80066e4 <MX_TIM11_Init+0x94>)
 800666a:	4a1f      	ldr	r2, [pc, #124]	; (80066e8 <MX_TIM11_Init+0x98>)
 800666c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 1;
 800666e:	4b1d      	ldr	r3, [pc, #116]	; (80066e4 <MX_TIM11_Init+0x94>)
 8006670:	2201      	movs	r2, #1
 8006672:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006674:	4b1b      	ldr	r3, [pc, #108]	; (80066e4 <MX_TIM11_Init+0x94>)
 8006676:	2200      	movs	r2, #0
 8006678:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 8999;
 800667a:	4b1a      	ldr	r3, [pc, #104]	; (80066e4 <MX_TIM11_Init+0x94>)
 800667c:	f242 3227 	movw	r2, #8999	; 0x2327
 8006680:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006682:	4b18      	ldr	r3, [pc, #96]	; (80066e4 <MX_TIM11_Init+0x94>)
 8006684:	2200      	movs	r2, #0
 8006686:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006688:	4b16      	ldr	r3, [pc, #88]	; (80066e4 <MX_TIM11_Init+0x94>)
 800668a:	2200      	movs	r2, #0
 800668c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800668e:	4815      	ldr	r0, [pc, #84]	; (80066e4 <MX_TIM11_Init+0x94>)
 8006690:	f008 faf8 	bl	800ec84 <HAL_TIM_Base_Init>
 8006694:	4603      	mov	r3, r0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d001      	beq.n	800669e <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800669a:	f000 f9e7 	bl	8006a6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 800669e:	4811      	ldr	r0, [pc, #68]	; (80066e4 <MX_TIM11_Init+0x94>)
 80066a0:	f008 fb3f 	bl	800ed22 <HAL_TIM_PWM_Init>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80066aa:	f000 f9df 	bl	8006a6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80066ae:	2360      	movs	r3, #96	; 0x60
 80066b0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80066b2:	2300      	movs	r3, #0
 80066b4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80066b6:	2300      	movs	r3, #0
 80066b8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80066ba:	2300      	movs	r3, #0
 80066bc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80066be:	1d3b      	adds	r3, r7, #4
 80066c0:	2200      	movs	r2, #0
 80066c2:	4619      	mov	r1, r3
 80066c4:	4807      	ldr	r0, [pc, #28]	; (80066e4 <MX_TIM11_Init+0x94>)
 80066c6:	f008 fd67 	bl	800f198 <HAL_TIM_PWM_ConfigChannel>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d001      	beq.n	80066d4 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 80066d0:	f000 f9cc 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80066d4:	4803      	ldr	r0, [pc, #12]	; (80066e4 <MX_TIM11_Init+0x94>)
 80066d6:	f000 fdb9 	bl	800724c <HAL_TIM_MspPostInit>

}
 80066da:	bf00      	nop
 80066dc:	3720      	adds	r7, #32
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	2004a7dc 	.word	0x2004a7dc
 80066e8:	40014800 	.word	0x40014800

080066ec <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80066f0:	4b0e      	ldr	r3, [pc, #56]	; (800672c <MX_TIM13_Init+0x40>)
 80066f2:	4a0f      	ldr	r2, [pc, #60]	; (8006730 <MX_TIM13_Init+0x44>)
 80066f4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 80066f6:	4b0d      	ldr	r3, [pc, #52]	; (800672c <MX_TIM13_Init+0x40>)
 80066f8:	2259      	movs	r2, #89	; 0x59
 80066fa:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80066fc:	4b0b      	ldr	r3, [pc, #44]	; (800672c <MX_TIM13_Init+0x40>)
 80066fe:	2200      	movs	r2, #0
 8006700:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 8006702:	4b0a      	ldr	r3, [pc, #40]	; (800672c <MX_TIM13_Init+0x40>)
 8006704:	f242 720f 	movw	r2, #9999	; 0x270f
 8006708:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800670a:	4b08      	ldr	r3, [pc, #32]	; (800672c <MX_TIM13_Init+0x40>)
 800670c:	2200      	movs	r2, #0
 800670e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006710:	4b06      	ldr	r3, [pc, #24]	; (800672c <MX_TIM13_Init+0x40>)
 8006712:	2280      	movs	r2, #128	; 0x80
 8006714:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8006716:	4805      	ldr	r0, [pc, #20]	; (800672c <MX_TIM13_Init+0x40>)
 8006718:	f008 fab4 	bl	800ec84 <HAL_TIM_Base_Init>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d001      	beq.n	8006726 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8006722:	f000 f9a3 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8006726:	bf00      	nop
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	2004a79c 	.word	0x2004a79c
 8006730:	40001c00 	.word	0x40001c00

08006734 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006738:	4b11      	ldr	r3, [pc, #68]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 800673a:	4a12      	ldr	r2, [pc, #72]	; (8006784 <MX_USART2_UART_Init+0x50>)
 800673c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800673e:	4b10      	ldr	r3, [pc, #64]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 8006740:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006744:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006746:	4b0e      	ldr	r3, [pc, #56]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 8006748:	2200      	movs	r2, #0
 800674a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800674c:	4b0c      	ldr	r3, [pc, #48]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 800674e:	2200      	movs	r2, #0
 8006750:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006752:	4b0b      	ldr	r3, [pc, #44]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 8006754:	2200      	movs	r2, #0
 8006756:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006758:	4b09      	ldr	r3, [pc, #36]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 800675a:	220c      	movs	r2, #12
 800675c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800675e:	4b08      	ldr	r3, [pc, #32]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 8006760:	2200      	movs	r2, #0
 8006762:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006764:	4b06      	ldr	r3, [pc, #24]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 8006766:	2200      	movs	r2, #0
 8006768:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800676a:	4805      	ldr	r0, [pc, #20]	; (8006780 <MX_USART2_UART_Init+0x4c>)
 800676c:	f009 f95a 	bl	800fa24 <HAL_UART_Init>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006776:	f000 f979 	bl	8006a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800677a:	bf00      	nop
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	2004a980 	.word	0x2004a980
 8006784:	40004400 	.word	0x40004400

08006788 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800678e:	2300      	movs	r3, #0
 8006790:	607b      	str	r3, [r7, #4]
 8006792:	4b14      	ldr	r3, [pc, #80]	; (80067e4 <MX_DMA_Init+0x5c>)
 8006794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006796:	4a13      	ldr	r2, [pc, #76]	; (80067e4 <MX_DMA_Init+0x5c>)
 8006798:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800679c:	6313      	str	r3, [r2, #48]	; 0x30
 800679e:	4b11      	ldr	r3, [pc, #68]	; (80067e4 <MX_DMA_Init+0x5c>)
 80067a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067a6:	607b      	str	r3, [r7, #4]
 80067a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80067aa:	2200      	movs	r2, #0
 80067ac:	2100      	movs	r1, #0
 80067ae:	203a      	movs	r0, #58	; 0x3a
 80067b0:	f003 fe33 	bl	800a41a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80067b4:	203a      	movs	r0, #58	; 0x3a
 80067b6:	f003 fe4c 	bl	800a452 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80067ba:	2200      	movs	r2, #0
 80067bc:	2100      	movs	r1, #0
 80067be:	203b      	movs	r0, #59	; 0x3b
 80067c0:	f003 fe2b 	bl	800a41a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80067c4:	203b      	movs	r0, #59	; 0x3b
 80067c6:	f003 fe44 	bl	800a452 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80067ca:	2200      	movs	r2, #0
 80067cc:	2100      	movs	r1, #0
 80067ce:	2045      	movs	r0, #69	; 0x45
 80067d0:	f003 fe23 	bl	800a41a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80067d4:	2045      	movs	r0, #69	; 0x45
 80067d6:	f003 fe3c 	bl	800a452 <HAL_NVIC_EnableIRQ>

}
 80067da:	bf00      	nop
 80067dc:	3708      	adds	r7, #8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	40023800 	.word	0x40023800

080067e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b08c      	sub	sp, #48	; 0x30
 80067ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067ee:	f107 031c 	add.w	r3, r7, #28
 80067f2:	2200      	movs	r2, #0
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	605a      	str	r2, [r3, #4]
 80067f8:	609a      	str	r2, [r3, #8]
 80067fa:	60da      	str	r2, [r3, #12]
 80067fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80067fe:	2300      	movs	r3, #0
 8006800:	61bb      	str	r3, [r7, #24]
 8006802:	4b94      	ldr	r3, [pc, #592]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006806:	4a93      	ldr	r2, [pc, #588]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006808:	f043 0310 	orr.w	r3, r3, #16
 800680c:	6313      	str	r3, [r2, #48]	; 0x30
 800680e:	4b91      	ldr	r3, [pc, #580]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006812:	f003 0310 	and.w	r3, r3, #16
 8006816:	61bb      	str	r3, [r7, #24]
 8006818:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800681a:	2300      	movs	r3, #0
 800681c:	617b      	str	r3, [r7, #20]
 800681e:	4b8d      	ldr	r3, [pc, #564]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006822:	4a8c      	ldr	r2, [pc, #560]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006828:	6313      	str	r3, [r2, #48]	; 0x30
 800682a:	4b8a      	ldr	r3, [pc, #552]	; (8006a54 <MX_GPIO_Init+0x26c>)
 800682c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006836:	2300      	movs	r3, #0
 8006838:	613b      	str	r3, [r7, #16]
 800683a:	4b86      	ldr	r3, [pc, #536]	; (8006a54 <MX_GPIO_Init+0x26c>)
 800683c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800683e:	4a85      	ldr	r2, [pc, #532]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006840:	f043 0304 	orr.w	r3, r3, #4
 8006844:	6313      	str	r3, [r2, #48]	; 0x30
 8006846:	4b83      	ldr	r3, [pc, #524]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800684a:	f003 0304 	and.w	r3, r3, #4
 800684e:	613b      	str	r3, [r7, #16]
 8006850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006852:	2300      	movs	r3, #0
 8006854:	60fb      	str	r3, [r7, #12]
 8006856:	4b7f      	ldr	r3, [pc, #508]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685a:	4a7e      	ldr	r2, [pc, #504]	; (8006a54 <MX_GPIO_Init+0x26c>)
 800685c:	f043 0301 	orr.w	r3, r3, #1
 8006860:	6313      	str	r3, [r2, #48]	; 0x30
 8006862:	4b7c      	ldr	r3, [pc, #496]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	60fb      	str	r3, [r7, #12]
 800686c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800686e:	2300      	movs	r3, #0
 8006870:	60bb      	str	r3, [r7, #8]
 8006872:	4b78      	ldr	r3, [pc, #480]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006876:	4a77      	ldr	r2, [pc, #476]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006878:	f043 0302 	orr.w	r3, r3, #2
 800687c:	6313      	str	r3, [r2, #48]	; 0x30
 800687e:	4b75      	ldr	r3, [pc, #468]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	60bb      	str	r3, [r7, #8]
 8006888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800688a:	2300      	movs	r3, #0
 800688c:	607b      	str	r3, [r7, #4]
 800688e:	4b71      	ldr	r3, [pc, #452]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006892:	4a70      	ldr	r2, [pc, #448]	; (8006a54 <MX_GPIO_Init+0x26c>)
 8006894:	f043 0308 	orr.w	r3, r3, #8
 8006898:	6313      	str	r3, [r2, #48]	; 0x30
 800689a:	4b6e      	ldr	r3, [pc, #440]	; (8006a54 <MX_GPIO_Init+0x26c>)
 800689c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800689e:	f003 0308 	and.w	r3, r3, #8
 80068a2:	607b      	str	r3, [r7, #4]
 80068a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80068a6:	2200      	movs	r2, #0
 80068a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80068ac:	486a      	ldr	r0, [pc, #424]	; (8006a58 <MX_GPIO_Init+0x270>)
 80068ae:	f004 fb49 	bl	800af44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80068b2:	2200      	movs	r2, #0
 80068b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80068b8:	4868      	ldr	r0, [pc, #416]	; (8006a5c <MX_GPIO_Init+0x274>)
 80068ba:	f004 fb43 	bl	800af44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80068be:	2200      	movs	r2, #0
 80068c0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80068c4:	4866      	ldr	r0, [pc, #408]	; (8006a60 <MX_GPIO_Init+0x278>)
 80068c6:	f004 fb3d 	bl	800af44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80068ca:	2200      	movs	r2, #0
 80068cc:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80068d0:	4864      	ldr	r0, [pc, #400]	; (8006a64 <MX_GPIO_Init+0x27c>)
 80068d2:	f004 fb37 	bl	800af44 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80068d6:	2304      	movs	r3, #4
 80068d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80068da:	2300      	movs	r3, #0
 80068dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068de:	2300      	movs	r3, #0
 80068e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80068e2:	f107 031c 	add.w	r3, r7, #28
 80068e6:	4619      	mov	r1, r3
 80068e8:	485b      	ldr	r0, [pc, #364]	; (8006a58 <MX_GPIO_Init+0x270>)
 80068ea:	f004 f969 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80068ee:	230f      	movs	r3, #15
 80068f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80068f2:	2303      	movs	r3, #3
 80068f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068f6:	2300      	movs	r3, #0
 80068f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80068fa:	f107 031c 	add.w	r3, r7, #28
 80068fe:	4619      	mov	r1, r3
 8006900:	4859      	ldr	r0, [pc, #356]	; (8006a68 <MX_GPIO_Init+0x280>)
 8006902:	f004 f95d 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006906:	23e1      	movs	r3, #225	; 0xe1
 8006908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800690a:	2303      	movs	r3, #3
 800690c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800690e:	2300      	movs	r3, #0
 8006910:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006912:	f107 031c 	add.w	r3, r7, #28
 8006916:	4619      	mov	r1, r3
 8006918:	4852      	ldr	r0, [pc, #328]	; (8006a64 <MX_GPIO_Init+0x27c>)
 800691a:	f004 f951 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800691e:	2303      	movs	r3, #3
 8006920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006922:	2303      	movs	r3, #3
 8006924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006926:	2300      	movs	r3, #0
 8006928:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800692a:	f107 031c 	add.w	r3, r7, #28
 800692e:	4619      	mov	r1, r3
 8006930:	484a      	ldr	r0, [pc, #296]	; (8006a5c <MX_GPIO_Init+0x274>)
 8006932:	f004 f945 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006936:	2304      	movs	r3, #4
 8006938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800693a:	2300      	movs	r3, #0
 800693c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800693e:	2301      	movs	r3, #1
 8006940:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006942:	f107 031c 	add.w	r3, r7, #28
 8006946:	4619      	mov	r1, r3
 8006948:	4844      	ldr	r0, [pc, #272]	; (8006a5c <MX_GPIO_Init+0x274>)
 800694a:	f004 f939 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 800694e:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 8006952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006954:	2300      	movs	r3, #0
 8006956:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006958:	2301      	movs	r3, #1
 800695a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800695c:	f107 031c 	add.w	r3, r7, #28
 8006960:	4619      	mov	r1, r3
 8006962:	483d      	ldr	r0, [pc, #244]	; (8006a58 <MX_GPIO_Init+0x270>)
 8006964:	f004 f92c 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8006968:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800696c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800696e:	2301      	movs	r3, #1
 8006970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006972:	2300      	movs	r3, #0
 8006974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006976:	2300      	movs	r3, #0
 8006978:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800697a:	f107 031c 	add.w	r3, r7, #28
 800697e:	4619      	mov	r1, r3
 8006980:	4835      	ldr	r0, [pc, #212]	; (8006a58 <MX_GPIO_Init+0x270>)
 8006982:	f004 f91d 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800698a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800698c:	2301      	movs	r3, #1
 800698e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006990:	2300      	movs	r3, #0
 8006992:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006994:	2300      	movs	r3, #0
 8006996:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006998:	f107 031c 	add.w	r3, r7, #28
 800699c:	4619      	mov	r1, r3
 800699e:	482f      	ldr	r0, [pc, #188]	; (8006a5c <MX_GPIO_Init+0x274>)
 80069a0:	f004 f90e 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80069a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80069a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80069aa:	2300      	movs	r3, #0
 80069ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80069b2:	f107 031c 	add.w	r3, r7, #28
 80069b6:	4619      	mov	r1, r3
 80069b8:	4829      	ldr	r0, [pc, #164]	; (8006a60 <MX_GPIO_Init+0x278>)
 80069ba:	f004 f901 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80069be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80069c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069c4:	2301      	movs	r3, #1
 80069c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069c8:	2300      	movs	r3, #0
 80069ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069cc:	2300      	movs	r3, #0
 80069ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80069d0:	f107 031c 	add.w	r3, r7, #28
 80069d4:	4619      	mov	r1, r3
 80069d6:	4822      	ldr	r0, [pc, #136]	; (8006a60 <MX_GPIO_Init+0x278>)
 80069d8:	f004 f8f2 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80069dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069e2:	2301      	movs	r3, #1
 80069e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80069e6:	2301      	movs	r3, #1
 80069e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069ea:	2300      	movs	r3, #0
 80069ec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80069ee:	f107 031c 	add.w	r3, r7, #28
 80069f2:	4619      	mov	r1, r3
 80069f4:	481a      	ldr	r0, [pc, #104]	; (8006a60 <MX_GPIO_Init+0x278>)
 80069f6:	f004 f8e3 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80069fa:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80069fe:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006a00:	2301      	movs	r3, #1
 8006a02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a04:	2300      	movs	r3, #0
 8006a06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a0c:	f107 031c 	add.w	r3, r7, #28
 8006a10:	4619      	mov	r1, r3
 8006a12:	4814      	ldr	r0, [pc, #80]	; (8006a64 <MX_GPIO_Init+0x27c>)
 8006a14:	f004 f8d4 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006a18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a22:	2300      	movs	r3, #0
 8006a24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a26:	f107 031c 	add.w	r3, r7, #28
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	480d      	ldr	r0, [pc, #52]	; (8006a64 <MX_GPIO_Init+0x27c>)
 8006a2e:	f004 f8c7 	bl	800abc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 8006a32:	239b      	movs	r3, #155	; 0x9b
 8006a34:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006a36:	2300      	movs	r3, #0
 8006a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006a3e:	f107 031c 	add.w	r3, r7, #28
 8006a42:	4619      	mov	r1, r3
 8006a44:	4806      	ldr	r0, [pc, #24]	; (8006a60 <MX_GPIO_Init+0x278>)
 8006a46:	f004 f8bb 	bl	800abc0 <HAL_GPIO_Init>

}
 8006a4a:	bf00      	nop
 8006a4c:	3730      	adds	r7, #48	; 0x30
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	bf00      	nop
 8006a54:	40023800 	.word	0x40023800
 8006a58:	40021000 	.word	0x40021000
 8006a5c:	40020400 	.word	0x40020400
 8006a60:	40020c00 	.word	0x40020c00
 8006a64:	40020000 	.word	0x40020000
 8006a68:	40020800 	.word	0x40020800

08006a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006a70:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006a72:	e7fe      	b.n	8006a72 <Error_Handler+0x6>

08006a74 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 8006a78:	bf00      	nop
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
	...

08006a84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	607b      	str	r3, [r7, #4]
 8006a8e:	4b10      	ldr	r3, [pc, #64]	; (8006ad0 <HAL_MspInit+0x4c>)
 8006a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a92:	4a0f      	ldr	r2, [pc, #60]	; (8006ad0 <HAL_MspInit+0x4c>)
 8006a94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006a98:	6453      	str	r3, [r2, #68]	; 0x44
 8006a9a:	4b0d      	ldr	r3, [pc, #52]	; (8006ad0 <HAL_MspInit+0x4c>)
 8006a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006aa2:	607b      	str	r3, [r7, #4]
 8006aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	603b      	str	r3, [r7, #0]
 8006aaa:	4b09      	ldr	r3, [pc, #36]	; (8006ad0 <HAL_MspInit+0x4c>)
 8006aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aae:	4a08      	ldr	r2, [pc, #32]	; (8006ad0 <HAL_MspInit+0x4c>)
 8006ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ab6:	4b06      	ldr	r3, [pc, #24]	; (8006ad0 <HAL_MspInit+0x4c>)
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006abe:	603b      	str	r3, [r7, #0]
 8006ac0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006ac2:	bf00      	nop
 8006ac4:	370c      	adds	r7, #12
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006acc:	4770      	bx	lr
 8006ace:	bf00      	nop
 8006ad0:	40023800 	.word	0x40023800

08006ad4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b08c      	sub	sp, #48	; 0x30
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006adc:	f107 031c 	add.w	r3, r7, #28
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	605a      	str	r2, [r3, #4]
 8006ae6:	609a      	str	r2, [r3, #8]
 8006ae8:	60da      	str	r2, [r3, #12]
 8006aea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a4a      	ldr	r2, [pc, #296]	; (8006c1c <HAL_ADC_MspInit+0x148>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	f040 808e 	bne.w	8006c14 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8006af8:	2300      	movs	r3, #0
 8006afa:	61bb      	str	r3, [r7, #24]
 8006afc:	4b48      	ldr	r3, [pc, #288]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b00:	4a47      	ldr	r2, [pc, #284]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b06:	6453      	str	r3, [r2, #68]	; 0x44
 8006b08:	4b45      	ldr	r3, [pc, #276]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b10:	61bb      	str	r3, [r7, #24]
 8006b12:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b14:	2300      	movs	r3, #0
 8006b16:	617b      	str	r3, [r7, #20]
 8006b18:	4b41      	ldr	r3, [pc, #260]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b1c:	4a40      	ldr	r2, [pc, #256]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b1e:	f043 0304 	orr.w	r3, r3, #4
 8006b22:	6313      	str	r3, [r2, #48]	; 0x30
 8006b24:	4b3e      	ldr	r3, [pc, #248]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	617b      	str	r3, [r7, #20]
 8006b2e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b30:	2300      	movs	r3, #0
 8006b32:	613b      	str	r3, [r7, #16]
 8006b34:	4b3a      	ldr	r3, [pc, #232]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b38:	4a39      	ldr	r2, [pc, #228]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b3a:	f043 0301 	orr.w	r3, r3, #1
 8006b3e:	6313      	str	r3, [r2, #48]	; 0x30
 8006b40:	4b37      	ldr	r3, [pc, #220]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	613b      	str	r3, [r7, #16]
 8006b4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	4b33      	ldr	r3, [pc, #204]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b54:	4a32      	ldr	r2, [pc, #200]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b56:	f043 0302 	orr.w	r3, r3, #2
 8006b5a:	6313      	str	r3, [r2, #48]	; 0x30
 8006b5c:	4b30      	ldr	r3, [pc, #192]	; (8006c20 <HAL_ADC_MspInit+0x14c>)
 8006b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b60:	f003 0302 	and.w	r3, r3, #2
 8006b64:	60fb      	str	r3, [r7, #12]
 8006b66:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8006b68:	230f      	movs	r3, #15
 8006b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b70:	2300      	movs	r3, #0
 8006b72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006b74:	f107 031c 	add.w	r3, r7, #28
 8006b78:	4619      	mov	r1, r3
 8006b7a:	482a      	ldr	r0, [pc, #168]	; (8006c24 <HAL_ADC_MspInit+0x150>)
 8006b7c:	f004 f820 	bl	800abc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006b80:	23ff      	movs	r3, #255	; 0xff
 8006b82:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b84:	2303      	movs	r3, #3
 8006b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b8c:	f107 031c 	add.w	r3, r7, #28
 8006b90:	4619      	mov	r1, r3
 8006b92:	4825      	ldr	r0, [pc, #148]	; (8006c28 <HAL_ADC_MspInit+0x154>)
 8006b94:	f004 f814 	bl	800abc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ba4:	f107 031c 	add.w	r3, r7, #28
 8006ba8:	4619      	mov	r1, r3
 8006baa:	4820      	ldr	r0, [pc, #128]	; (8006c2c <HAL_ADC_MspInit+0x158>)
 8006bac:	f004 f808 	bl	800abc0 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8006bb0:	4b1f      	ldr	r3, [pc, #124]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bb2:	4a20      	ldr	r2, [pc, #128]	; (8006c34 <HAL_ADC_MspInit+0x160>)
 8006bb4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006bb6:	4b1e      	ldr	r3, [pc, #120]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006bbc:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006bbe:	4b1c      	ldr	r3, [pc, #112]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006bc4:	4b1a      	ldr	r3, [pc, #104]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8006bca:	4b19      	ldr	r3, [pc, #100]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006bd0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006bd2:	4b17      	ldr	r3, [pc, #92]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bd8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006bda:	4b15      	ldr	r3, [pc, #84]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bdc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006be0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8006be2:	4b13      	ldr	r3, [pc, #76]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006be4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006be8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8006bea:	4b11      	ldr	r3, [pc, #68]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006bf0:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006bf2:	4b0f      	ldr	r3, [pc, #60]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8006bf8:	480d      	ldr	r0, [pc, #52]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006bfa:	f003 fc45 	bl	800a488 <HAL_DMA_Init>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d001      	beq.n	8006c08 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8006c04:	f7ff ff32 	bl	8006a6c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a09      	ldr	r2, [pc, #36]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006c0c:	639a      	str	r2, [r3, #56]	; 0x38
 8006c0e:	4a08      	ldr	r2, [pc, #32]	; (8006c30 <HAL_ADC_MspInit+0x15c>)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8006c14:	bf00      	nop
 8006c16:	3730      	adds	r7, #48	; 0x30
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	40012100 	.word	0x40012100
 8006c20:	40023800 	.word	0x40023800
 8006c24:	40020800 	.word	0x40020800
 8006c28:	40020000 	.word	0x40020000
 8006c2c:	40020400 	.word	0x40020400
 8006c30:	2004a9c0 	.word	0x2004a9c0
 8006c34:	40026440 	.word	0x40026440

08006c38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b08c      	sub	sp, #48	; 0x30
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c40:	f107 031c 	add.w	r3, r7, #28
 8006c44:	2200      	movs	r2, #0
 8006c46:	601a      	str	r2, [r3, #0]
 8006c48:	605a      	str	r2, [r3, #4]
 8006c4a:	609a      	str	r2, [r3, #8]
 8006c4c:	60da      	str	r2, [r3, #12]
 8006c4e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a32      	ldr	r2, [pc, #200]	; (8006d20 <HAL_I2C_MspInit+0xe8>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d12c      	bne.n	8006cb4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	61bb      	str	r3, [r7, #24]
 8006c5e:	4b31      	ldr	r3, [pc, #196]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c62:	4a30      	ldr	r2, [pc, #192]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006c64:	f043 0302 	orr.w	r3, r3, #2
 8006c68:	6313      	str	r3, [r2, #48]	; 0x30
 8006c6a:	4b2e      	ldr	r3, [pc, #184]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c6e:	f003 0302 	and.w	r3, r3, #2
 8006c72:	61bb      	str	r3, [r7, #24]
 8006c74:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006c76:	23c0      	movs	r3, #192	; 0xc0
 8006c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006c7a:	2312      	movs	r3, #18
 8006c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c82:	2303      	movs	r3, #3
 8006c84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006c86:	2304      	movs	r3, #4
 8006c88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c8a:	f107 031c 	add.w	r3, r7, #28
 8006c8e:	4619      	mov	r1, r3
 8006c90:	4825      	ldr	r0, [pc, #148]	; (8006d28 <HAL_I2C_MspInit+0xf0>)
 8006c92:	f003 ff95 	bl	800abc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006c96:	2300      	movs	r3, #0
 8006c98:	617b      	str	r3, [r7, #20]
 8006c9a:	4b22      	ldr	r3, [pc, #136]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9e:	4a21      	ldr	r2, [pc, #132]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006ca0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ca6:	4b1f      	ldr	r3, [pc, #124]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006caa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cae:	617b      	str	r3, [r7, #20]
 8006cb0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006cb2:	e031      	b.n	8006d18 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a1c      	ldr	r2, [pc, #112]	; (8006d2c <HAL_I2C_MspInit+0xf4>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d12c      	bne.n	8006d18 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	613b      	str	r3, [r7, #16]
 8006cc2:	4b18      	ldr	r3, [pc, #96]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cc6:	4a17      	ldr	r2, [pc, #92]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006cc8:	f043 0302 	orr.w	r3, r3, #2
 8006ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8006cce:	4b15      	ldr	r3, [pc, #84]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cd2:	f003 0302 	and.w	r3, r3, #2
 8006cd6:	613b      	str	r3, [r7, #16]
 8006cd8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006cda:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006cde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ce0:	2312      	movs	r3, #18
 8006ce2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006cec:	2304      	movs	r3, #4
 8006cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cf0:	f107 031c 	add.w	r3, r7, #28
 8006cf4:	4619      	mov	r1, r3
 8006cf6:	480c      	ldr	r0, [pc, #48]	; (8006d28 <HAL_I2C_MspInit+0xf0>)
 8006cf8:	f003 ff62 	bl	800abc0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60fb      	str	r3, [r7, #12]
 8006d00:	4b08      	ldr	r3, [pc, #32]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d04:	4a07      	ldr	r2, [pc, #28]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006d06:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006d0a:	6413      	str	r3, [r2, #64]	; 0x40
 8006d0c:	4b05      	ldr	r3, [pc, #20]	; (8006d24 <HAL_I2C_MspInit+0xec>)
 8006d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d14:	60fb      	str	r3, [r7, #12]
 8006d16:	68fb      	ldr	r3, [r7, #12]
}
 8006d18:	bf00      	nop
 8006d1a:	3730      	adds	r7, #48	; 0x30
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	40005400 	.word	0x40005400
 8006d24:	40023800 	.word	0x40023800
 8006d28:	40020400 	.word	0x40020400
 8006d2c:	40005800 	.word	0x40005800

08006d30 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b08a      	sub	sp, #40	; 0x28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d38:	f107 0314 	add.w	r3, r7, #20
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	601a      	str	r2, [r3, #0]
 8006d40:	605a      	str	r2, [r3, #4]
 8006d42:	609a      	str	r2, [r3, #8]
 8006d44:	60da      	str	r2, [r3, #12]
 8006d46:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a69      	ldr	r2, [pc, #420]	; (8006ef4 <HAL_SD_MspInit+0x1c4>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	f040 80cb 	bne.w	8006eea <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8006d54:	2300      	movs	r3, #0
 8006d56:	613b      	str	r3, [r7, #16]
 8006d58:	4b67      	ldr	r3, [pc, #412]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d5c:	4a66      	ldr	r2, [pc, #408]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d5e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006d62:	6453      	str	r3, [r2, #68]	; 0x44
 8006d64:	4b64      	ldr	r3, [pc, #400]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d6c:	613b      	str	r3, [r7, #16]
 8006d6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006d70:	2300      	movs	r3, #0
 8006d72:	60fb      	str	r3, [r7, #12]
 8006d74:	4b60      	ldr	r3, [pc, #384]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d78:	4a5f      	ldr	r2, [pc, #380]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d7a:	f043 0304 	orr.w	r3, r3, #4
 8006d7e:	6313      	str	r3, [r2, #48]	; 0x30
 8006d80:	4b5d      	ldr	r3, [pc, #372]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d84:	f003 0304 	and.w	r3, r3, #4
 8006d88:	60fb      	str	r3, [r7, #12]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	60bb      	str	r3, [r7, #8]
 8006d90:	4b59      	ldr	r3, [pc, #356]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d94:	4a58      	ldr	r2, [pc, #352]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d96:	f043 0308 	orr.w	r3, r3, #8
 8006d9a:	6313      	str	r3, [r2, #48]	; 0x30
 8006d9c:	4b56      	ldr	r3, [pc, #344]	; (8006ef8 <HAL_SD_MspInit+0x1c8>)
 8006d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da0:	f003 0308 	and.w	r3, r3, #8
 8006da4:	60bb      	str	r3, [r7, #8]
 8006da6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8006da8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8006dac:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dae:	2302      	movs	r3, #2
 8006db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006db6:	2303      	movs	r3, #3
 8006db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006dba:	230c      	movs	r3, #12
 8006dbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006dbe:	f107 0314 	add.w	r3, r7, #20
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	484d      	ldr	r0, [pc, #308]	; (8006efc <HAL_SD_MspInit+0x1cc>)
 8006dc6:	f003 fefb 	bl	800abc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006dca:	2304      	movs	r3, #4
 8006dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dce:	2302      	movs	r3, #2
 8006dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8006dda:	230c      	movs	r3, #12
 8006ddc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006dde:	f107 0314 	add.w	r3, r7, #20
 8006de2:	4619      	mov	r1, r3
 8006de4:	4846      	ldr	r0, [pc, #280]	; (8006f00 <HAL_SD_MspInit+0x1d0>)
 8006de6:	f003 feeb 	bl	800abc0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8006dea:	4b46      	ldr	r3, [pc, #280]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006dec:	4a46      	ldr	r2, [pc, #280]	; (8006f08 <HAL_SD_MspInit+0x1d8>)
 8006dee:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8006df0:	4b44      	ldr	r3, [pc, #272]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006df2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006df6:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006df8:	4b42      	ldr	r3, [pc, #264]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006dfe:	4b41      	ldr	r3, [pc, #260]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e00:	2200      	movs	r2, #0
 8006e02:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006e04:	4b3f      	ldr	r3, [pc, #252]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e06:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006e0a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006e0c:	4b3d      	ldr	r3, [pc, #244]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e0e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006e12:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006e14:	4b3b      	ldr	r3, [pc, #236]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e16:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006e1a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8006e1c:	4b39      	ldr	r3, [pc, #228]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e1e:	2220      	movs	r2, #32
 8006e20:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006e22:	4b38      	ldr	r3, [pc, #224]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e24:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006e28:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006e2a:	4b36      	ldr	r3, [pc, #216]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e2c:	2204      	movs	r2, #4
 8006e2e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006e30:	4b34      	ldr	r3, [pc, #208]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e32:	2203      	movs	r2, #3
 8006e34:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8006e36:	4b33      	ldr	r3, [pc, #204]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e38:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006e3c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006e3e:	4b31      	ldr	r3, [pc, #196]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e40:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006e44:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8006e46:	482f      	ldr	r0, [pc, #188]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e48:	f003 fb1e 	bl	800a488 <HAL_DMA_Init>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d001      	beq.n	8006e56 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8006e52:	f7ff fe0b 	bl	8006a6c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	4a2a      	ldr	r2, [pc, #168]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e5a:	641a      	str	r2, [r3, #64]	; 0x40
 8006e5c:	4a29      	ldr	r2, [pc, #164]	; (8006f04 <HAL_SD_MspInit+0x1d4>)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8006e62:	4b2a      	ldr	r3, [pc, #168]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e64:	4a2a      	ldr	r2, [pc, #168]	; (8006f10 <HAL_SD_MspInit+0x1e0>)
 8006e66:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8006e68:	4b28      	ldr	r3, [pc, #160]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006e6e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006e70:	4b26      	ldr	r3, [pc, #152]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e72:	2240      	movs	r2, #64	; 0x40
 8006e74:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006e76:	4b25      	ldr	r3, [pc, #148]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e78:	2200      	movs	r2, #0
 8006e7a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006e7c:	4b23      	ldr	r3, [pc, #140]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006e82:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006e84:	4b21      	ldr	r3, [pc, #132]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006e8a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006e8c:	4b1f      	ldr	r3, [pc, #124]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006e92:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8006e94:	4b1d      	ldr	r3, [pc, #116]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e96:	2220      	movs	r2, #32
 8006e98:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8006e9a:	4b1c      	ldr	r3, [pc, #112]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006e9c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8006ea0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8006ea2:	4b1a      	ldr	r3, [pc, #104]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006ea4:	2204      	movs	r2, #4
 8006ea6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8006ea8:	4b18      	ldr	r3, [pc, #96]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006eaa:	2203      	movs	r2, #3
 8006eac:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8006eae:	4b17      	ldr	r3, [pc, #92]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006eb0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8006eb4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8006eb6:	4b15      	ldr	r3, [pc, #84]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006eb8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006ebc:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8006ebe:	4813      	ldr	r0, [pc, #76]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006ec0:	f003 fae2 	bl	800a488 <HAL_DMA_Init>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 8006eca:	f7ff fdcf 	bl	8006a6c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a0e      	ldr	r2, [pc, #56]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006ed2:	63da      	str	r2, [r3, #60]	; 0x3c
 8006ed4:	4a0d      	ldr	r2, [pc, #52]	; (8006f0c <HAL_SD_MspInit+0x1dc>)
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8006eda:	2200      	movs	r2, #0
 8006edc:	2100      	movs	r1, #0
 8006ede:	2031      	movs	r0, #49	; 0x31
 8006ee0:	f003 fa9b 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8006ee4:	2031      	movs	r0, #49	; 0x31
 8006ee6:	f003 fab4 	bl	800a452 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8006eea:	bf00      	nop
 8006eec:	3728      	adds	r7, #40	; 0x28
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	40012c00 	.word	0x40012c00
 8006ef8:	40023800 	.word	0x40023800
 8006efc:	40020800 	.word	0x40020800
 8006f00:	40020c00 	.word	0x40020c00
 8006f04:	2004a4e8 	.word	0x2004a4e8
 8006f08:	40026458 	.word	0x40026458
 8006f0c:	2004a81c 	.word	0x2004a81c
 8006f10:	400264a0 	.word	0x400264a0

08006f14 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b08a      	sub	sp, #40	; 0x28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f1c:	f107 0314 	add.w	r3, r7, #20
 8006f20:	2200      	movs	r2, #0
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	605a      	str	r2, [r3, #4]
 8006f26:	609a      	str	r2, [r3, #8]
 8006f28:	60da      	str	r2, [r3, #12]
 8006f2a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a19      	ldr	r2, [pc, #100]	; (8006f98 <HAL_SPI_MspInit+0x84>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d12c      	bne.n	8006f90 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006f36:	2300      	movs	r3, #0
 8006f38:	613b      	str	r3, [r7, #16]
 8006f3a:	4b18      	ldr	r3, [pc, #96]	; (8006f9c <HAL_SPI_MspInit+0x88>)
 8006f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3e:	4a17      	ldr	r2, [pc, #92]	; (8006f9c <HAL_SPI_MspInit+0x88>)
 8006f40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006f44:	6413      	str	r3, [r2, #64]	; 0x40
 8006f46:	4b15      	ldr	r3, [pc, #84]	; (8006f9c <HAL_SPI_MspInit+0x88>)
 8006f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f4e:	613b      	str	r3, [r7, #16]
 8006f50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
 8006f56:	4b11      	ldr	r3, [pc, #68]	; (8006f9c <HAL_SPI_MspInit+0x88>)
 8006f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5a:	4a10      	ldr	r2, [pc, #64]	; (8006f9c <HAL_SPI_MspInit+0x88>)
 8006f5c:	f043 0302 	orr.w	r3, r3, #2
 8006f60:	6313      	str	r3, [r2, #48]	; 0x30
 8006f62:	4b0e      	ldr	r3, [pc, #56]	; (8006f9c <HAL_SPI_MspInit+0x88>)
 8006f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006f6e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8006f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f74:	2302      	movs	r3, #2
 8006f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006f80:	2305      	movs	r3, #5
 8006f82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f84:	f107 0314 	add.w	r3, r7, #20
 8006f88:	4619      	mov	r1, r3
 8006f8a:	4805      	ldr	r0, [pc, #20]	; (8006fa0 <HAL_SPI_MspInit+0x8c>)
 8006f8c:	f003 fe18 	bl	800abc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006f90:	bf00      	nop
 8006f92:	3728      	adds	r7, #40	; 0x28
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	40003800 	.word	0x40003800
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	40020400 	.word	0x40020400

08006fa4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b08c      	sub	sp, #48	; 0x30
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fac:	f107 031c 	add.w	r3, r7, #28
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	601a      	str	r2, [r3, #0]
 8006fb4:	605a      	str	r2, [r3, #4]
 8006fb6:	609a      	str	r2, [r3, #8]
 8006fb8:	60da      	str	r2, [r3, #12]
 8006fba:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a2d      	ldr	r2, [pc, #180]	; (8007078 <HAL_TIM_PWM_MspInit+0xd4>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d12d      	bne.n	8007022 <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	61bb      	str	r3, [r7, #24]
 8006fca:	4b2c      	ldr	r3, [pc, #176]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8006fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fce:	4a2b      	ldr	r2, [pc, #172]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8006fd0:	f043 0301 	orr.w	r3, r3, #1
 8006fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8006fd6:	4b29      	ldr	r3, [pc, #164]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8006fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fda:	f003 0301 	and.w	r3, r3, #1
 8006fde:	61bb      	str	r3, [r7, #24]
 8006fe0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	617b      	str	r3, [r7, #20]
 8006fe6:	4b25      	ldr	r3, [pc, #148]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fea:	4a24      	ldr	r2, [pc, #144]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8006fec:	f043 0310 	orr.w	r3, r3, #16
 8006ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ff2:	4b22      	ldr	r3, [pc, #136]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8006ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff6:	f003 0310 	and.w	r3, r3, #16
 8006ffa:	617b      	str	r3, [r7, #20]
 8006ffc:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8006ffe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007004:	2302      	movs	r3, #2
 8007006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007008:	2300      	movs	r3, #0
 800700a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800700c:	2300      	movs	r3, #0
 800700e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007010:	2301      	movs	r3, #1
 8007012:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007014:	f107 031c 	add.w	r3, r7, #28
 8007018:	4619      	mov	r1, r3
 800701a:	4819      	ldr	r0, [pc, #100]	; (8007080 <HAL_TIM_PWM_MspInit+0xdc>)
 800701c:	f003 fdd0 	bl	800abc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007020:	e026      	b.n	8007070 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a17      	ldr	r2, [pc, #92]	; (8007084 <HAL_TIM_PWM_MspInit+0xe0>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d10e      	bne.n	800704a <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800702c:	2300      	movs	r3, #0
 800702e:	613b      	str	r3, [r7, #16]
 8007030:	4b12      	ldr	r3, [pc, #72]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8007032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007034:	4a11      	ldr	r2, [pc, #68]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8007036:	f043 0302 	orr.w	r3, r3, #2
 800703a:	6413      	str	r3, [r2, #64]	; 0x40
 800703c:	4b0f      	ldr	r3, [pc, #60]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 800703e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	613b      	str	r3, [r7, #16]
 8007046:	693b      	ldr	r3, [r7, #16]
}
 8007048:	e012      	b.n	8007070 <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a0e      	ldr	r2, [pc, #56]	; (8007088 <HAL_TIM_PWM_MspInit+0xe4>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d10d      	bne.n	8007070 <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007054:	2300      	movs	r3, #0
 8007056:	60fb      	str	r3, [r7, #12]
 8007058:	4b08      	ldr	r3, [pc, #32]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 800705a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705c:	4a07      	ldr	r2, [pc, #28]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 800705e:	f043 0304 	orr.w	r3, r3, #4
 8007062:	6413      	str	r3, [r2, #64]	; 0x40
 8007064:	4b05      	ldr	r3, [pc, #20]	; (800707c <HAL_TIM_PWM_MspInit+0xd8>)
 8007066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007068:	f003 0304 	and.w	r3, r3, #4
 800706c:	60fb      	str	r3, [r7, #12]
 800706e:	68fb      	ldr	r3, [r7, #12]
}
 8007070:	bf00      	nop
 8007072:	3730      	adds	r7, #48	; 0x30
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}
 8007078:	40010000 	.word	0x40010000
 800707c:	40023800 	.word	0x40023800
 8007080:	40021000 	.word	0x40021000
 8007084:	40000400 	.word	0x40000400
 8007088:	40000800 	.word	0x40000800

0800708c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b088      	sub	sp, #32
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a3e      	ldr	r2, [pc, #248]	; (8007194 <HAL_TIM_Base_MspInit+0x108>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d116      	bne.n	80070cc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800709e:	2300      	movs	r3, #0
 80070a0:	61fb      	str	r3, [r7, #28]
 80070a2:	4b3d      	ldr	r3, [pc, #244]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 80070a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a6:	4a3c      	ldr	r2, [pc, #240]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 80070a8:	f043 0310 	orr.w	r3, r3, #16
 80070ac:	6413      	str	r3, [r2, #64]	; 0x40
 80070ae:	4b3a      	ldr	r3, [pc, #232]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 80070b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b2:	f003 0310 	and.w	r3, r3, #16
 80070b6:	61fb      	str	r3, [r7, #28]
 80070b8:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80070ba:	2200      	movs	r2, #0
 80070bc:	2101      	movs	r1, #1
 80070be:	2036      	movs	r0, #54	; 0x36
 80070c0:	f003 f9ab 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80070c4:	2036      	movs	r0, #54	; 0x36
 80070c6:	f003 f9c4 	bl	800a452 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80070ca:	e05e      	b.n	800718a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a32      	ldr	r2, [pc, #200]	; (800719c <HAL_TIM_Base_MspInit+0x110>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d116      	bne.n	8007104 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80070d6:	2300      	movs	r3, #0
 80070d8:	61bb      	str	r3, [r7, #24]
 80070da:	4b2f      	ldr	r3, [pc, #188]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 80070dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070de:	4a2e      	ldr	r2, [pc, #184]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 80070e0:	f043 0320 	orr.w	r3, r3, #32
 80070e4:	6413      	str	r3, [r2, #64]	; 0x40
 80070e6:	4b2c      	ldr	r3, [pc, #176]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 80070e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ea:	f003 0320 	and.w	r3, r3, #32
 80070ee:	61bb      	str	r3, [r7, #24]
 80070f0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80070f2:	2200      	movs	r2, #0
 80070f4:	2100      	movs	r1, #0
 80070f6:	2037      	movs	r0, #55	; 0x37
 80070f8:	f003 f98f 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80070fc:	2037      	movs	r0, #55	; 0x37
 80070fe:	f003 f9a8 	bl	800a452 <HAL_NVIC_EnableIRQ>
}
 8007102:	e042      	b.n	800718a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a25      	ldr	r2, [pc, #148]	; (80071a0 <HAL_TIM_Base_MspInit+0x114>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d10e      	bne.n	800712c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800710e:	2300      	movs	r3, #0
 8007110:	617b      	str	r3, [r7, #20]
 8007112:	4b21      	ldr	r3, [pc, #132]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007116:	4a20      	ldr	r2, [pc, #128]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800711c:	6453      	str	r3, [r2, #68]	; 0x44
 800711e:	4b1e      	ldr	r3, [pc, #120]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007126:	617b      	str	r3, [r7, #20]
 8007128:	697b      	ldr	r3, [r7, #20]
}
 800712a:	e02e      	b.n	800718a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a1c      	ldr	r2, [pc, #112]	; (80071a4 <HAL_TIM_Base_MspInit+0x118>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d10e      	bne.n	8007154 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8007136:	2300      	movs	r3, #0
 8007138:	613b      	str	r3, [r7, #16]
 800713a:	4b17      	ldr	r3, [pc, #92]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 800713c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800713e:	4a16      	ldr	r2, [pc, #88]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007140:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007144:	6453      	str	r3, [r2, #68]	; 0x44
 8007146:	4b14      	ldr	r3, [pc, #80]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800714e:	613b      	str	r3, [r7, #16]
 8007150:	693b      	ldr	r3, [r7, #16]
}
 8007152:	e01a      	b.n	800718a <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a13      	ldr	r2, [pc, #76]	; (80071a8 <HAL_TIM_Base_MspInit+0x11c>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d115      	bne.n	800718a <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800715e:	2300      	movs	r3, #0
 8007160:	60fb      	str	r3, [r7, #12]
 8007162:	4b0d      	ldr	r3, [pc, #52]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007166:	4a0c      	ldr	r2, [pc, #48]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007168:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800716c:	6413      	str	r3, [r2, #64]	; 0x40
 800716e:	4b0a      	ldr	r3, [pc, #40]	; (8007198 <HAL_TIM_Base_MspInit+0x10c>)
 8007170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007172:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007176:	60fb      	str	r3, [r7, #12]
 8007178:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800717a:	2200      	movs	r2, #0
 800717c:	2100      	movs	r1, #0
 800717e:	202c      	movs	r0, #44	; 0x2c
 8007180:	f003 f94b 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007184:	202c      	movs	r0, #44	; 0x2c
 8007186:	f003 f964 	bl	800a452 <HAL_NVIC_EnableIRQ>
}
 800718a:	bf00      	nop
 800718c:	3720      	adds	r7, #32
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	40001000 	.word	0x40001000
 8007198:	40023800 	.word	0x40023800
 800719c:	40001400 	.word	0x40001400
 80071a0:	40014400 	.word	0x40014400
 80071a4:	40014800 	.word	0x40014800
 80071a8:	40001c00 	.word	0x40001c00

080071ac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08a      	sub	sp, #40	; 0x28
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071b4:	f107 0314 	add.w	r3, r7, #20
 80071b8:	2200      	movs	r2, #0
 80071ba:	601a      	str	r2, [r3, #0]
 80071bc:	605a      	str	r2, [r3, #4]
 80071be:	609a      	str	r2, [r3, #8]
 80071c0:	60da      	str	r2, [r3, #12]
 80071c2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a1d      	ldr	r2, [pc, #116]	; (8007240 <HAL_TIM_Encoder_MspInit+0x94>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d133      	bne.n	8007236 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80071ce:	2300      	movs	r3, #0
 80071d0:	613b      	str	r3, [r7, #16]
 80071d2:	4b1c      	ldr	r3, [pc, #112]	; (8007244 <HAL_TIM_Encoder_MspInit+0x98>)
 80071d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071d6:	4a1b      	ldr	r2, [pc, #108]	; (8007244 <HAL_TIM_Encoder_MspInit+0x98>)
 80071d8:	f043 0302 	orr.w	r3, r3, #2
 80071dc:	6453      	str	r3, [r2, #68]	; 0x44
 80071de:	4b19      	ldr	r3, [pc, #100]	; (8007244 <HAL_TIM_Encoder_MspInit+0x98>)
 80071e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071e2:	f003 0302 	and.w	r3, r3, #2
 80071e6:	613b      	str	r3, [r7, #16]
 80071e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80071ea:	2300      	movs	r3, #0
 80071ec:	60fb      	str	r3, [r7, #12]
 80071ee:	4b15      	ldr	r3, [pc, #84]	; (8007244 <HAL_TIM_Encoder_MspInit+0x98>)
 80071f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f2:	4a14      	ldr	r2, [pc, #80]	; (8007244 <HAL_TIM_Encoder_MspInit+0x98>)
 80071f4:	f043 0304 	orr.w	r3, r3, #4
 80071f8:	6313      	str	r3, [r2, #48]	; 0x30
 80071fa:	4b12      	ldr	r3, [pc, #72]	; (8007244 <HAL_TIM_Encoder_MspInit+0x98>)
 80071fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071fe:	f003 0304 	and.w	r3, r3, #4
 8007202:	60fb      	str	r3, [r7, #12]
 8007204:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007206:	23c0      	movs	r3, #192	; 0xc0
 8007208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800720a:	2302      	movs	r3, #2
 800720c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800720e:	2300      	movs	r3, #0
 8007210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007212:	2300      	movs	r3, #0
 8007214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007216:	2303      	movs	r3, #3
 8007218:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800721a:	f107 0314 	add.w	r3, r7, #20
 800721e:	4619      	mov	r1, r3
 8007220:	4809      	ldr	r0, [pc, #36]	; (8007248 <HAL_TIM_Encoder_MspInit+0x9c>)
 8007222:	f003 fccd 	bl	800abc0 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8007226:	2200      	movs	r2, #0
 8007228:	2100      	movs	r1, #0
 800722a:	202c      	movs	r0, #44	; 0x2c
 800722c:	f003 f8f5 	bl	800a41a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8007230:	202c      	movs	r0, #44	; 0x2c
 8007232:	f003 f90e 	bl	800a452 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8007236:	bf00      	nop
 8007238:	3728      	adds	r7, #40	; 0x28
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
 800723e:	bf00      	nop
 8007240:	40010400 	.word	0x40010400
 8007244:	40023800 	.word	0x40023800
 8007248:	40020800 	.word	0x40020800

0800724c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b08c      	sub	sp, #48	; 0x30
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007254:	f107 031c 	add.w	r3, r7, #28
 8007258:	2200      	movs	r2, #0
 800725a:	601a      	str	r2, [r3, #0]
 800725c:	605a      	str	r2, [r3, #4]
 800725e:	609a      	str	r2, [r3, #8]
 8007260:	60da      	str	r2, [r3, #12]
 8007262:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a5c      	ldr	r2, [pc, #368]	; (80073dc <HAL_TIM_MspPostInit+0x190>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d11f      	bne.n	80072ae <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800726e:	2300      	movs	r3, #0
 8007270:	61bb      	str	r3, [r7, #24]
 8007272:	4b5b      	ldr	r3, [pc, #364]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 8007274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007276:	4a5a      	ldr	r2, [pc, #360]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 8007278:	f043 0310 	orr.w	r3, r3, #16
 800727c:	6313      	str	r3, [r2, #48]	; 0x30
 800727e:	4b58      	ldr	r3, [pc, #352]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 8007280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007282:	f003 0310 	and.w	r3, r3, #16
 8007286:	61bb      	str	r3, [r7, #24]
 8007288:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800728a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800728e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007290:	2302      	movs	r3, #2
 8007292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007294:	2300      	movs	r3, #0
 8007296:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007298:	2300      	movs	r3, #0
 800729a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800729c:	2301      	movs	r3, #1
 800729e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80072a0:	f107 031c 	add.w	r3, r7, #28
 80072a4:	4619      	mov	r1, r3
 80072a6:	484f      	ldr	r0, [pc, #316]	; (80073e4 <HAL_TIM_MspPostInit+0x198>)
 80072a8:	f003 fc8a 	bl	800abc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 80072ac:	e091      	b.n	80073d2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a4d      	ldr	r2, [pc, #308]	; (80073e8 <HAL_TIM_MspPostInit+0x19c>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d11e      	bne.n	80072f6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072b8:	2300      	movs	r3, #0
 80072ba:	617b      	str	r3, [r7, #20]
 80072bc:	4b48      	ldr	r3, [pc, #288]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 80072be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c0:	4a47      	ldr	r2, [pc, #284]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 80072c2:	f043 0302 	orr.w	r3, r3, #2
 80072c6:	6313      	str	r3, [r2, #48]	; 0x30
 80072c8:	4b45      	ldr	r3, [pc, #276]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 80072ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072cc:	f003 0302 	and.w	r3, r3, #2
 80072d0:	617b      	str	r3, [r7, #20]
 80072d2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80072d4:	2330      	movs	r3, #48	; 0x30
 80072d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072d8:	2302      	movs	r3, #2
 80072da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072dc:	2300      	movs	r3, #0
 80072de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072e0:	2300      	movs	r3, #0
 80072e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80072e4:	2302      	movs	r3, #2
 80072e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072e8:	f107 031c 	add.w	r3, r7, #28
 80072ec:	4619      	mov	r1, r3
 80072ee:	483f      	ldr	r0, [pc, #252]	; (80073ec <HAL_TIM_MspPostInit+0x1a0>)
 80072f0:	f003 fc66 	bl	800abc0 <HAL_GPIO_Init>
}
 80072f4:	e06d      	b.n	80073d2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a3d      	ldr	r2, [pc, #244]	; (80073f0 <HAL_TIM_MspPostInit+0x1a4>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d11f      	bne.n	8007340 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007300:	2300      	movs	r3, #0
 8007302:	613b      	str	r3, [r7, #16]
 8007304:	4b36      	ldr	r3, [pc, #216]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 8007306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007308:	4a35      	ldr	r2, [pc, #212]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 800730a:	f043 0308 	orr.w	r3, r3, #8
 800730e:	6313      	str	r3, [r2, #48]	; 0x30
 8007310:	4b33      	ldr	r3, [pc, #204]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 8007312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007314:	f003 0308 	and.w	r3, r3, #8
 8007318:	613b      	str	r3, [r7, #16]
 800731a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800731c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007320:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007322:	2302      	movs	r3, #2
 8007324:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007326:	2300      	movs	r3, #0
 8007328:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800732a:	2300      	movs	r3, #0
 800732c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800732e:	2302      	movs	r3, #2
 8007330:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007332:	f107 031c 	add.w	r3, r7, #28
 8007336:	4619      	mov	r1, r3
 8007338:	482e      	ldr	r0, [pc, #184]	; (80073f4 <HAL_TIM_MspPostInit+0x1a8>)
 800733a:	f003 fc41 	bl	800abc0 <HAL_GPIO_Init>
}
 800733e:	e048      	b.n	80073d2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a2c      	ldr	r2, [pc, #176]	; (80073f8 <HAL_TIM_MspPostInit+0x1ac>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d11f      	bne.n	800738a <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800734a:	2300      	movs	r3, #0
 800734c:	60fb      	str	r3, [r7, #12]
 800734e:	4b24      	ldr	r3, [pc, #144]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 8007350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007352:	4a23      	ldr	r2, [pc, #140]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 8007354:	f043 0302 	orr.w	r3, r3, #2
 8007358:	6313      	str	r3, [r2, #48]	; 0x30
 800735a:	4b21      	ldr	r3, [pc, #132]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 800735c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800735e:	f003 0302 	and.w	r3, r3, #2
 8007362:	60fb      	str	r3, [r7, #12]
 8007364:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800736a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800736c:	2302      	movs	r3, #2
 800736e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007370:	2300      	movs	r3, #0
 8007372:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007374:	2300      	movs	r3, #0
 8007376:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8007378:	2303      	movs	r3, #3
 800737a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800737c:	f107 031c 	add.w	r3, r7, #28
 8007380:	4619      	mov	r1, r3
 8007382:	481a      	ldr	r0, [pc, #104]	; (80073ec <HAL_TIM_MspPostInit+0x1a0>)
 8007384:	f003 fc1c 	bl	800abc0 <HAL_GPIO_Init>
}
 8007388:	e023      	b.n	80073d2 <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a1b      	ldr	r2, [pc, #108]	; (80073fc <HAL_TIM_MspPostInit+0x1b0>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d11e      	bne.n	80073d2 <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007394:	2300      	movs	r3, #0
 8007396:	60bb      	str	r3, [r7, #8]
 8007398:	4b11      	ldr	r3, [pc, #68]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 800739a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800739c:	4a10      	ldr	r2, [pc, #64]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 800739e:	f043 0302 	orr.w	r3, r3, #2
 80073a2:	6313      	str	r3, [r2, #48]	; 0x30
 80073a4:	4b0e      	ldr	r3, [pc, #56]	; (80073e0 <HAL_TIM_MspPostInit+0x194>)
 80073a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073a8:	f003 0302 	and.w	r3, r3, #2
 80073ac:	60bb      	str	r3, [r7, #8]
 80073ae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80073b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073b6:	2302      	movs	r3, #2
 80073b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ba:	2300      	movs	r3, #0
 80073bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073be:	2300      	movs	r3, #0
 80073c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 80073c2:	2303      	movs	r3, #3
 80073c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80073c6:	f107 031c 	add.w	r3, r7, #28
 80073ca:	4619      	mov	r1, r3
 80073cc:	4807      	ldr	r0, [pc, #28]	; (80073ec <HAL_TIM_MspPostInit+0x1a0>)
 80073ce:	f003 fbf7 	bl	800abc0 <HAL_GPIO_Init>
}
 80073d2:	bf00      	nop
 80073d4:	3730      	adds	r7, #48	; 0x30
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
 80073da:	bf00      	nop
 80073dc:	40010000 	.word	0x40010000
 80073e0:	40023800 	.word	0x40023800
 80073e4:	40021000 	.word	0x40021000
 80073e8:	40000400 	.word	0x40000400
 80073ec:	40020400 	.word	0x40020400
 80073f0:	40000800 	.word	0x40000800
 80073f4:	40020c00 	.word	0x40020c00
 80073f8:	40014400 	.word	0x40014400
 80073fc:	40014800 	.word	0x40014800

08007400 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b08a      	sub	sp, #40	; 0x28
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007408:	f107 0314 	add.w	r3, r7, #20
 800740c:	2200      	movs	r2, #0
 800740e:	601a      	str	r2, [r3, #0]
 8007410:	605a      	str	r2, [r3, #4]
 8007412:	609a      	str	r2, [r3, #8]
 8007414:	60da      	str	r2, [r3, #12]
 8007416:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a19      	ldr	r2, [pc, #100]	; (8007484 <HAL_UART_MspInit+0x84>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d12b      	bne.n	800747a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8007422:	2300      	movs	r3, #0
 8007424:	613b      	str	r3, [r7, #16]
 8007426:	4b18      	ldr	r3, [pc, #96]	; (8007488 <HAL_UART_MspInit+0x88>)
 8007428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742a:	4a17      	ldr	r2, [pc, #92]	; (8007488 <HAL_UART_MspInit+0x88>)
 800742c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007430:	6413      	str	r3, [r2, #64]	; 0x40
 8007432:	4b15      	ldr	r3, [pc, #84]	; (8007488 <HAL_UART_MspInit+0x88>)
 8007434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800743a:	613b      	str	r3, [r7, #16]
 800743c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800743e:	2300      	movs	r3, #0
 8007440:	60fb      	str	r3, [r7, #12]
 8007442:	4b11      	ldr	r3, [pc, #68]	; (8007488 <HAL_UART_MspInit+0x88>)
 8007444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007446:	4a10      	ldr	r2, [pc, #64]	; (8007488 <HAL_UART_MspInit+0x88>)
 8007448:	f043 0308 	orr.w	r3, r3, #8
 800744c:	6313      	str	r3, [r2, #48]	; 0x30
 800744e:	4b0e      	ldr	r3, [pc, #56]	; (8007488 <HAL_UART_MspInit+0x88>)
 8007450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007452:	f003 0308 	and.w	r3, r3, #8
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800745a:	2360      	movs	r3, #96	; 0x60
 800745c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800745e:	2302      	movs	r3, #2
 8007460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007462:	2300      	movs	r3, #0
 8007464:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007466:	2303      	movs	r3, #3
 8007468:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800746a:	2307      	movs	r3, #7
 800746c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800746e:	f107 0314 	add.w	r3, r7, #20
 8007472:	4619      	mov	r1, r3
 8007474:	4805      	ldr	r0, [pc, #20]	; (800748c <HAL_UART_MspInit+0x8c>)
 8007476:	f003 fba3 	bl	800abc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800747a:	bf00      	nop
 800747c:	3728      	adds	r7, #40	; 0x28
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	40004400 	.word	0x40004400
 8007488:	40023800 	.word	0x40023800
 800748c:	40020c00 	.word	0x40020c00

08007490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007490:	b480      	push	{r7}
 8007492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8007494:	e7fe      	b.n	8007494 <NMI_Handler+0x4>

08007496 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007496:	b480      	push	{r7}
 8007498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800749a:	e7fe      	b.n	800749a <HardFault_Handler+0x4>

0800749c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800749c:	b480      	push	{r7}
 800749e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80074a0:	e7fe      	b.n	80074a0 <MemManage_Handler+0x4>

080074a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80074a2:	b480      	push	{r7}
 80074a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80074a6:	e7fe      	b.n	80074a6 <BusFault_Handler+0x4>

080074a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80074a8:	b480      	push	{r7}
 80074aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80074ac:	e7fe      	b.n	80074ac <UsageFault_Handler+0x4>

080074ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80074ae:	b480      	push	{r7}
 80074b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80074b2:	bf00      	nop
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80074bc:	b480      	push	{r7}
 80074be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80074c0:	bf00      	nop
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80074ca:	b480      	push	{r7}
 80074cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80074ce:	bf00      	nop
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80074dc:	f002 fa7c 	bl	80099d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80074e0:	bf00      	nop
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80074e8:	4803      	ldr	r0, [pc, #12]	; (80074f8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 80074ea:	f007 fd4c 	bl	800ef86 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80074ee:	4803      	ldr	r0, [pc, #12]	; (80074fc <TIM8_UP_TIM13_IRQHandler+0x18>)
 80074f0:	f007 fd49 	bl	800ef86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80074f4:	bf00      	nop
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	2004a5a0 	.word	0x2004a5a0
 80074fc:	2004a79c 	.word	0x2004a79c

08007500 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8007504:	4802      	ldr	r0, [pc, #8]	; (8007510 <SDIO_IRQHandler+0x10>)
 8007506:	f005 fde5 	bl	800d0d4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800750a:	bf00      	nop
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	2004a8fc 	.word	0x2004a8fc

08007514 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007518:	4802      	ldr	r0, [pc, #8]	; (8007524 <TIM6_DAC_IRQHandler+0x10>)
 800751a:	f007 fd34 	bl	800ef86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800751e:	bf00      	nop
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	2004a87c 	.word	0x2004a87c

08007528 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800752c:	4802      	ldr	r0, [pc, #8]	; (8007538 <TIM7_IRQHandler+0x10>)
 800752e:	f007 fd2a 	bl	800ef86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007532:	bf00      	nop
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	2004aa20 	.word	0x2004aa20

0800753c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007540:	4802      	ldr	r0, [pc, #8]	; (800754c <DMA2_Stream2_IRQHandler+0x10>)
 8007542:	f003 f8c9 	bl	800a6d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007546:	bf00      	nop
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	2004a9c0 	.word	0x2004a9c0

08007550 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8007554:	4802      	ldr	r0, [pc, #8]	; (8007560 <DMA2_Stream3_IRQHandler+0x10>)
 8007556:	f003 f8bf 	bl	800a6d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800755a:	bf00      	nop
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	2004a4e8 	.word	0x2004a4e8

08007564 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8007568:	4802      	ldr	r0, [pc, #8]	; (8007574 <DMA2_Stream6_IRQHandler+0x10>)
 800756a:	f003 f8b5 	bl	800a6d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800756e:	bf00      	nop
 8007570:	bd80      	pop	{r7, pc}
 8007572:	bf00      	nop
 8007574:	2004a81c 	.word	0x2004a81c

08007578 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b086      	sub	sp, #24
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007580:	4a14      	ldr	r2, [pc, #80]	; (80075d4 <_sbrk+0x5c>)
 8007582:	4b15      	ldr	r3, [pc, #84]	; (80075d8 <_sbrk+0x60>)
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800758c:	4b13      	ldr	r3, [pc, #76]	; (80075dc <_sbrk+0x64>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d102      	bne.n	800759a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007594:	4b11      	ldr	r3, [pc, #68]	; (80075dc <_sbrk+0x64>)
 8007596:	4a12      	ldr	r2, [pc, #72]	; (80075e0 <_sbrk+0x68>)
 8007598:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800759a:	4b10      	ldr	r3, [pc, #64]	; (80075dc <_sbrk+0x64>)
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4413      	add	r3, r2
 80075a2:	693a      	ldr	r2, [r7, #16]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d207      	bcs.n	80075b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80075a8:	f00c ff2a 	bl	8014400 <__errno>
 80075ac:	4602      	mov	r2, r0
 80075ae:	230c      	movs	r3, #12
 80075b0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80075b2:	f04f 33ff 	mov.w	r3, #4294967295
 80075b6:	e009      	b.n	80075cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80075b8:	4b08      	ldr	r3, [pc, #32]	; (80075dc <_sbrk+0x64>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80075be:	4b07      	ldr	r3, [pc, #28]	; (80075dc <_sbrk+0x64>)
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4413      	add	r3, r2
 80075c6:	4a05      	ldr	r2, [pc, #20]	; (80075dc <_sbrk+0x64>)
 80075c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80075ca:	68fb      	ldr	r3, [r7, #12]
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3718      	adds	r7, #24
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	20050000 	.word	0x20050000
 80075d8:	00000800 	.word	0x00000800
 80075dc:	20000234 	.word	0x20000234
 80075e0:	2004cb70 	.word	0x2004cb70

080075e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80075e4:	b480      	push	{r7}
 80075e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80075e8:	4b08      	ldr	r3, [pc, #32]	; (800760c <SystemInit+0x28>)
 80075ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ee:	4a07      	ldr	r2, [pc, #28]	; (800760c <SystemInit+0x28>)
 80075f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80075f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80075f8:	4b04      	ldr	r3, [pc, #16]	; (800760c <SystemInit+0x28>)
 80075fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80075fe:	609a      	str	r2, [r3, #8]
#endif
}
 8007600:	bf00      	nop
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	e000ed00 	.word	0xe000ed00

08007610 <cppInit>:
		}
	}
}

void cppInit(void)
{
 8007610:	b598      	push	{r3, r4, r7, lr}
 8007612:	af00      	add	r7, sp, #0
	lcd_init();
 8007614:	f7f9 fd00 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 8007618:	483b      	ldr	r0, [pc, #236]	; (8007708 <cppInit+0xf8>)
 800761a:	f7fd fd33 	bl	8005084 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 800761e:	2064      	movs	r0, #100	; 0x64
 8007620:	f002 f9fa 	bl	8009a18 <HAL_Delay>
	power_sensor.updateValues();
 8007624:	4838      	ldr	r0, [pc, #224]	; (8007708 <cppInit+0xf8>)
 8007626:	f7fd fd3b 	bl	80050a0 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 800762a:	f7f9 fd39 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 800762e:	2100      	movs	r1, #0
 8007630:	2000      	movs	r0, #0
 8007632:	f7f9 fd45 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 8007636:	4835      	ldr	r0, [pc, #212]	; (800770c <cppInit+0xfc>)
 8007638:	f7f9 fd6c 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 800763c:	2101      	movs	r1, #1
 800763e:	2000      	movs	r0, #0
 8007640:	f7f9 fd3e 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 8007644:	4830      	ldr	r0, [pc, #192]	; (8007708 <cppInit+0xf8>)
 8007646:	f7fd fd55 	bl	80050f4 <_ZN11PowerSensor17getButteryVoltageEv>
 800764a:	ee10 3a10 	vmov	r3, s0
 800764e:	4618      	mov	r0, r3
 8007650:	f7f8 ff92 	bl	8000578 <__aeabi_f2d>
 8007654:	4603      	mov	r3, r0
 8007656:	460c      	mov	r4, r1
 8007658:	461a      	mov	r2, r3
 800765a:	4623      	mov	r3, r4
 800765c:	482c      	ldr	r0, [pc, #176]	; (8007710 <cppInit+0x100>)
 800765e:	f7f9 fd59 	bl	8001114 <lcd_printf>
	HAL_Delay(800);
 8007662:	f44f 7048 	mov.w	r0, #800	; 0x320
 8007666:	f002 f9d7 	bl	8009a18 <HAL_Delay>

	//if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 800766a:	482a      	ldr	r0, [pc, #168]	; (8007714 <cppInit+0x104>)
 800766c:	f7fd f872 	bl	8004754 <_ZN6Logger10sdCardInitEv>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d007      	beq.n	8007686 <cppInit+0x76>
		led.fullColor('G');
 8007676:	2147      	movs	r1, #71	; 0x47
 8007678:	4827      	ldr	r0, [pc, #156]	; (8007718 <cppInit+0x108>)
 800767a:	f7fa fd0f 	bl	800209c <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800767e:	2064      	movs	r0, #100	; 0x64
 8007680:	f002 f9ca 	bl	8009a18 <HAL_Delay>
 8007684:	e006      	b.n	8007694 <cppInit+0x84>
	}
	else{ //sd mount fali
		led.fullColor('R');
 8007686:	2152      	movs	r1, #82	; 0x52
 8007688:	4823      	ldr	r0, [pc, #140]	; (8007718 <cppInit+0x108>)
 800768a:	f7fa fd07 	bl	800209c <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800768e:	2064      	movs	r0, #100	; 0x64
 8007690:	f002 f9c2 	bl	8009a18 <HAL_Delay>
	}

	line_sensor.ADCStart();
 8007694:	4821      	ldr	r0, [pc, #132]	; (800771c <cppInit+0x10c>)
 8007696:	f7fa fe5d 	bl	8002354 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 800769a:	4821      	ldr	r0, [pc, #132]	; (8007720 <cppInit+0x110>)
 800769c:	f7fd fa98 	bl	8004bd0 <_ZN5Motor4initEv>
	encoder.init();
 80076a0:	4820      	ldr	r0, [pc, #128]	; (8007724 <cppInit+0x114>)
 80076a2:	f7f9 febf 	bl	8001424 <_ZN7Encoder4initEv>
	imu.init();
 80076a6:	4820      	ldr	r0, [pc, #128]	; (8007728 <cppInit+0x118>)
 80076a8:	f7fa fab8 	bl	8001c1c <_ZN3IMU4initEv>
	line_trace.init();
 80076ac:	481f      	ldr	r0, [pc, #124]	; (800772c <cppInit+0x11c>)
 80076ae:	f7fc f951 	bl	8003954 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 80076b2:	481a      	ldr	r0, [pc, #104]	; (800771c <cppInit+0x10c>)
 80076b4:	f7fa ff44 	bl	8002540 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 80076b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80076bc:	f002 f9ac 	bl	8009a18 <HAL_Delay>

	led.fullColor('M');
 80076c0:	214d      	movs	r1, #77	; 0x4d
 80076c2:	4815      	ldr	r0, [pc, #84]	; (8007718 <cppInit+0x108>)
 80076c4:	f7fa fcea 	bl	800209c <_ZN3LED9fullColorEc>
	imu.calibration();
 80076c8:	4817      	ldr	r0, [pc, #92]	; (8007728 <cppInit+0x118>)
 80076ca:	f7fa fb6f 	bl	8001dac <_ZN3IMU11calibrationEv>
	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243); //2s
	//velocity_ctrl.setVelocityGain(1.0154, 6.5511, 0.0010088); //3s dorone
	velocity_ctrl.setVelocityGain(1.2, 10.6, 0.0); //3s hand tune
 80076ce:	ed9f 1a18 	vldr	s2, [pc, #96]	; 8007730 <cppInit+0x120>
 80076d2:	eddf 0a18 	vldr	s1, [pc, #96]	; 8007734 <cppInit+0x124>
 80076d6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007738 <cppInit+0x128>
 80076da:	4818      	ldr	r0, [pc, #96]	; (800773c <cppInit+0x12c>)
 80076dc:	f7fe f9dc 	bl	8005a98 <_ZN12VelocityCtrl15setVelocityGainEfff>

	velocity_ctrl.setOmegaGain(0.060, 0.86816, 0.000); //2s
 80076e0:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8007730 <cppInit+0x120>
 80076e4:	eddf 0a16 	vldr	s1, [pc, #88]	; 8007740 <cppInit+0x130>
 80076e8:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8007744 <cppInit+0x134>
 80076ec:	4813      	ldr	r0, [pc, #76]	; (800773c <cppInit+0x12c>)
 80076ee:	f7fe f9ec 	bl	8005aca <_ZN12VelocityCtrl12setOmegaGainEfff>


	//encoder.clearDistance();
	odometry.clearPotition();
 80076f2:	4815      	ldr	r0, [pc, #84]	; (8007748 <cppInit+0x138>)
 80076f4:	f7fd fbd0 	bl	8004e98 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 80076f8:	4814      	ldr	r0, [pc, #80]	; (800774c <cppInit+0x13c>)
 80076fa:	f7fd fc67 	bl	8004fcc <_ZN13PathFollowing4initEv>

	esc.init();
 80076fe:	4814      	ldr	r0, [pc, #80]	; (8007750 <cppInit+0x140>)
 8007700:	f7f9 fd74 	bl	80011ec <_ZN3ESC4initEv>

}
 8007704:	bf00      	nop
 8007706:	bd98      	pop	{r3, r4, r7, pc}
 8007708:	2000054c 	.word	0x2000054c
 800770c:	08018a4c 	.word	0x08018a4c
 8007710:	08018a54 	.word	0x08018a54
 8007714:	2000056c 	.word	0x2000056c
 8007718:	20000548 	.word	0x20000548
 800771c:	20000238 	.word	0x20000238
 8007720:	20000544 	.word	0x20000544
 8007724:	200237f8 	.word	0x200237f8
 8007728:	20000558 	.word	0x20000558
 800772c:	2002389c 	.word	0x2002389c
 8007730:	00000000 	.word	0x00000000
 8007734:	4129999a 	.word	0x4129999a
 8007738:	3f99999a 	.word	0x3f99999a
 800773c:	20023818 	.word	0x20023818
 8007740:	3f5e3fbc 	.word	0x3f5e3fbc
 8007744:	3d75c28f 	.word	0x3d75c28f
 8007748:	20023858 	.word	0x20023858
 800774c:	200309e8 	.word	0x200309e8
 8007750:	20023898 	.word	0x20023898

08007754 <cppFlip1ms>:

void cppFlip1ms(void)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 8007758:	480e      	ldr	r0, [pc, #56]	; (8007794 <cppFlip1ms+0x40>)
 800775a:	f7fa fe59 	bl	8002410 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 800775e:	480e      	ldr	r0, [pc, #56]	; (8007798 <cppFlip1ms+0x44>)
 8007760:	f7fa fa82 	bl	8001c68 <_ZN3IMU12updateValuesEv>
	encoder.update();
 8007764:	480d      	ldr	r0, [pc, #52]	; (800779c <cppFlip1ms+0x48>)
 8007766:	f7f9 fe7f 	bl	8001468 <_ZN7Encoder6updateEv>
	line_trace.flip();
 800776a:	480d      	ldr	r0, [pc, #52]	; (80077a0 <cppFlip1ms+0x4c>)
 800776c:	f7fc fb98 	bl	8003ea0 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 8007770:	480c      	ldr	r0, [pc, #48]	; (80077a4 <cppFlip1ms+0x50>)
 8007772:	f7fe f9c3 	bl	8005afc <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 8007776:	480c      	ldr	r0, [pc, #48]	; (80077a8 <cppFlip1ms+0x54>)
 8007778:	f7fd fb72 	bl	8004e60 <_ZN8Odometry4flipEv>
	side_sensor.updateStatus();
 800777c:	480b      	ldr	r0, [pc, #44]	; (80077ac <cppFlip1ms+0x58>)
 800777e:	f7fd fd35 	bl	80051ec <_ZN10SideSensor12updateStatusEv>

	motor.motorCtrl();
 8007782:	480b      	ldr	r0, [pc, #44]	; (80077b0 <cppFlip1ms+0x5c>)
 8007784:	f7fd fa36 	bl	8004bf4 <_ZN5Motor9motorCtrlEv>
*/
	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clear();
 8007788:	4804      	ldr	r0, [pc, #16]	; (800779c <cppFlip1ms+0x48>)
 800778a:	f7f9 feed 	bl	8001568 <_ZN7Encoder5clearEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 800778e:	bf00      	nop
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	20000238 	.word	0x20000238
 8007798:	20000558 	.word	0x20000558
 800779c:	200237f8 	.word	0x200237f8
 80077a0:	2002389c 	.word	0x2002389c
 80077a4:	20023818 	.word	0x20023818
 80077a8:	20023858 	.word	0x20023858
 80077ac:	20000530 	.word	0x20000530
 80077b0:	20000544 	.word	0x20000544

080077b4 <cppFlip100ns>:

void cppFlip100ns(void)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 80077b8:	4802      	ldr	r0, [pc, #8]	; (80077c4 <cppFlip100ns+0x10>)
 80077ba:	f7fa fddb 	bl	8002374 <_ZN10LineSensor17storeSensorValuesEv>
}
 80077be:	bf00      	nop
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	20000238 	.word	0x20000238

080077c8 <cppFlip10ms>:

void cppFlip10ms(void)
{
 80077c8:	b480      	push	{r7}
 80077ca:	af00      	add	r7, sp, #0
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 80077cc:	bf00      	nop
 80077ce:	46bd      	mov	sp, r7
 80077d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d4:	4770      	bx	lr
	...

080077d8 <cppLoop>:
{
	//side_sensor.updateStatus(gpio_pin);
}

void cppLoop(void)
{
 80077d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077da:	b085      	sub	sp, #20
 80077dc:	af02      	add	r7, sp, #8
	static int16_t selector;
	static int16_t selector_acc, selector_acc2;
	static int16_t selector_vel, selector_vel2;

	static float adj_kp = line_trace.getKp();
 80077de:	4baf      	ldr	r3, [pc, #700]	; (8007a9c <cppLoop+0x2c4>)
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	f3bf 8f5b 	dmb	ish
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	f003 0301 	and.w	r3, r3, #1
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	bf0c      	ite	eq
 80077f0:	2301      	moveq	r3, #1
 80077f2:	2300      	movne	r3, #0
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d015      	beq.n	8007826 <cppLoop+0x4e>
 80077fa:	48a8      	ldr	r0, [pc, #672]	; (8007a9c <cppLoop+0x2c4>)
 80077fc:	f00c fdf1 	bl	80143e2 <__cxa_guard_acquire>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	bf14      	ite	ne
 8007806:	2301      	movne	r3, #1
 8007808:	2300      	moveq	r3, #0
 800780a:	b2db      	uxtb	r3, r3
 800780c:	2b00      	cmp	r3, #0
 800780e:	d00a      	beq.n	8007826 <cppLoop+0x4e>
 8007810:	48a3      	ldr	r0, [pc, #652]	; (8007aa0 <cppLoop+0x2c8>)
 8007812:	f7fc f9a6 	bl	8003b62 <_ZN9LineTrace5getKpEv>
 8007816:	eef0 7a40 	vmov.f32	s15, s0
 800781a:	4ba2      	ldr	r3, [pc, #648]	; (8007aa4 <cppLoop+0x2cc>)
 800781c:	edc3 7a00 	vstr	s15, [r3]
 8007820:	489e      	ldr	r0, [pc, #632]	; (8007a9c <cppLoop+0x2c4>)
 8007822:	f00c fdea 	bl	80143fa <__cxa_guard_release>
	static float adj_ki= line_trace.getKi();
 8007826:	4ba0      	ldr	r3, [pc, #640]	; (8007aa8 <cppLoop+0x2d0>)
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	f3bf 8f5b 	dmb	ish
 800782e:	b2db      	uxtb	r3, r3
 8007830:	f003 0301 	and.w	r3, r3, #1
 8007834:	2b00      	cmp	r3, #0
 8007836:	bf0c      	ite	eq
 8007838:	2301      	moveq	r3, #1
 800783a:	2300      	movne	r3, #0
 800783c:	b2db      	uxtb	r3, r3
 800783e:	2b00      	cmp	r3, #0
 8007840:	d015      	beq.n	800786e <cppLoop+0x96>
 8007842:	4899      	ldr	r0, [pc, #612]	; (8007aa8 <cppLoop+0x2d0>)
 8007844:	f00c fdcd 	bl	80143e2 <__cxa_guard_acquire>
 8007848:	4603      	mov	r3, r0
 800784a:	2b00      	cmp	r3, #0
 800784c:	bf14      	ite	ne
 800784e:	2301      	movne	r3, #1
 8007850:	2300      	moveq	r3, #0
 8007852:	b2db      	uxtb	r3, r3
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00a      	beq.n	800786e <cppLoop+0x96>
 8007858:	4891      	ldr	r0, [pc, #580]	; (8007aa0 <cppLoop+0x2c8>)
 800785a:	f7fc f991 	bl	8003b80 <_ZN9LineTrace5getKiEv>
 800785e:	eef0 7a40 	vmov.f32	s15, s0
 8007862:	4b92      	ldr	r3, [pc, #584]	; (8007aac <cppLoop+0x2d4>)
 8007864:	edc3 7a00 	vstr	s15, [r3]
 8007868:	488f      	ldr	r0, [pc, #572]	; (8007aa8 <cppLoop+0x2d0>)
 800786a:	f00c fdc6 	bl	80143fa <__cxa_guard_release>
	static float adj_kd = line_trace.getKd();
 800786e:	4b90      	ldr	r3, [pc, #576]	; (8007ab0 <cppLoop+0x2d8>)
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	f3bf 8f5b 	dmb	ish
 8007876:	b2db      	uxtb	r3, r3
 8007878:	f003 0301 	and.w	r3, r3, #1
 800787c:	2b00      	cmp	r3, #0
 800787e:	bf0c      	ite	eq
 8007880:	2301      	moveq	r3, #1
 8007882:	2300      	movne	r3, #0
 8007884:	b2db      	uxtb	r3, r3
 8007886:	2b00      	cmp	r3, #0
 8007888:	d015      	beq.n	80078b6 <cppLoop+0xde>
 800788a:	4889      	ldr	r0, [pc, #548]	; (8007ab0 <cppLoop+0x2d8>)
 800788c:	f00c fda9 	bl	80143e2 <__cxa_guard_acquire>
 8007890:	4603      	mov	r3, r0
 8007892:	2b00      	cmp	r3, #0
 8007894:	bf14      	ite	ne
 8007896:	2301      	movne	r3, #1
 8007898:	2300      	moveq	r3, #0
 800789a:	b2db      	uxtb	r3, r3
 800789c:	2b00      	cmp	r3, #0
 800789e:	d00a      	beq.n	80078b6 <cppLoop+0xde>
 80078a0:	487f      	ldr	r0, [pc, #508]	; (8007aa0 <cppLoop+0x2c8>)
 80078a2:	f7fc f97c 	bl	8003b9e <_ZN9LineTrace5getKdEv>
 80078a6:	eef0 7a40 	vmov.f32	s15, s0
 80078aa:	4b82      	ldr	r3, [pc, #520]	; (8007ab4 <cppLoop+0x2dc>)
 80078ac:	edc3 7a00 	vstr	s15, [r3]
 80078b0:	487f      	ldr	r0, [pc, #508]	; (8007ab0 <cppLoop+0x2d8>)
 80078b2:	f00c fda2 	bl	80143fa <__cxa_guard_release>

	static float adj_kp_slow = line_trace.getKpSlow();
 80078b6:	4b80      	ldr	r3, [pc, #512]	; (8007ab8 <cppLoop+0x2e0>)
 80078b8:	781b      	ldrb	r3, [r3, #0]
 80078ba:	f3bf 8f5b 	dmb	ish
 80078be:	b2db      	uxtb	r3, r3
 80078c0:	f003 0301 	and.w	r3, r3, #1
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	bf0c      	ite	eq
 80078c8:	2301      	moveq	r3, #1
 80078ca:	2300      	movne	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d015      	beq.n	80078fe <cppLoop+0x126>
 80078d2:	4879      	ldr	r0, [pc, #484]	; (8007ab8 <cppLoop+0x2e0>)
 80078d4:	f00c fd85 	bl	80143e2 <__cxa_guard_acquire>
 80078d8:	4603      	mov	r3, r0
 80078da:	2b00      	cmp	r3, #0
 80078dc:	bf14      	ite	ne
 80078de:	2301      	movne	r3, #1
 80078e0:	2300      	moveq	r3, #0
 80078e2:	b2db      	uxtb	r3, r3
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00a      	beq.n	80078fe <cppLoop+0x126>
 80078e8:	486d      	ldr	r0, [pc, #436]	; (8007aa0 <cppLoop+0x2c8>)
 80078ea:	f7fc f980 	bl	8003bee <_ZN9LineTrace9getKpSlowEv>
 80078ee:	eef0 7a40 	vmov.f32	s15, s0
 80078f2:	4b72      	ldr	r3, [pc, #456]	; (8007abc <cppLoop+0x2e4>)
 80078f4:	edc3 7a00 	vstr	s15, [r3]
 80078f8:	486f      	ldr	r0, [pc, #444]	; (8007ab8 <cppLoop+0x2e0>)
 80078fa:	f00c fd7e 	bl	80143fa <__cxa_guard_release>
	static float adj_ki_slow = line_trace.getKiSlow();
 80078fe:	4b70      	ldr	r3, [pc, #448]	; (8007ac0 <cppLoop+0x2e8>)
 8007900:	781b      	ldrb	r3, [r3, #0]
 8007902:	f3bf 8f5b 	dmb	ish
 8007906:	b2db      	uxtb	r3, r3
 8007908:	f003 0301 	and.w	r3, r3, #1
 800790c:	2b00      	cmp	r3, #0
 800790e:	bf0c      	ite	eq
 8007910:	2301      	moveq	r3, #1
 8007912:	2300      	movne	r3, #0
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b00      	cmp	r3, #0
 8007918:	d015      	beq.n	8007946 <cppLoop+0x16e>
 800791a:	4869      	ldr	r0, [pc, #420]	; (8007ac0 <cppLoop+0x2e8>)
 800791c:	f00c fd61 	bl	80143e2 <__cxa_guard_acquire>
 8007920:	4603      	mov	r3, r0
 8007922:	2b00      	cmp	r3, #0
 8007924:	bf14      	ite	ne
 8007926:	2301      	movne	r3, #1
 8007928:	2300      	moveq	r3, #0
 800792a:	b2db      	uxtb	r3, r3
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00a      	beq.n	8007946 <cppLoop+0x16e>
 8007930:	485b      	ldr	r0, [pc, #364]	; (8007aa0 <cppLoop+0x2c8>)
 8007932:	f7fc f96b 	bl	8003c0c <_ZN9LineTrace9getKiSlowEv>
 8007936:	eef0 7a40 	vmov.f32	s15, s0
 800793a:	4b62      	ldr	r3, [pc, #392]	; (8007ac4 <cppLoop+0x2ec>)
 800793c:	edc3 7a00 	vstr	s15, [r3]
 8007940:	485f      	ldr	r0, [pc, #380]	; (8007ac0 <cppLoop+0x2e8>)
 8007942:	f00c fd5a 	bl	80143fa <__cxa_guard_release>
	static float adj_kd_slow = line_trace.getKdSlow();
 8007946:	4b60      	ldr	r3, [pc, #384]	; (8007ac8 <cppLoop+0x2f0>)
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	f3bf 8f5b 	dmb	ish
 800794e:	b2db      	uxtb	r3, r3
 8007950:	f003 0301 	and.w	r3, r3, #1
 8007954:	2b00      	cmp	r3, #0
 8007956:	bf0c      	ite	eq
 8007958:	2301      	moveq	r3, #1
 800795a:	2300      	movne	r3, #0
 800795c:	b2db      	uxtb	r3, r3
 800795e:	2b00      	cmp	r3, #0
 8007960:	d015      	beq.n	800798e <cppLoop+0x1b6>
 8007962:	4859      	ldr	r0, [pc, #356]	; (8007ac8 <cppLoop+0x2f0>)
 8007964:	f00c fd3d 	bl	80143e2 <__cxa_guard_acquire>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	bf14      	ite	ne
 800796e:	2301      	movne	r3, #1
 8007970:	2300      	moveq	r3, #0
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b00      	cmp	r3, #0
 8007976:	d00a      	beq.n	800798e <cppLoop+0x1b6>
 8007978:	4849      	ldr	r0, [pc, #292]	; (8007aa0 <cppLoop+0x2c8>)
 800797a:	f7fc f956 	bl	8003c2a <_ZN9LineTrace9getKdSlowEv>
 800797e:	eef0 7a40 	vmov.f32	s15, s0
 8007982:	4b52      	ldr	r3, [pc, #328]	; (8007acc <cppLoop+0x2f4>)
 8007984:	edc3 7a00 	vstr	s15, [r3]
 8007988:	484f      	ldr	r0, [pc, #316]	; (8007ac8 <cppLoop+0x2f0>)
 800798a:	f00c fd36 	bl	80143fa <__cxa_guard_release>

	static float adj_velocity = line_trace.getTargetVelocity();
 800798e:	4b50      	ldr	r3, [pc, #320]	; (8007ad0 <cppLoop+0x2f8>)
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	f3bf 8f5b 	dmb	ish
 8007996:	b2db      	uxtb	r3, r3
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	2b00      	cmp	r3, #0
 800799e:	bf0c      	ite	eq
 80079a0:	2301      	moveq	r3, #1
 80079a2:	2300      	movne	r3, #0
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d015      	beq.n	80079d6 <cppLoop+0x1fe>
 80079aa:	4849      	ldr	r0, [pc, #292]	; (8007ad0 <cppLoop+0x2f8>)
 80079ac:	f00c fd19 	bl	80143e2 <__cxa_guard_acquire>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	bf14      	ite	ne
 80079b6:	2301      	movne	r3, #1
 80079b8:	2300      	moveq	r3, #0
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d00a      	beq.n	80079d6 <cppLoop+0x1fe>
 80079c0:	4837      	ldr	r0, [pc, #220]	; (8007aa0 <cppLoop+0x2c8>)
 80079c2:	f7fc f9a0 	bl	8003d06 <_ZN9LineTrace17getTargetVelocityEv>
 80079c6:	eef0 7a40 	vmov.f32	s15, s0
 80079ca:	4b42      	ldr	r3, [pc, #264]	; (8007ad4 <cppLoop+0x2fc>)
 80079cc:	edc3 7a00 	vstr	s15, [r3]
 80079d0:	483f      	ldr	r0, [pc, #252]	; (8007ad0 <cppLoop+0x2f8>)
 80079d2:	f00c fd12 	bl	80143fa <__cxa_guard_release>
	static float adj_max_velocity = line_trace.getMaxVelocity();
 80079d6:	4b40      	ldr	r3, [pc, #256]	; (8007ad8 <cppLoop+0x300>)
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	f3bf 8f5b 	dmb	ish
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	bf0c      	ite	eq
 80079e8:	2301      	moveq	r3, #1
 80079ea:	2300      	movne	r3, #0
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d015      	beq.n	8007a1e <cppLoop+0x246>
 80079f2:	4839      	ldr	r0, [pc, #228]	; (8007ad8 <cppLoop+0x300>)
 80079f4:	f00c fcf5 	bl	80143e2 <__cxa_guard_acquire>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	bf14      	ite	ne
 80079fe:	2301      	movne	r3, #1
 8007a00:	2300      	moveq	r3, #0
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00a      	beq.n	8007a1e <cppLoop+0x246>
 8007a08:	4825      	ldr	r0, [pc, #148]	; (8007aa0 <cppLoop+0x2c8>)
 8007a0a:	f7fc f98c 	bl	8003d26 <_ZN9LineTrace14getMaxVelocityEv>
 8007a0e:	eef0 7a40 	vmov.f32	s15, s0
 8007a12:	4b32      	ldr	r3, [pc, #200]	; (8007adc <cppLoop+0x304>)
 8007a14:	edc3 7a00 	vstr	s15, [r3]
 8007a18:	482f      	ldr	r0, [pc, #188]	; (8007ad8 <cppLoop+0x300>)
 8007a1a:	f00c fcee 	bl	80143fa <__cxa_guard_release>
	static float adj_max_velocity2 = line_trace.getMaxVelocity2();
 8007a1e:	4b30      	ldr	r3, [pc, #192]	; (8007ae0 <cppLoop+0x308>)
 8007a20:	781b      	ldrb	r3, [r3, #0]
 8007a22:	f3bf 8f5b 	dmb	ish
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	f003 0301 	and.w	r3, r3, #1
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	bf0c      	ite	eq
 8007a30:	2301      	moveq	r3, #1
 8007a32:	2300      	movne	r3, #0
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d015      	beq.n	8007a66 <cppLoop+0x28e>
 8007a3a:	4829      	ldr	r0, [pc, #164]	; (8007ae0 <cppLoop+0x308>)
 8007a3c:	f00c fcd1 	bl	80143e2 <__cxa_guard_acquire>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	bf14      	ite	ne
 8007a46:	2301      	movne	r3, #1
 8007a48:	2300      	moveq	r3, #0
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00a      	beq.n	8007a66 <cppLoop+0x28e>
 8007a50:	4813      	ldr	r0, [pc, #76]	; (8007aa0 <cppLoop+0x2c8>)
 8007a52:	f7fc f978 	bl	8003d46 <_ZN9LineTrace15getMaxVelocity2Ev>
 8007a56:	eef0 7a40 	vmov.f32	s15, s0
 8007a5a:	4b22      	ldr	r3, [pc, #136]	; (8007ae4 <cppLoop+0x30c>)
 8007a5c:	edc3 7a00 	vstr	s15, [r3]
 8007a60:	481f      	ldr	r0, [pc, #124]	; (8007ae0 <cppLoop+0x308>)
 8007a62:	f00c fcca 	bl	80143fa <__cxa_guard_release>
	static float adj_min_velocity = line_trace.getMinVelocity();
 8007a66:	4b20      	ldr	r3, [pc, #128]	; (8007ae8 <cppLoop+0x310>)
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	f3bf 8f5b 	dmb	ish
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	bf0c      	ite	eq
 8007a78:	2301      	moveq	r3, #1
 8007a7a:	2300      	movne	r3, #0
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d03f      	beq.n	8007b02 <cppLoop+0x32a>
 8007a82:	4819      	ldr	r0, [pc, #100]	; (8007ae8 <cppLoop+0x310>)
 8007a84:	f00c fcad 	bl	80143e2 <__cxa_guard_acquire>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	bf14      	ite	ne
 8007a8e:	2301      	movne	r3, #1
 8007a90:	2300      	moveq	r3, #0
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d034      	beq.n	8007b02 <cppLoop+0x32a>
 8007a98:	e028      	b.n	8007aec <cppLoop+0x314>
 8007a9a:	bf00      	nop
 8007a9c:	20048120 	.word	0x20048120
 8007aa0:	2002389c 	.word	0x2002389c
 8007aa4:	2004811c 	.word	0x2004811c
 8007aa8:	20048128 	.word	0x20048128
 8007aac:	20048124 	.word	0x20048124
 8007ab0:	20048130 	.word	0x20048130
 8007ab4:	2004812c 	.word	0x2004812c
 8007ab8:	20048138 	.word	0x20048138
 8007abc:	20048134 	.word	0x20048134
 8007ac0:	20048140 	.word	0x20048140
 8007ac4:	2004813c 	.word	0x2004813c
 8007ac8:	20048148 	.word	0x20048148
 8007acc:	20048144 	.word	0x20048144
 8007ad0:	20048150 	.word	0x20048150
 8007ad4:	2004814c 	.word	0x2004814c
 8007ad8:	20048158 	.word	0x20048158
 8007adc:	20048154 	.word	0x20048154
 8007ae0:	20048160 	.word	0x20048160
 8007ae4:	2004815c 	.word	0x2004815c
 8007ae8:	20048168 	.word	0x20048168
 8007aec:	48b6      	ldr	r0, [pc, #728]	; (8007dc8 <cppLoop+0x5f0>)
 8007aee:	f7fc f93a 	bl	8003d66 <_ZN9LineTrace14getMinVelocityEv>
 8007af2:	eef0 7a40 	vmov.f32	s15, s0
 8007af6:	4bb5      	ldr	r3, [pc, #724]	; (8007dcc <cppLoop+0x5f4>)
 8007af8:	edc3 7a00 	vstr	s15, [r3]
 8007afc:	48b4      	ldr	r0, [pc, #720]	; (8007dd0 <cppLoop+0x5f8>)
 8007afe:	f00c fc7c 	bl	80143fa <__cxa_guard_release>
	static float adj_min_velocity2 = line_trace.getMinVelocity2();
 8007b02:	4bb4      	ldr	r3, [pc, #720]	; (8007dd4 <cppLoop+0x5fc>)
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	f3bf 8f5b 	dmb	ish
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	f003 0301 	and.w	r3, r3, #1
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	bf0c      	ite	eq
 8007b14:	2301      	moveq	r3, #1
 8007b16:	2300      	movne	r3, #0
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d015      	beq.n	8007b4a <cppLoop+0x372>
 8007b1e:	48ad      	ldr	r0, [pc, #692]	; (8007dd4 <cppLoop+0x5fc>)
 8007b20:	f00c fc5f 	bl	80143e2 <__cxa_guard_acquire>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	bf14      	ite	ne
 8007b2a:	2301      	movne	r3, #1
 8007b2c:	2300      	moveq	r3, #0
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d00a      	beq.n	8007b4a <cppLoop+0x372>
 8007b34:	48a4      	ldr	r0, [pc, #656]	; (8007dc8 <cppLoop+0x5f0>)
 8007b36:	f7fc f926 	bl	8003d86 <_ZN9LineTrace15getMinVelocity2Ev>
 8007b3a:	eef0 7a40 	vmov.f32	s15, s0
 8007b3e:	4ba6      	ldr	r3, [pc, #664]	; (8007dd8 <cppLoop+0x600>)
 8007b40:	edc3 7a00 	vstr	s15, [r3]
 8007b44:	48a3      	ldr	r0, [pc, #652]	; (8007dd4 <cppLoop+0x5fc>)
 8007b46:	f00c fc58 	bl	80143fa <__cxa_guard_release>

	static float adj_acc = line_trace.getMaxAcc();
 8007b4a:	4ba4      	ldr	r3, [pc, #656]	; (8007ddc <cppLoop+0x604>)
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	f3bf 8f5b 	dmb	ish
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	f003 0301 	and.w	r3, r3, #1
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	bf0c      	ite	eq
 8007b5c:	2301      	moveq	r3, #1
 8007b5e:	2300      	movne	r3, #0
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d015      	beq.n	8007b92 <cppLoop+0x3ba>
 8007b66:	489d      	ldr	r0, [pc, #628]	; (8007ddc <cppLoop+0x604>)
 8007b68:	f00c fc3b 	bl	80143e2 <__cxa_guard_acquire>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	bf14      	ite	ne
 8007b72:	2301      	movne	r3, #1
 8007b74:	2300      	moveq	r3, #0
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d00a      	beq.n	8007b92 <cppLoop+0x3ba>
 8007b7c:	4892      	ldr	r0, [pc, #584]	; (8007dc8 <cppLoop+0x5f0>)
 8007b7e:	f7fc f946 	bl	8003e0e <_ZN9LineTrace9getMaxAccEv>
 8007b82:	eef0 7a40 	vmov.f32	s15, s0
 8007b86:	4b96      	ldr	r3, [pc, #600]	; (8007de0 <cppLoop+0x608>)
 8007b88:	edc3 7a00 	vstr	s15, [r3]
 8007b8c:	4893      	ldr	r0, [pc, #588]	; (8007ddc <cppLoop+0x604>)
 8007b8e:	f00c fc34 	bl	80143fa <__cxa_guard_release>
	static float adj_dec = line_trace.getMaxDec();
 8007b92:	4b94      	ldr	r3, [pc, #592]	; (8007de4 <cppLoop+0x60c>)
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	f3bf 8f5b 	dmb	ish
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	f003 0301 	and.w	r3, r3, #1
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	bf0c      	ite	eq
 8007ba4:	2301      	moveq	r3, #1
 8007ba6:	2300      	movne	r3, #0
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d015      	beq.n	8007bda <cppLoop+0x402>
 8007bae:	488d      	ldr	r0, [pc, #564]	; (8007de4 <cppLoop+0x60c>)
 8007bb0:	f00c fc17 	bl	80143e2 <__cxa_guard_acquire>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	bf14      	ite	ne
 8007bba:	2301      	movne	r3, #1
 8007bbc:	2300      	moveq	r3, #0
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d00a      	beq.n	8007bda <cppLoop+0x402>
 8007bc4:	4880      	ldr	r0, [pc, #512]	; (8007dc8 <cppLoop+0x5f0>)
 8007bc6:	f7fc f958 	bl	8003e7a <_ZN9LineTrace9getMaxDecEv>
 8007bca:	eef0 7a40 	vmov.f32	s15, s0
 8007bce:	4b86      	ldr	r3, [pc, #536]	; (8007de8 <cppLoop+0x610>)
 8007bd0:	edc3 7a00 	vstr	s15, [r3]
 8007bd4:	4883      	ldr	r0, [pc, #524]	; (8007de4 <cppLoop+0x60c>)
 8007bd6:	f00c fc10 	bl	80143fa <__cxa_guard_release>
	static float adj_acc2 = line_trace.getMaxAcc2();
 8007bda:	4b84      	ldr	r3, [pc, #528]	; (8007dec <cppLoop+0x614>)
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	f3bf 8f5b 	dmb	ish
 8007be2:	b2db      	uxtb	r3, r3
 8007be4:	f003 0301 	and.w	r3, r3, #1
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	bf0c      	ite	eq
 8007bec:	2301      	moveq	r3, #1
 8007bee:	2300      	movne	r3, #0
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d015      	beq.n	8007c22 <cppLoop+0x44a>
 8007bf6:	487d      	ldr	r0, [pc, #500]	; (8007dec <cppLoop+0x614>)
 8007bf8:	f00c fbf3 	bl	80143e2 <__cxa_guard_acquire>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	bf14      	ite	ne
 8007c02:	2301      	movne	r3, #1
 8007c04:	2300      	moveq	r3, #0
 8007c06:	b2db      	uxtb	r3, r3
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00a      	beq.n	8007c22 <cppLoop+0x44a>
 8007c0c:	486e      	ldr	r0, [pc, #440]	; (8007dc8 <cppLoop+0x5f0>)
 8007c0e:	f7fc f922 	bl	8003e56 <_ZN9LineTrace10getMaxAcc2Ev>
 8007c12:	eef0 7a40 	vmov.f32	s15, s0
 8007c16:	4b76      	ldr	r3, [pc, #472]	; (8007df0 <cppLoop+0x618>)
 8007c18:	edc3 7a00 	vstr	s15, [r3]
 8007c1c:	4873      	ldr	r0, [pc, #460]	; (8007dec <cppLoop+0x614>)
 8007c1e:	f00c fbec 	bl	80143fa <__cxa_guard_release>
	static float adj_dec2 = line_trace.getMaxDec2();
 8007c22:	4b74      	ldr	r3, [pc, #464]	; (8007df4 <cppLoop+0x61c>)
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	f3bf 8f5b 	dmb	ish
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	bf0c      	ite	eq
 8007c34:	2301      	moveq	r3, #1
 8007c36:	2300      	movne	r3, #0
 8007c38:	b2db      	uxtb	r3, r3
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d015      	beq.n	8007c6a <cppLoop+0x492>
 8007c3e:	486d      	ldr	r0, [pc, #436]	; (8007df4 <cppLoop+0x61c>)
 8007c40:	f00c fbcf 	bl	80143e2 <__cxa_guard_acquire>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	bf14      	ite	ne
 8007c4a:	2301      	movne	r3, #1
 8007c4c:	2300      	moveq	r3, #0
 8007c4e:	b2db      	uxtb	r3, r3
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00a      	beq.n	8007c6a <cppLoop+0x492>
 8007c54:	485c      	ldr	r0, [pc, #368]	; (8007dc8 <cppLoop+0x5f0>)
 8007c56:	f7fc f8ec 	bl	8003e32 <_ZN9LineTrace10getMaxDec2Ev>
 8007c5a:	eef0 7a40 	vmov.f32	s15, s0
 8007c5e:	4b66      	ldr	r3, [pc, #408]	; (8007df8 <cppLoop+0x620>)
 8007c60:	edc3 7a00 	vstr	s15, [r3]
 8007c64:	4863      	ldr	r0, [pc, #396]	; (8007df4 <cppLoop+0x61c>)
 8007c66:	f00c fbc8 	bl	80143fa <__cxa_guard_release>

	switch(rotary_switch.getValue()){
 8007c6a:	4864      	ldr	r0, [pc, #400]	; (8007dfc <cppLoop+0x624>)
 8007c6c:	f7fd fa52 	bl	8005114 <_ZN12RotarySwitch8getValueEv>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b0f      	cmp	r3, #15
 8007c74:	f201 8586 	bhi.w	8009784 <cppLoop+0x1fac>
 8007c78:	a201      	add	r2, pc, #4	; (adr r2, 8007c80 <cppLoop+0x4a8>)
 8007c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c7e:	bf00      	nop
 8007c80:	08007cc1 	.word	0x08007cc1
 8007c84:	08008045 	.word	0x08008045
 8007c88:	08008161 	.word	0x08008161
 8007c8c:	080082b3 	.word	0x080082b3
 8007c90:	080083a7 	.word	0x080083a7
 8007c94:	08008649 	.word	0x08008649
 8007c98:	080087b1 	.word	0x080087b1
 8007c9c:	08008a35 	.word	0x08008a35
 8007ca0:	08008c7f 	.word	0x08008c7f
 8007ca4:	08008f0f 	.word	0x08008f0f
 8007ca8:	08008fcb 	.word	0x08008fcb
 8007cac:	080090c1 	.word	0x080090c1
 8007cb0:	08009147 	.word	0x08009147
 8007cb4:	0800920d 	.word	0x0800920d
 8007cb8:	080092d3 	.word	0x080092d3
 8007cbc:	08009415 	.word	0x08009415
	case 0:
		led.fullColor('W');
 8007cc0:	2157      	movs	r1, #87	; 0x57
 8007cc2:	484f      	ldr	r0, [pc, #316]	; (8007e00 <cppLoop+0x628>)
 8007cc4:	f7fa f9ea 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8007cc8:	f7f9 f9ea 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007ccc:	2100      	movs	r1, #0
 8007cce:	2000      	movs	r0, #0
 8007cd0:	f7f9 f9f6 	bl	80010c0 <lcd_locate>
		lcd_printf("Slow%4.2lf", abs(line_trace.getKpSlow()*10000));
 8007cd4:	483c      	ldr	r0, [pc, #240]	; (8007dc8 <cppLoop+0x5f0>)
 8007cd6:	f7fb ff8a 	bl	8003bee <_ZN9LineTrace9getKpSlowEv>
 8007cda:	eeb0 7a40 	vmov.f32	s14, s0
 8007cde:	eddf 7a49 	vldr	s15, [pc, #292]	; 8007e04 <cppLoop+0x62c>
 8007ce2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ce6:	eeb0 0a67 	vmov.f32	s0, s15
 8007cea:	f7fa fd99 	bl	8002820 <_ZSt3absf>
 8007cee:	ee10 3a10 	vmov	r3, s0
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f7f8 fc40 	bl	8000578 <__aeabi_f2d>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	460c      	mov	r4, r1
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	4623      	mov	r3, r4
 8007d00:	4841      	ldr	r0, [pc, #260]	; (8007e08 <cppLoop+0x630>)
 8007d02:	f7f9 fa07 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007d06:	2101      	movs	r1, #1
 8007d08:	2000      	movs	r0, #0
 8007d0a:	f7f9 f9d9 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKiSlow()*1000), abs(line_trace.getKdSlow()*100000));
 8007d0e:	482e      	ldr	r0, [pc, #184]	; (8007dc8 <cppLoop+0x5f0>)
 8007d10:	f7fb ff7c 	bl	8003c0c <_ZN9LineTrace9getKiSlowEv>
 8007d14:	eeb0 7a40 	vmov.f32	s14, s0
 8007d18:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8007e0c <cppLoop+0x634>
 8007d1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d20:	eeb0 0a67 	vmov.f32	s0, s15
 8007d24:	f7fa fd7c 	bl	8002820 <_ZSt3absf>
 8007d28:	ee10 3a10 	vmov	r3, s0
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7f8 fc23 	bl	8000578 <__aeabi_f2d>
 8007d32:	4605      	mov	r5, r0
 8007d34:	460e      	mov	r6, r1
 8007d36:	4824      	ldr	r0, [pc, #144]	; (8007dc8 <cppLoop+0x5f0>)
 8007d38:	f7fb ff77 	bl	8003c2a <_ZN9LineTrace9getKdSlowEv>
 8007d3c:	eeb0 7a40 	vmov.f32	s14, s0
 8007d40:	eddf 7a33 	vldr	s15, [pc, #204]	; 8007e10 <cppLoop+0x638>
 8007d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d48:	eeb0 0a67 	vmov.f32	s0, s15
 8007d4c:	f7fa fd68 	bl	8002820 <_ZSt3absf>
 8007d50:	ee10 3a10 	vmov	r3, s0
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7f8 fc0f 	bl	8000578 <__aeabi_f2d>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	460c      	mov	r4, r1
 8007d5e:	e9cd 3400 	strd	r3, r4, [sp]
 8007d62:	462a      	mov	r2, r5
 8007d64:	4633      	mov	r3, r6
 8007d66:	482b      	ldr	r0, [pc, #172]	; (8007e14 <cppLoop+0x63c>)
 8007d68:	f7f9 f9d4 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8007d6c:	482a      	ldr	r0, [pc, #168]	; (8007e18 <cppLoop+0x640>)
 8007d6e:	f7fa f931 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8007d72:	4603      	mov	r3, r0
 8007d74:	2b08      	cmp	r3, #8
 8007d76:	bf0c      	ite	eq
 8007d78:	2301      	moveq	r3, #1
 8007d7a:	2300      	movne	r3, #0
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d04e      	beq.n	8007e20 <cppLoop+0x648>
			led.LR(-1, 1);
 8007d82:	2201      	movs	r2, #1
 8007d84:	f04f 31ff 	mov.w	r1, #4294967295
 8007d88:	481d      	ldr	r0, [pc, #116]	; (8007e00 <cppLoop+0x628>)
 8007d8a:	f7fa fa43 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007d8e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007d92:	f001 fe41 	bl	8009a18 <HAL_Delay>

			selector++;
 8007d96:	4b21      	ldr	r3, [pc, #132]	; (8007e1c <cppLoop+0x644>)
 8007d98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	3301      	adds	r3, #1
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	b21a      	sxth	r2, r3
 8007da4:	4b1d      	ldr	r3, [pc, #116]	; (8007e1c <cppLoop+0x644>)
 8007da6:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8007da8:	4b1c      	ldr	r3, [pc, #112]	; (8007e1c <cppLoop+0x644>)
 8007daa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007dae:	2b02      	cmp	r3, #2
 8007db0:	dd02      	ble.n	8007db8 <cppLoop+0x5e0>
 8007db2:	4b1a      	ldr	r3, [pc, #104]	; (8007e1c <cppLoop+0x644>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8007db8:	2200      	movs	r2, #0
 8007dba:	f04f 31ff 	mov.w	r1, #4294967295
 8007dbe:	4810      	ldr	r0, [pc, #64]	; (8007e00 <cppLoop+0x628>)
 8007dc0:	f7fa fa28 	bl	8002214 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);

			led.LR(-1, 0);
		}
		break;
 8007dc4:	f001 bce0 	b.w	8009788 <cppLoop+0x1fb0>
 8007dc8:	2002389c 	.word	0x2002389c
 8007dcc:	20048164 	.word	0x20048164
 8007dd0:	20048168 	.word	0x20048168
 8007dd4:	20048170 	.word	0x20048170
 8007dd8:	2004816c 	.word	0x2004816c
 8007ddc:	20048178 	.word	0x20048178
 8007de0:	20048174 	.word	0x20048174
 8007de4:	20048180 	.word	0x20048180
 8007de8:	2004817c 	.word	0x2004817c
 8007dec:	20048188 	.word	0x20048188
 8007df0:	20048184 	.word	0x20048184
 8007df4:	20048190 	.word	0x20048190
 8007df8:	2004818c 	.word	0x2004818c
 8007dfc:	20000540 	.word	0x20000540
 8007e00:	20000548 	.word	0x20000548
 8007e04:	461c4000 	.word	0x461c4000
 8007e08:	08018a58 	.word	0x08018a58
 8007e0c:	447a0000 	.word	0x447a0000
 8007e10:	47c35000 	.word	0x47c35000
 8007e14:	08018a64 	.word	0x08018a64
 8007e18:	2000053c 	.word	0x2000053c
 8007e1c:	20048110 	.word	0x20048110
		else if(joy_stick.getValue() == JOY_R){
 8007e20:	48bd      	ldr	r0, [pc, #756]	; (8008118 <cppLoop+0x940>)
 8007e22:	f7fa f8d7 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b10      	cmp	r3, #16
 8007e2a:	bf0c      	ite	eq
 8007e2c:	2301      	moveq	r3, #1
 8007e2e:	2300      	movne	r3, #0
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d059      	beq.n	8007eea <cppLoop+0x712>
			led.LR(-1, 1);
 8007e36:	2201      	movs	r2, #1
 8007e38:	f04f 31ff 	mov.w	r1, #4294967295
 8007e3c:	48b7      	ldr	r0, [pc, #732]	; (800811c <cppLoop+0x944>)
 8007e3e:	f7fa f9e9 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007e42:	2064      	movs	r0, #100	; 0x64
 8007e44:	f001 fde8 	bl	8009a18 <HAL_Delay>
			if(selector == 0){
 8007e48:	4bb5      	ldr	r3, [pc, #724]	; (8008120 <cppLoop+0x948>)
 8007e4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d113      	bne.n	8007e7a <cppLoop+0x6a2>
				adj_kp_slow = adj_kp_slow + 0.000001;
 8007e52:	4bb4      	ldr	r3, [pc, #720]	; (8008124 <cppLoop+0x94c>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7f8 fb8e 	bl	8000578 <__aeabi_f2d>
 8007e5c:	a3a8      	add	r3, pc, #672	; (adr r3, 8008100 <cppLoop+0x928>)
 8007e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e62:	f7f8 fa2b 	bl	80002bc <__adddf3>
 8007e66:	4603      	mov	r3, r0
 8007e68:	460c      	mov	r4, r1
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	f7f8 fed3 	bl	8000c18 <__aeabi_d2f>
 8007e72:	4602      	mov	r2, r0
 8007e74:	4bab      	ldr	r3, [pc, #684]	; (8008124 <cppLoop+0x94c>)
 8007e76:	601a      	str	r2, [r3, #0]
 8007e78:	e02b      	b.n	8007ed2 <cppLoop+0x6fa>
			else if(selector == 1){
 8007e7a:	4ba9      	ldr	r3, [pc, #676]	; (8008120 <cppLoop+0x948>)
 8007e7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d113      	bne.n	8007eac <cppLoop+0x6d4>
				adj_ki_slow = adj_ki_slow + 0.00001;
 8007e84:	4ba8      	ldr	r3, [pc, #672]	; (8008128 <cppLoop+0x950>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f7f8 fb75 	bl	8000578 <__aeabi_f2d>
 8007e8e:	a39e      	add	r3, pc, #632	; (adr r3, 8008108 <cppLoop+0x930>)
 8007e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e94:	f7f8 fa12 	bl	80002bc <__adddf3>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	460c      	mov	r4, r1
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	4621      	mov	r1, r4
 8007ea0:	f7f8 feba 	bl	8000c18 <__aeabi_d2f>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	4ba0      	ldr	r3, [pc, #640]	; (8008128 <cppLoop+0x950>)
 8007ea8:	601a      	str	r2, [r3, #0]
 8007eaa:	e012      	b.n	8007ed2 <cppLoop+0x6fa>
				adj_kd_slow = adj_kd_slow + 0.0000001;
 8007eac:	4b9f      	ldr	r3, [pc, #636]	; (800812c <cppLoop+0x954>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7f8 fb61 	bl	8000578 <__aeabi_f2d>
 8007eb6:	a396      	add	r3, pc, #600	; (adr r3, 8008110 <cppLoop+0x938>)
 8007eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ebc:	f7f8 f9fe 	bl	80002bc <__adddf3>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	f7f8 fea6 	bl	8000c18 <__aeabi_d2f>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	4b97      	ldr	r3, [pc, #604]	; (800812c <cppLoop+0x954>)
 8007ed0:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007ed2:	2152      	movs	r1, #82	; 0x52
 8007ed4:	4891      	ldr	r0, [pc, #580]	; (800811c <cppLoop+0x944>)
 8007ed6:	f7fa f8e1 	bl	800209c <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007eda:	2200      	movs	r2, #0
 8007edc:	f04f 31ff 	mov.w	r1, #4294967295
 8007ee0:	488e      	ldr	r0, [pc, #568]	; (800811c <cppLoop+0x944>)
 8007ee2:	f7fa f997 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8007ee6:	f001 bc4f 	b.w	8009788 <cppLoop+0x1fb0>
		else if(joy_stick.getValue() == JOY_L){
 8007eea:	488b      	ldr	r0, [pc, #556]	; (8008118 <cppLoop+0x940>)
 8007eec:	f7fa f872 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	bf0c      	ite	eq
 8007ef6:	2301      	moveq	r3, #1
 8007ef8:	2300      	movne	r3, #0
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d059      	beq.n	8007fb4 <cppLoop+0x7dc>
			led.LR(-1, 1);
 8007f00:	2201      	movs	r2, #1
 8007f02:	f04f 31ff 	mov.w	r1, #4294967295
 8007f06:	4885      	ldr	r0, [pc, #532]	; (800811c <cppLoop+0x944>)
 8007f08:	f7fa f984 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007f0c:	2064      	movs	r0, #100	; 0x64
 8007f0e:	f001 fd83 	bl	8009a18 <HAL_Delay>
			if(selector == 0){
 8007f12:	4b83      	ldr	r3, [pc, #524]	; (8008120 <cppLoop+0x948>)
 8007f14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d113      	bne.n	8007f44 <cppLoop+0x76c>
				adj_kp_slow = adj_kp_slow - 0.000001;
 8007f1c:	4b81      	ldr	r3, [pc, #516]	; (8008124 <cppLoop+0x94c>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7f8 fb29 	bl	8000578 <__aeabi_f2d>
 8007f26:	a376      	add	r3, pc, #472	; (adr r3, 8008100 <cppLoop+0x928>)
 8007f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2c:	f7f8 f9c4 	bl	80002b8 <__aeabi_dsub>
 8007f30:	4603      	mov	r3, r0
 8007f32:	460c      	mov	r4, r1
 8007f34:	4618      	mov	r0, r3
 8007f36:	4621      	mov	r1, r4
 8007f38:	f7f8 fe6e 	bl	8000c18 <__aeabi_d2f>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	4b79      	ldr	r3, [pc, #484]	; (8008124 <cppLoop+0x94c>)
 8007f40:	601a      	str	r2, [r3, #0]
 8007f42:	e02b      	b.n	8007f9c <cppLoop+0x7c4>
			else if(selector == 1){
 8007f44:	4b76      	ldr	r3, [pc, #472]	; (8008120 <cppLoop+0x948>)
 8007f46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d113      	bne.n	8007f76 <cppLoop+0x79e>
				adj_ki_slow = adj_ki_slow - 0.00001;
 8007f4e:	4b76      	ldr	r3, [pc, #472]	; (8008128 <cppLoop+0x950>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7f8 fb10 	bl	8000578 <__aeabi_f2d>
 8007f58:	a36b      	add	r3, pc, #428	; (adr r3, 8008108 <cppLoop+0x930>)
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	f7f8 f9ab 	bl	80002b8 <__aeabi_dsub>
 8007f62:	4603      	mov	r3, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	4618      	mov	r0, r3
 8007f68:	4621      	mov	r1, r4
 8007f6a:	f7f8 fe55 	bl	8000c18 <__aeabi_d2f>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	4b6d      	ldr	r3, [pc, #436]	; (8008128 <cppLoop+0x950>)
 8007f72:	601a      	str	r2, [r3, #0]
 8007f74:	e012      	b.n	8007f9c <cppLoop+0x7c4>
				adj_kd_slow = adj_kd_slow - 0.0000001;
 8007f76:	4b6d      	ldr	r3, [pc, #436]	; (800812c <cppLoop+0x954>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7f8 fafc 	bl	8000578 <__aeabi_f2d>
 8007f80:	a363      	add	r3, pc, #396	; (adr r3, 8008110 <cppLoop+0x938>)
 8007f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f86:	f7f8 f997 	bl	80002b8 <__aeabi_dsub>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	460c      	mov	r4, r1
 8007f8e:	4618      	mov	r0, r3
 8007f90:	4621      	mov	r1, r4
 8007f92:	f7f8 fe41 	bl	8000c18 <__aeabi_d2f>
 8007f96:	4602      	mov	r2, r0
 8007f98:	4b64      	ldr	r3, [pc, #400]	; (800812c <cppLoop+0x954>)
 8007f9a:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8007f9c:	2152      	movs	r1, #82	; 0x52
 8007f9e:	485f      	ldr	r0, [pc, #380]	; (800811c <cppLoop+0x944>)
 8007fa0:	f7fa f87c 	bl	800209c <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f04f 31ff 	mov.w	r1, #4294967295
 8007faa:	485c      	ldr	r0, [pc, #368]	; (800811c <cppLoop+0x944>)
 8007fac:	f7fa f932 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8007fb0:	f001 bbea 	b.w	8009788 <cppLoop+0x1fb0>
		else if(joy_stick.getValue() == JOY_C){
 8007fb4:	4858      	ldr	r0, [pc, #352]	; (8008118 <cppLoop+0x940>)
 8007fb6:	f7fa f80d 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	bf0c      	ite	eq
 8007fc0:	2301      	moveq	r3, #1
 8007fc2:	2300      	movne	r3, #0
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f001 83de 	beq.w	8009788 <cppLoop+0x1fb0>
			led.LR(-1, 1);
 8007fcc:	2201      	movs	r2, #1
 8007fce:	f04f 31ff 	mov.w	r1, #4294967295
 8007fd2:	4852      	ldr	r0, [pc, #328]	; (800811c <cppLoop+0x944>)
 8007fd4:	f7fa f91e 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007fd8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007fdc:	f001 fd1c 	bl	8009a18 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP_SLOW.TXT", 1, &adj_kp_slow, OVER_WRITE);
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	4b4f      	ldr	r3, [pc, #316]	; (8008124 <cppLoop+0x94c>)
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	4951      	ldr	r1, [pc, #324]	; (8008130 <cppLoop+0x958>)
 8007fea:	4852      	ldr	r0, [pc, #328]	; (8008134 <cppLoop+0x95c>)
 8007fec:	f7f9 fbdc 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI_SLOW.TXT", 1, &adj_ki_slow, OVER_WRITE);
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	9300      	str	r3, [sp, #0]
 8007ff4:	4b4c      	ldr	r3, [pc, #304]	; (8008128 <cppLoop+0x950>)
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	494f      	ldr	r1, [pc, #316]	; (8008138 <cppLoop+0x960>)
 8007ffa:	484e      	ldr	r0, [pc, #312]	; (8008134 <cppLoop+0x95c>)
 8007ffc:	f7f9 fbd4 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD_SLOW.TXT", 1, &adj_kd_slow, OVER_WRITE);
 8008000:	2300      	movs	r3, #0
 8008002:	9300      	str	r3, [sp, #0]
 8008004:	4b49      	ldr	r3, [pc, #292]	; (800812c <cppLoop+0x954>)
 8008006:	2201      	movs	r2, #1
 8008008:	494c      	ldr	r1, [pc, #304]	; (800813c <cppLoop+0x964>)
 800800a:	484a      	ldr	r0, [pc, #296]	; (8008134 <cppLoop+0x95c>)
 800800c:	f7f9 fbcc 	bl	80017a8 <sd_write_array_float>
			line_trace.setGainSlow(adj_kp_slow, adj_ki_slow, adj_kd_slow);
 8008010:	4b44      	ldr	r3, [pc, #272]	; (8008124 <cppLoop+0x94c>)
 8008012:	edd3 7a00 	vldr	s15, [r3]
 8008016:	4b44      	ldr	r3, [pc, #272]	; (8008128 <cppLoop+0x950>)
 8008018:	ed93 7a00 	vldr	s14, [r3]
 800801c:	4b43      	ldr	r3, [pc, #268]	; (800812c <cppLoop+0x954>)
 800801e:	edd3 6a00 	vldr	s13, [r3]
 8008022:	eeb0 1a66 	vmov.f32	s2, s13
 8008026:	eef0 0a47 	vmov.f32	s1, s14
 800802a:	eeb0 0a67 	vmov.f32	s0, s15
 800802e:	4844      	ldr	r0, [pc, #272]	; (8008140 <cppLoop+0x968>)
 8008030:	f7fb fdc4 	bl	8003bbc <_ZN9LineTrace11setGainSlowEfff>
			led.LR(-1, 0);
 8008034:	2200      	movs	r2, #0
 8008036:	f04f 31ff 	mov.w	r1, #4294967295
 800803a:	4838      	ldr	r0, [pc, #224]	; (800811c <cppLoop+0x944>)
 800803c:	f7fa f8ea 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008040:	f001 bba2 	b.w	8009788 <cppLoop+0x1fb0>

	case 1:
		led.fullColor('C');
 8008044:	2143      	movs	r1, #67	; 0x43
 8008046:	4835      	ldr	r0, [pc, #212]	; (800811c <cppLoop+0x944>)
 8008048:	f7fa f828 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 800804c:	f7f9 f828 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008050:	2100      	movs	r1, #0
 8008052:	2000      	movs	r0, #0
 8008054:	f7f9 f834 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8008058:	483a      	ldr	r0, [pc, #232]	; (8008144 <cppLoop+0x96c>)
 800805a:	f7f9 f85b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800805e:	2101      	movs	r1, #1
 8008060:	2000      	movs	r0, #0
 8008062:	f7f9 f82d 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_velocity);
 8008066:	4b38      	ldr	r3, [pc, #224]	; (8008148 <cppLoop+0x970>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4618      	mov	r0, r3
 800806c:	f7f8 fa84 	bl	8000578 <__aeabi_f2d>
 8008070:	4603      	mov	r3, r0
 8008072:	460c      	mov	r4, r1
 8008074:	461a      	mov	r2, r3
 8008076:	4623      	mov	r3, r4
 8008078:	4834      	ldr	r0, [pc, #208]	; (800814c <cppLoop+0x974>)
 800807a:	f7f9 f84b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800807e:	4826      	ldr	r0, [pc, #152]	; (8008118 <cppLoop+0x940>)
 8008080:	f7f9 ffa8 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008084:	4603      	mov	r3, r0
 8008086:	2b02      	cmp	r3, #2
 8008088:	bf0c      	ite	eq
 800808a:	2301      	moveq	r3, #1
 800808c:	2300      	movne	r3, #0
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2b00      	cmp	r3, #0
 8008092:	f001 837b 	beq.w	800978c <cppLoop+0x1fb4>
			HAL_Delay(500);
 8008096:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800809a:	f001 fcbd 	bl	8009a18 <HAL_Delay>

			line_trace.setTargetVelocity(adj_velocity);
 800809e:	4b2a      	ldr	r3, [pc, #168]	; (8008148 <cppLoop+0x970>)
 80080a0:	edd3 7a00 	vldr	s15, [r3]
 80080a4:	eeb0 0a67 	vmov.f32	s0, s15
 80080a8:	4825      	ldr	r0, [pc, #148]	; (8008140 <cppLoop+0x968>)
 80080aa:	f7fb fddc 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 80080ae:	f04f 32ff 	mov.w	r2, #4294967295
 80080b2:	2101      	movs	r1, #1
 80080b4:	4819      	ldr	r0, [pc, #100]	; (800811c <cppLoop+0x944>)
 80080b6:	f7fa f8ad 	bl	8002214 <_ZN3LED2LREaa>
			//HAL_Delay(3000);
			//esc.on(BLCD_POWER, BLCD_POWER, BLDC_POWER, BLDC_POWER);
			//HAL_Delay(1000);

			// Record start
			HAL_Delay(1000);
 80080ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80080be:	f001 fcab 	bl	8009a18 <HAL_Delay>
			//logger.start();

			// Run
			line_trace.setMode(FIRST_RUNNING);
 80080c2:	2100      	movs	r1, #0
 80080c4:	481e      	ldr	r0, [pc, #120]	; (8008140 <cppLoop+0x968>)
 80080c6:	f7fc f811 	bl	80040ec <_ZN9LineTrace7setModeEs>

			logger.start();
 80080ca:	4821      	ldr	r0, [pc, #132]	; (8008150 <cppLoop+0x978>)
 80080cc:	f7fc fd3e 	bl	8004b4c <_ZN6Logger5startEv>

			line_trace.running();
 80080d0:	481b      	ldr	r0, [pc, #108]	; (8008140 <cppLoop+0x968>)
 80080d2:	f7fc f84f 	bl	8004174 <_ZN9LineTrace7runningEv>

			logger.stop();
 80080d6:	481e      	ldr	r0, [pc, #120]	; (8008150 <cppLoop+0x978>)
 80080d8:	f7fc fd57 	bl	8004b8a <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 80080dc:	4a1d      	ldr	r2, [pc, #116]	; (8008154 <cppLoop+0x97c>)
 80080de:	491e      	ldr	r1, [pc, #120]	; (8008158 <cppLoop+0x980>)
 80080e0:	481b      	ldr	r0, [pc, #108]	; (8008150 <cppLoop+0x978>)
 80080e2:	f7fc fc2e 	bl	8004942 <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 80080e6:	4a1d      	ldr	r2, [pc, #116]	; (800815c <cppLoop+0x984>)
 80080e8:	491b      	ldr	r1, [pc, #108]	; (8008158 <cppLoop+0x980>)
 80080ea:	4819      	ldr	r0, [pc, #100]	; (8008150 <cppLoop+0x978>)
 80080ec:	f7fc fc3d 	bl	800496a <_ZN6Logger9saveLogs2EPKcS1_>
			// Record stop and save
			//logger.stop();
			//logger.saveLogsInt("STATELOG", "LPERIOD.txt");
			//logger.saveLogs2Int("STATELOG", "RPERIOD.txt");

			led.LR(0, -1);
 80080f0:	f04f 32ff 	mov.w	r2, #4294967295
 80080f4:	2100      	movs	r1, #0
 80080f6:	4809      	ldr	r0, [pc, #36]	; (800811c <cppLoop+0x944>)
 80080f8:	f7fa f88c 	bl	8002214 <_ZN3LED2LREaa>
		}

		break;
 80080fc:	f001 bb46 	b.w	800978c <cppLoop+0x1fb4>
 8008100:	a0b5ed8d 	.word	0xa0b5ed8d
 8008104:	3eb0c6f7 	.word	0x3eb0c6f7
 8008108:	88e368f1 	.word	0x88e368f1
 800810c:	3ee4f8b5 	.word	0x3ee4f8b5
 8008110:	9abcaf48 	.word	0x9abcaf48
 8008114:	3e7ad7f2 	.word	0x3e7ad7f2
 8008118:	2000053c 	.word	0x2000053c
 800811c:	20000548 	.word	0x20000548
 8008120:	20048110 	.word	0x20048110
 8008124:	20048134 	.word	0x20048134
 8008128:	2004813c 	.word	0x2004813c
 800812c:	20048144 	.word	0x20048144
 8008130:	08018a74 	.word	0x08018a74
 8008134:	08018a80 	.word	0x08018a80
 8008138:	08018a88 	.word	0x08018a88
 800813c:	08018a94 	.word	0x08018a94
 8008140:	2002389c 	.word	0x2002389c
 8008144:	08018aa0 	.word	0x08018aa0
 8008148:	2004814c 	.word	0x2004814c
 800814c:	08018aac 	.word	0x08018aac
 8008150:	2000056c 	.word	0x2000056c
 8008154:	08018ab8 	.word	0x08018ab8
 8008158:	08018ac4 	.word	0x08018ac4
 800815c:	08018ad0 	.word	0x08018ad0

	case 2:
		led.fullColor('B');
 8008160:	2142      	movs	r1, #66	; 0x42
 8008162:	48c1      	ldr	r0, [pc, #772]	; (8008468 <cppLoop+0xc90>)
 8008164:	f7f9 ff9a 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8008168:	f7f8 ff9a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800816c:	2100      	movs	r1, #0
 800816e:	2000      	movs	r0, #0
 8008170:	f7f8 ffa6 	bl	80010c0 <lcd_locate>
		lcd_printf("FirstRun");
 8008174:	48bd      	ldr	r0, [pc, #756]	; (800846c <cppLoop+0xc94>)
 8008176:	f7f8 ffcd 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800817a:	2101      	movs	r1, #1
 800817c:	2000      	movs	r0, #0
 800817e:	f7f8 ff9f 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", adj_velocity);
 8008182:	4bbb      	ldr	r3, [pc, #748]	; (8008470 <cppLoop+0xc98>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4618      	mov	r0, r3
 8008188:	f7f8 f9f6 	bl	8000578 <__aeabi_f2d>
 800818c:	4603      	mov	r3, r0
 800818e:	460c      	mov	r4, r1
 8008190:	461a      	mov	r2, r3
 8008192:	4623      	mov	r3, r4
 8008194:	48b7      	ldr	r0, [pc, #732]	; (8008474 <cppLoop+0xc9c>)
 8008196:	f7f8 ffbd 	bl	8001114 <lcd_printf>


		if(joy_stick.getValue() == JOY_R){
 800819a:	48b7      	ldr	r0, [pc, #732]	; (8008478 <cppLoop+0xca0>)
 800819c:	f7f9 ff1a 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b10      	cmp	r3, #16
 80081a4:	bf0c      	ite	eq
 80081a6:	2301      	moveq	r3, #1
 80081a8:	2300      	movne	r3, #0
 80081aa:	b2db      	uxtb	r3, r3
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d023      	beq.n	80081f8 <cppLoop+0xa20>
			led.LR(-1, 1);
 80081b0:	2201      	movs	r2, #1
 80081b2:	f04f 31ff 	mov.w	r1, #4294967295
 80081b6:	48ac      	ldr	r0, [pc, #688]	; (8008468 <cppLoop+0xc90>)
 80081b8:	f7fa f82c 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80081bc:	2064      	movs	r0, #100	; 0x64
 80081be:	f001 fc2b 	bl	8009a18 <HAL_Delay>

			adj_velocity = adj_velocity + 0.1;
 80081c2:	4bab      	ldr	r3, [pc, #684]	; (8008470 <cppLoop+0xc98>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f7f8 f9d6 	bl	8000578 <__aeabi_f2d>
 80081cc:	a3a4      	add	r3, pc, #656	; (adr r3, 8008460 <cppLoop+0xc88>)
 80081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d2:	f7f8 f873 	bl	80002bc <__adddf3>
 80081d6:	4603      	mov	r3, r0
 80081d8:	460c      	mov	r4, r1
 80081da:	4618      	mov	r0, r3
 80081dc:	4621      	mov	r1, r4
 80081de:	f7f8 fd1b 	bl	8000c18 <__aeabi_d2f>
 80081e2:	4602      	mov	r2, r0
 80081e4:	4ba2      	ldr	r3, [pc, #648]	; (8008470 <cppLoop+0xc98>)
 80081e6:	601a      	str	r2, [r3, #0]

			led.LR(-1, 0);
 80081e8:	2200      	movs	r2, #0
 80081ea:	f04f 31ff 	mov.w	r1, #4294967295
 80081ee:	489e      	ldr	r0, [pc, #632]	; (8008468 <cppLoop+0xc90>)
 80081f0:	f7fa f810 	bl	8002214 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
			line_trace.setTargetVelocity(adj_velocity);

			led.LR(-1, 0);
		}
		break;
 80081f4:	f001 bacc 	b.w	8009790 <cppLoop+0x1fb8>
		else if(joy_stick.getValue() == JOY_L){
 80081f8:	489f      	ldr	r0, [pc, #636]	; (8008478 <cppLoop+0xca0>)
 80081fa:	f7f9 feeb 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b01      	cmp	r3, #1
 8008202:	bf0c      	ite	eq
 8008204:	2301      	moveq	r3, #1
 8008206:	2300      	movne	r3, #0
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b00      	cmp	r3, #0
 800820c:	d023      	beq.n	8008256 <cppLoop+0xa7e>
			led.LR(-1, 1);
 800820e:	2201      	movs	r2, #1
 8008210:	f04f 31ff 	mov.w	r1, #4294967295
 8008214:	4894      	ldr	r0, [pc, #592]	; (8008468 <cppLoop+0xc90>)
 8008216:	f7f9 fffd 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800821a:	2064      	movs	r0, #100	; 0x64
 800821c:	f001 fbfc 	bl	8009a18 <HAL_Delay>
			adj_velocity = adj_velocity - 0.1;
 8008220:	4b93      	ldr	r3, [pc, #588]	; (8008470 <cppLoop+0xc98>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4618      	mov	r0, r3
 8008226:	f7f8 f9a7 	bl	8000578 <__aeabi_f2d>
 800822a:	a38d      	add	r3, pc, #564	; (adr r3, 8008460 <cppLoop+0xc88>)
 800822c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008230:	f7f8 f842 	bl	80002b8 <__aeabi_dsub>
 8008234:	4603      	mov	r3, r0
 8008236:	460c      	mov	r4, r1
 8008238:	4618      	mov	r0, r3
 800823a:	4621      	mov	r1, r4
 800823c:	f7f8 fcec 	bl	8000c18 <__aeabi_d2f>
 8008240:	4602      	mov	r2, r0
 8008242:	4b8b      	ldr	r3, [pc, #556]	; (8008470 <cppLoop+0xc98>)
 8008244:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008246:	2200      	movs	r2, #0
 8008248:	f04f 31ff 	mov.w	r1, #4294967295
 800824c:	4886      	ldr	r0, [pc, #536]	; (8008468 <cppLoop+0xc90>)
 800824e:	f7f9 ffe1 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008252:	f001 ba9d 	b.w	8009790 <cppLoop+0x1fb8>
		else if(joy_stick.getValue() == JOY_C){
 8008256:	4888      	ldr	r0, [pc, #544]	; (8008478 <cppLoop+0xca0>)
 8008258:	f7f9 febc 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 800825c:	4603      	mov	r3, r0
 800825e:	2b02      	cmp	r3, #2
 8008260:	bf0c      	ite	eq
 8008262:	2301      	moveq	r3, #1
 8008264:	2300      	movne	r3, #0
 8008266:	b2db      	uxtb	r3, r3
 8008268:	2b00      	cmp	r3, #0
 800826a:	f001 8291 	beq.w	8009790 <cppLoop+0x1fb8>
			led.LR(-1, 1);
 800826e:	2201      	movs	r2, #1
 8008270:	f04f 31ff 	mov.w	r1, #4294967295
 8008274:	487c      	ldr	r0, [pc, #496]	; (8008468 <cppLoop+0xc90>)
 8008276:	f7f9 ffcd 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 800827a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800827e:	f001 fbcb 	bl	8009a18 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL1.TXT", 1, &adj_velocity, OVER_WRITE);
 8008282:	2300      	movs	r3, #0
 8008284:	9300      	str	r3, [sp, #0]
 8008286:	4b7a      	ldr	r3, [pc, #488]	; (8008470 <cppLoop+0xc98>)
 8008288:	2201      	movs	r2, #1
 800828a:	497c      	ldr	r1, [pc, #496]	; (800847c <cppLoop+0xca4>)
 800828c:	487c      	ldr	r0, [pc, #496]	; (8008480 <cppLoop+0xca8>)
 800828e:	f7f9 fa8b 	bl	80017a8 <sd_write_array_float>
			line_trace.setTargetVelocity(adj_velocity);
 8008292:	4b77      	ldr	r3, [pc, #476]	; (8008470 <cppLoop+0xc98>)
 8008294:	edd3 7a00 	vldr	s15, [r3]
 8008298:	eeb0 0a67 	vmov.f32	s0, s15
 800829c:	4879      	ldr	r0, [pc, #484]	; (8008484 <cppLoop+0xcac>)
 800829e:	f7fb fce2 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(-1, 0);
 80082a2:	2200      	movs	r2, #0
 80082a4:	f04f 31ff 	mov.w	r1, #4294967295
 80082a8:	486f      	ldr	r0, [pc, #444]	; (8008468 <cppLoop+0xc90>)
 80082aa:	f7f9 ffb3 	bl	8002214 <_ZN3LED2LREaa>
		break;
 80082ae:	f001 ba6f 	b.w	8009790 <cppLoop+0x1fb8>

	case 3:
		led.fullColor('Y');
 80082b2:	2159      	movs	r1, #89	; 0x59
 80082b4:	486c      	ldr	r0, [pc, #432]	; (8008468 <cppLoop+0xc90>)
 80082b6:	f7f9 fef1 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 80082ba:	f7f8 fef1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80082be:	2100      	movs	r1, #0
 80082c0:	2000      	movs	r0, #0
 80082c2:	f7f8 fefd 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", adj_max_velocity);
 80082c6:	4b70      	ldr	r3, [pc, #448]	; (8008488 <cppLoop+0xcb0>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f7f8 f954 	bl	8000578 <__aeabi_f2d>
 80082d0:	4603      	mov	r3, r0
 80082d2:	460c      	mov	r4, r1
 80082d4:	461a      	mov	r2, r3
 80082d6:	4623      	mov	r3, r4
 80082d8:	486c      	ldr	r0, [pc, #432]	; (800848c <cppLoop+0xcb4>)
 80082da:	f7f8 ff1b 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80082de:	2101      	movs	r1, #1
 80082e0:	2000      	movs	r0, #0
 80082e2:	f7f8 feed 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity);
 80082e6:	4b6a      	ldr	r3, [pc, #424]	; (8008490 <cppLoop+0xcb8>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4618      	mov	r0, r3
 80082ec:	f7f8 f944 	bl	8000578 <__aeabi_f2d>
 80082f0:	4603      	mov	r3, r0
 80082f2:	460c      	mov	r4, r1
 80082f4:	461a      	mov	r2, r3
 80082f6:	4623      	mov	r3, r4
 80082f8:	4866      	ldr	r0, [pc, #408]	; (8008494 <cppLoop+0xcbc>)
 80082fa:	f7f8 ff0b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80082fe:	485e      	ldr	r0, [pc, #376]	; (8008478 <cppLoop+0xca0>)
 8008300:	f7f9 fe68 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008304:	4603      	mov	r3, r0
 8008306:	2b02      	cmp	r3, #2
 8008308:	bf0c      	ite	eq
 800830a:	2301      	moveq	r3, #1
 800830c:	2300      	movne	r3, #0
 800830e:	b2db      	uxtb	r3, r3
 8008310:	2b00      	cmp	r3, #0
 8008312:	f001 823f 	beq.w	8009794 <cppLoop+0x1fbc>
			HAL_Delay(500);
 8008316:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800831a:	f001 fb7d 	bl	8009a18 <HAL_Delay>

			led.LR(1, -1);
 800831e:	f04f 32ff 	mov.w	r2, #4294967295
 8008322:	2101      	movs	r1, #1
 8008324:	4850      	ldr	r0, [pc, #320]	; (8008468 <cppLoop+0xc90>)
 8008326:	f7f9 ff75 	bl	8002214 <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 800832a:	2101      	movs	r1, #1
 800832c:	4855      	ldr	r0, [pc, #340]	; (8008484 <cppLoop+0xcac>)
 800832e:	f7fb fedd 	bl	80040ec <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 8008332:	4b57      	ldr	r3, [pc, #348]	; (8008490 <cppLoop+0xcb8>)
 8008334:	edd3 7a00 	vldr	s15, [r3]
 8008338:	eeb0 0a67 	vmov.f32	s0, s15
 800833c:	4851      	ldr	r0, [pc, #324]	; (8008484 <cppLoop+0xcac>)
 800833e:	f7fb fc92 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8008342:	4b51      	ldr	r3, [pc, #324]	; (8008488 <cppLoop+0xcb0>)
 8008344:	edd3 7a00 	vldr	s15, [r3]
 8008348:	eeb0 0a67 	vmov.f32	s0, s15
 800834c:	484d      	ldr	r0, [pc, #308]	; (8008484 <cppLoop+0xcac>)
 800834e:	f7fb fc9a 	bl	8003c86 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8008352:	4b4f      	ldr	r3, [pc, #316]	; (8008490 <cppLoop+0xcb8>)
 8008354:	edd3 7a00 	vldr	s15, [r3]
 8008358:	eeb0 0a67 	vmov.f32	s0, s15
 800835c:	4849      	ldr	r0, [pc, #292]	; (8008484 <cppLoop+0xcac>)
 800835e:	f7fb fcb2 	bl	8003cc6 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabele();
 8008362:	4848      	ldr	r0, [pc, #288]	; (8008484 <cppLoop+0xcac>)
 8008364:	f7fc f802 	bl	800436c <_ZN9LineTrace20createVelocityTabeleEv>

			HAL_Delay(1000);
 8008368:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800836c:	f001 fb54 	bl	8009a18 <HAL_Delay>

			logger.start();
 8008370:	4849      	ldr	r0, [pc, #292]	; (8008498 <cppLoop+0xcc0>)
 8008372:	f7fc fbeb 	bl	8004b4c <_ZN6Logger5startEv>

			line_trace.running();
 8008376:	4843      	ldr	r0, [pc, #268]	; (8008484 <cppLoop+0xcac>)
 8008378:	f7fb fefc 	bl	8004174 <_ZN9LineTrace7runningEv>

			logger.stop();
 800837c:	4846      	ldr	r0, [pc, #280]	; (8008498 <cppLoop+0xcc0>)
 800837e:	f7fc fc04 	bl	8004b8a <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 8008382:	4a46      	ldr	r2, [pc, #280]	; (800849c <cppLoop+0xcc4>)
 8008384:	4946      	ldr	r1, [pc, #280]	; (80084a0 <cppLoop+0xcc8>)
 8008386:	4844      	ldr	r0, [pc, #272]	; (8008498 <cppLoop+0xcc0>)
 8008388:	f7fc fadb 	bl	8004942 <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 800838c:	4a45      	ldr	r2, [pc, #276]	; (80084a4 <cppLoop+0xccc>)
 800838e:	4944      	ldr	r1, [pc, #272]	; (80084a0 <cppLoop+0xcc8>)
 8008390:	4841      	ldr	r0, [pc, #260]	; (8008498 <cppLoop+0xcc0>)
 8008392:	f7fc faea 	bl	800496a <_ZN6Logger9saveLogs2EPKcS1_>

			led.LR(0, -1);
 8008396:	f04f 32ff 	mov.w	r2, #4294967295
 800839a:	2100      	movs	r1, #0
 800839c:	4832      	ldr	r0, [pc, #200]	; (8008468 <cppLoop+0xc90>)
 800839e:	f7f9 ff39 	bl	8002214 <_ZN3LED2LREaa>
		}

		break;
 80083a2:	f001 b9f7 	b.w	8009794 <cppLoop+0x1fbc>

	case 4:
		led.fullColor('G');
 80083a6:	2147      	movs	r1, #71	; 0x47
 80083a8:	482f      	ldr	r0, [pc, #188]	; (8008468 <cppLoop+0xc90>)
 80083aa:	f7f9 fe77 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 80083ae:	f7f8 fe77 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80083b2:	2100      	movs	r1, #0
 80083b4:	2000      	movs	r0, #0
 80083b6:	f7f8 fe83 	bl	80010c0 <lcd_locate>
		lcd_printf("2:   %3.1f", line_trace.getMaxVelocity());
 80083ba:	4832      	ldr	r0, [pc, #200]	; (8008484 <cppLoop+0xcac>)
 80083bc:	f7fb fcb3 	bl	8003d26 <_ZN9LineTrace14getMaxVelocityEv>
 80083c0:	ee10 3a10 	vmov	r3, s0
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7f8 f8d7 	bl	8000578 <__aeabi_f2d>
 80083ca:	4603      	mov	r3, r0
 80083cc:	460c      	mov	r4, r1
 80083ce:	461a      	mov	r2, r3
 80083d0:	4623      	mov	r3, r4
 80083d2:	482e      	ldr	r0, [pc, #184]	; (800848c <cppLoop+0xcb4>)
 80083d4:	f7f8 fe9e 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80083d8:	2101      	movs	r1, #1
 80083da:	2000      	movs	r0, #0
 80083dc:	f7f8 fe70 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity());
 80083e0:	4828      	ldr	r0, [pc, #160]	; (8008484 <cppLoop+0xcac>)
 80083e2:	f7fb fcc0 	bl	8003d66 <_ZN9LineTrace14getMinVelocityEv>
 80083e6:	ee10 3a10 	vmov	r3, s0
 80083ea:	4618      	mov	r0, r3
 80083ec:	f7f8 f8c4 	bl	8000578 <__aeabi_f2d>
 80083f0:	4603      	mov	r3, r0
 80083f2:	460c      	mov	r4, r1
 80083f4:	461a      	mov	r2, r3
 80083f6:	4623      	mov	r3, r4
 80083f8:	481e      	ldr	r0, [pc, #120]	; (8008474 <cppLoop+0xc9c>)
 80083fa:	f7f8 fe8b 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80083fe:	481e      	ldr	r0, [pc, #120]	; (8008478 <cppLoop+0xca0>)
 8008400:	f7f9 fde8 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008404:	4603      	mov	r3, r0
 8008406:	2b08      	cmp	r3, #8
 8008408:	bf0c      	ite	eq
 800840a:	2301      	moveq	r3, #1
 800840c:	2300      	movne	r3, #0
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b00      	cmp	r3, #0
 8008412:	d04b      	beq.n	80084ac <cppLoop+0xcd4>
			led.LR(-1, 1);
 8008414:	2201      	movs	r2, #1
 8008416:	f04f 31ff 	mov.w	r1, #4294967295
 800841a:	4813      	ldr	r0, [pc, #76]	; (8008468 <cppLoop+0xc90>)
 800841c:	f7f9 fefa 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008420:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008424:	f001 faf8 	bl	8009a18 <HAL_Delay>

			selector_vel++;
 8008428:	4b1f      	ldr	r3, [pc, #124]	; (80084a8 <cppLoop+0xcd0>)
 800842a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800842e:	b29b      	uxth	r3, r3
 8008430:	3301      	adds	r3, #1
 8008432:	b29b      	uxth	r3, r3
 8008434:	b21a      	sxth	r2, r3
 8008436:	4b1c      	ldr	r3, [pc, #112]	; (80084a8 <cppLoop+0xcd0>)
 8008438:	801a      	strh	r2, [r3, #0]
			if(selector_vel >= 2) selector_vel = 0;
 800843a:	4b1b      	ldr	r3, [pc, #108]	; (80084a8 <cppLoop+0xcd0>)
 800843c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008440:	2b01      	cmp	r3, #1
 8008442:	dd02      	ble.n	800844a <cppLoop+0xc72>
 8008444:	4b18      	ldr	r3, [pc, #96]	; (80084a8 <cppLoop+0xcd0>)
 8008446:	2200      	movs	r2, #0
 8008448:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800844a:	2200      	movs	r2, #0
 800844c:	f04f 31ff 	mov.w	r1, #4294967295
 8008450:	4805      	ldr	r0, [pc, #20]	; (8008468 <cppLoop+0xc90>)
 8008452:	f7f9 fedf 	bl	8002214 <_ZN3LED2LREaa>
			line_trace.setMaxVelocity(adj_max_velocity);
			line_trace.setMinVelocity(adj_min_velocity);

			led.LR(-1, 0);
		}
		break;
 8008456:	f001 b99f 	b.w	8009798 <cppLoop+0x1fc0>
 800845a:	bf00      	nop
 800845c:	f3af 8000 	nop.w
 8008460:	9999999a 	.word	0x9999999a
 8008464:	3fb99999 	.word	0x3fb99999
 8008468:	20000548 	.word	0x20000548
 800846c:	08018aa0 	.word	0x08018aa0
 8008470:	2004814c 	.word	0x2004814c
 8008474:	08018adc 	.word	0x08018adc
 8008478:	2000053c 	.word	0x2000053c
 800847c:	08018ae8 	.word	0x08018ae8
 8008480:	08018a80 	.word	0x08018a80
 8008484:	2002389c 	.word	0x2002389c
 8008488:	20048154 	.word	0x20048154
 800848c:	08018af4 	.word	0x08018af4
 8008490:	20048164 	.word	0x20048164
 8008494:	08018aac 	.word	0x08018aac
 8008498:	2000056c 	.word	0x2000056c
 800849c:	08018ab8 	.word	0x08018ab8
 80084a0:	08018ac4 	.word	0x08018ac4
 80084a4:	08018ad0 	.word	0x08018ad0
 80084a8:	20048116 	.word	0x20048116
		else if(joy_stick.getValue() == JOY_R){
 80084ac:	48ac      	ldr	r0, [pc, #688]	; (8008760 <cppLoop+0xf88>)
 80084ae:	f7f9 fd91 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b10      	cmp	r3, #16
 80084b6:	bf0c      	ite	eq
 80084b8:	2301      	moveq	r3, #1
 80084ba:	2300      	movne	r3, #0
 80084bc:	b2db      	uxtb	r3, r3
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d03c      	beq.n	800853c <cppLoop+0xd64>
			led.LR(-1, 1);
 80084c2:	2201      	movs	r2, #1
 80084c4:	f04f 31ff 	mov.w	r1, #4294967295
 80084c8:	48a6      	ldr	r0, [pc, #664]	; (8008764 <cppLoop+0xf8c>)
 80084ca:	f7f9 fea3 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 80084ce:	2064      	movs	r0, #100	; 0x64
 80084d0:	f001 faa2 	bl	8009a18 <HAL_Delay>
			if(selector_vel == 0)
 80084d4:	4ba4      	ldr	r3, [pc, #656]	; (8008768 <cppLoop+0xf90>)
 80084d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d113      	bne.n	8008506 <cppLoop+0xd2e>
				adj_max_velocity = adj_max_velocity + 0.1;
 80084de:	4ba3      	ldr	r3, [pc, #652]	; (800876c <cppLoop+0xf94>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4618      	mov	r0, r3
 80084e4:	f7f8 f848 	bl	8000578 <__aeabi_f2d>
 80084e8:	a39b      	add	r3, pc, #620	; (adr r3, 8008758 <cppLoop+0xf80>)
 80084ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ee:	f7f7 fee5 	bl	80002bc <__adddf3>
 80084f2:	4603      	mov	r3, r0
 80084f4:	460c      	mov	r4, r1
 80084f6:	4618      	mov	r0, r3
 80084f8:	4621      	mov	r1, r4
 80084fa:	f7f8 fb8d 	bl	8000c18 <__aeabi_d2f>
 80084fe:	4602      	mov	r2, r0
 8008500:	4b9a      	ldr	r3, [pc, #616]	; (800876c <cppLoop+0xf94>)
 8008502:	601a      	str	r2, [r3, #0]
 8008504:	e012      	b.n	800852c <cppLoop+0xd54>
				adj_min_velocity = adj_min_velocity + 0.1;
 8008506:	4b9a      	ldr	r3, [pc, #616]	; (8008770 <cppLoop+0xf98>)
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4618      	mov	r0, r3
 800850c:	f7f8 f834 	bl	8000578 <__aeabi_f2d>
 8008510:	a391      	add	r3, pc, #580	; (adr r3, 8008758 <cppLoop+0xf80>)
 8008512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008516:	f7f7 fed1 	bl	80002bc <__adddf3>
 800851a:	4603      	mov	r3, r0
 800851c:	460c      	mov	r4, r1
 800851e:	4618      	mov	r0, r3
 8008520:	4621      	mov	r1, r4
 8008522:	f7f8 fb79 	bl	8000c18 <__aeabi_d2f>
 8008526:	4602      	mov	r2, r0
 8008528:	4b91      	ldr	r3, [pc, #580]	; (8008770 <cppLoop+0xf98>)
 800852a:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 800852c:	2200      	movs	r2, #0
 800852e:	f04f 31ff 	mov.w	r1, #4294967295
 8008532:	488c      	ldr	r0, [pc, #560]	; (8008764 <cppLoop+0xf8c>)
 8008534:	f7f9 fe6e 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008538:	f001 b92e 	b.w	8009798 <cppLoop+0x1fc0>
		else if(joy_stick.getValue() == JOY_L){
 800853c:	4888      	ldr	r0, [pc, #544]	; (8008760 <cppLoop+0xf88>)
 800853e:	f7f9 fd49 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008542:	4603      	mov	r3, r0
 8008544:	2b01      	cmp	r3, #1
 8008546:	bf0c      	ite	eq
 8008548:	2301      	moveq	r3, #1
 800854a:	2300      	movne	r3, #0
 800854c:	b2db      	uxtb	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d03c      	beq.n	80085cc <cppLoop+0xdf4>
			led.LR(-1, 1);
 8008552:	2201      	movs	r2, #1
 8008554:	f04f 31ff 	mov.w	r1, #4294967295
 8008558:	4882      	ldr	r0, [pc, #520]	; (8008764 <cppLoop+0xf8c>)
 800855a:	f7f9 fe5b 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800855e:	2064      	movs	r0, #100	; 0x64
 8008560:	f001 fa5a 	bl	8009a18 <HAL_Delay>
			if(selector_vel == 0)
 8008564:	4b80      	ldr	r3, [pc, #512]	; (8008768 <cppLoop+0xf90>)
 8008566:	f9b3 3000 	ldrsh.w	r3, [r3]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d113      	bne.n	8008596 <cppLoop+0xdbe>
				adj_max_velocity = adj_max_velocity - 0.1;
 800856e:	4b7f      	ldr	r3, [pc, #508]	; (800876c <cppLoop+0xf94>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4618      	mov	r0, r3
 8008574:	f7f8 f800 	bl	8000578 <__aeabi_f2d>
 8008578:	a377      	add	r3, pc, #476	; (adr r3, 8008758 <cppLoop+0xf80>)
 800857a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857e:	f7f7 fe9b 	bl	80002b8 <__aeabi_dsub>
 8008582:	4603      	mov	r3, r0
 8008584:	460c      	mov	r4, r1
 8008586:	4618      	mov	r0, r3
 8008588:	4621      	mov	r1, r4
 800858a:	f7f8 fb45 	bl	8000c18 <__aeabi_d2f>
 800858e:	4602      	mov	r2, r0
 8008590:	4b76      	ldr	r3, [pc, #472]	; (800876c <cppLoop+0xf94>)
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	e012      	b.n	80085bc <cppLoop+0xde4>
				adj_min_velocity = adj_min_velocity - 0.1;
 8008596:	4b76      	ldr	r3, [pc, #472]	; (8008770 <cppLoop+0xf98>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	4618      	mov	r0, r3
 800859c:	f7f7 ffec 	bl	8000578 <__aeabi_f2d>
 80085a0:	a36d      	add	r3, pc, #436	; (adr r3, 8008758 <cppLoop+0xf80>)
 80085a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a6:	f7f7 fe87 	bl	80002b8 <__aeabi_dsub>
 80085aa:	4603      	mov	r3, r0
 80085ac:	460c      	mov	r4, r1
 80085ae:	4618      	mov	r0, r3
 80085b0:	4621      	mov	r1, r4
 80085b2:	f7f8 fb31 	bl	8000c18 <__aeabi_d2f>
 80085b6:	4602      	mov	r2, r0
 80085b8:	4b6d      	ldr	r3, [pc, #436]	; (8008770 <cppLoop+0xf98>)
 80085ba:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80085bc:	2200      	movs	r2, #0
 80085be:	f04f 31ff 	mov.w	r1, #4294967295
 80085c2:	4868      	ldr	r0, [pc, #416]	; (8008764 <cppLoop+0xf8c>)
 80085c4:	f7f9 fe26 	bl	8002214 <_ZN3LED2LREaa>
		break;
 80085c8:	f001 b8e6 	b.w	8009798 <cppLoop+0x1fc0>
		else if(joy_stick.getValue() == JOY_C){
 80085cc:	4864      	ldr	r0, [pc, #400]	; (8008760 <cppLoop+0xf88>)
 80085ce:	f7f9 fd01 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b02      	cmp	r3, #2
 80085d6:	bf0c      	ite	eq
 80085d8:	2301      	moveq	r3, #1
 80085da:	2300      	movne	r3, #0
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	2b00      	cmp	r3, #0
 80085e0:	f001 80da 	beq.w	8009798 <cppLoop+0x1fc0>
			led.LR(-1, 1);
 80085e4:	2201      	movs	r2, #1
 80085e6:	f04f 31ff 	mov.w	r1, #4294967295
 80085ea:	485e      	ldr	r0, [pc, #376]	; (8008764 <cppLoop+0xf8c>)
 80085ec:	f7f9 fe12 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80085f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80085f4:	f001 fa10 	bl	8009a18 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL2.TXT", 1, &adj_max_velocity, OVER_WRITE);
 80085f8:	2300      	movs	r3, #0
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	4b5b      	ldr	r3, [pc, #364]	; (800876c <cppLoop+0xf94>)
 80085fe:	2201      	movs	r2, #1
 8008600:	495c      	ldr	r1, [pc, #368]	; (8008774 <cppLoop+0xf9c>)
 8008602:	485d      	ldr	r0, [pc, #372]	; (8008778 <cppLoop+0xfa0>)
 8008604:	f7f9 f8d0 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL.TXT", 1, &adj_min_velocity, OVER_WRITE);
 8008608:	2300      	movs	r3, #0
 800860a:	9300      	str	r3, [sp, #0]
 800860c:	4b58      	ldr	r3, [pc, #352]	; (8008770 <cppLoop+0xf98>)
 800860e:	2201      	movs	r2, #1
 8008610:	495a      	ldr	r1, [pc, #360]	; (800877c <cppLoop+0xfa4>)
 8008612:	4859      	ldr	r0, [pc, #356]	; (8008778 <cppLoop+0xfa0>)
 8008614:	f7f9 f8c8 	bl	80017a8 <sd_write_array_float>
			line_trace.setMaxVelocity(adj_max_velocity);
 8008618:	4b54      	ldr	r3, [pc, #336]	; (800876c <cppLoop+0xf94>)
 800861a:	edd3 7a00 	vldr	s15, [r3]
 800861e:	eeb0 0a67 	vmov.f32	s0, s15
 8008622:	4857      	ldr	r0, [pc, #348]	; (8008780 <cppLoop+0xfa8>)
 8008624:	f7fb fb2f 	bl	8003c86 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8008628:	4b51      	ldr	r3, [pc, #324]	; (8008770 <cppLoop+0xf98>)
 800862a:	edd3 7a00 	vldr	s15, [r3]
 800862e:	eeb0 0a67 	vmov.f32	s0, s15
 8008632:	4853      	ldr	r0, [pc, #332]	; (8008780 <cppLoop+0xfa8>)
 8008634:	f7fb fb47 	bl	8003cc6 <_ZN9LineTrace14setMinVelocityEf>
			led.LR(-1, 0);
 8008638:	2200      	movs	r2, #0
 800863a:	f04f 31ff 	mov.w	r1, #4294967295
 800863e:	4849      	ldr	r0, [pc, #292]	; (8008764 <cppLoop+0xf8c>)
 8008640:	f7f9 fde8 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008644:	f001 b8a8 	b.w	8009798 <cppLoop+0x1fc0>

	case 5:
		led.fullColor('M');
 8008648:	214d      	movs	r1, #77	; 0x4d
 800864a:	4846      	ldr	r0, [pc, #280]	; (8008764 <cppLoop+0xf8c>)
 800864c:	f7f9 fd26 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8008650:	f7f8 fd26 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008654:	2100      	movs	r1, #0
 8008656:	2000      	movs	r0, #0
 8008658:	f7f8 fd32 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", adj_max_velocity2);
 800865c:	4b49      	ldr	r3, [pc, #292]	; (8008784 <cppLoop+0xfac>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4618      	mov	r0, r3
 8008662:	f7f7 ff89 	bl	8000578 <__aeabi_f2d>
 8008666:	4603      	mov	r3, r0
 8008668:	460c      	mov	r4, r1
 800866a:	461a      	mov	r2, r3
 800866c:	4623      	mov	r3, r4
 800866e:	4846      	ldr	r0, [pc, #280]	; (8008788 <cppLoop+0xfb0>)
 8008670:	f7f8 fd50 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008674:	2101      	movs	r1, #1
 8008676:	2000      	movs	r0, #0
 8008678:	f7f8 fd22 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_min_velocity2);
 800867c:	4b43      	ldr	r3, [pc, #268]	; (800878c <cppLoop+0xfb4>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4618      	mov	r0, r3
 8008682:	f7f7 ff79 	bl	8000578 <__aeabi_f2d>
 8008686:	4603      	mov	r3, r0
 8008688:	460c      	mov	r4, r1
 800868a:	461a      	mov	r2, r3
 800868c:	4623      	mov	r3, r4
 800868e:	4840      	ldr	r0, [pc, #256]	; (8008790 <cppLoop+0xfb8>)
 8008690:	f7f8 fd40 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008694:	4832      	ldr	r0, [pc, #200]	; (8008760 <cppLoop+0xf88>)
 8008696:	f7f9 fc9d 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 800869a:	4603      	mov	r3, r0
 800869c:	2b02      	cmp	r3, #2
 800869e:	bf0c      	ite	eq
 80086a0:	2301      	moveq	r3, #1
 80086a2:	2300      	movne	r3, #0
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	f001 8078 	beq.w	800979c <cppLoop+0x1fc4>
			HAL_Delay(500);
 80086ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80086b0:	f001 f9b2 	bl	8009a18 <HAL_Delay>

			led.LR(1, -1);
 80086b4:	f04f 32ff 	mov.w	r2, #4294967295
 80086b8:	2101      	movs	r1, #1
 80086ba:	482a      	ldr	r0, [pc, #168]	; (8008764 <cppLoop+0xf8c>)
 80086bc:	f7f9 fdaa 	bl	8002214 <_ZN3LED2LREaa>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 80086c0:	4b34      	ldr	r3, [pc, #208]	; (8008794 <cppLoop+0xfbc>)
 80086c2:	edd3 7a00 	vldr	s15, [r3]
 80086c6:	4b34      	ldr	r3, [pc, #208]	; (8008798 <cppLoop+0xfc0>)
 80086c8:	ed93 7a00 	vldr	s14, [r3]
 80086cc:	4b33      	ldr	r3, [pc, #204]	; (800879c <cppLoop+0xfc4>)
 80086ce:	edd3 6a00 	vldr	s13, [r3]
 80086d2:	eeb0 1a66 	vmov.f32	s2, s13
 80086d6:	eef0 0a47 	vmov.f32	s1, s14
 80086da:	eeb0 0a67 	vmov.f32	s0, s15
 80086de:	4828      	ldr	r0, [pc, #160]	; (8008780 <cppLoop+0xfa8>)
 80086e0:	f7fb fa26 	bl	8003b30 <_ZN9LineTrace7setGainEfff>
			line_trace.setMode(THIRD_RUNNING);
 80086e4:	2102      	movs	r1, #2
 80086e6:	4826      	ldr	r0, [pc, #152]	; (8008780 <cppLoop+0xfa8>)
 80086e8:	f7fb fd00 	bl	80040ec <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 80086ec:	4b27      	ldr	r3, [pc, #156]	; (800878c <cppLoop+0xfb4>)
 80086ee:	edd3 7a00 	vldr	s15, [r3]
 80086f2:	eeb0 0a67 	vmov.f32	s0, s15
 80086f6:	4822      	ldr	r0, [pc, #136]	; (8008780 <cppLoop+0xfa8>)
 80086f8:	f7fb fab5 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80086fc:	4b21      	ldr	r3, [pc, #132]	; (8008784 <cppLoop+0xfac>)
 80086fe:	edd3 7a00 	vldr	s15, [r3]
 8008702:	eeb0 0a67 	vmov.f32	s0, s15
 8008706:	481e      	ldr	r0, [pc, #120]	; (8008780 <cppLoop+0xfa8>)
 8008708:	f7fb facd 	bl	8003ca6 <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 800870c:	4b1f      	ldr	r3, [pc, #124]	; (800878c <cppLoop+0xfb4>)
 800870e:	edd3 7a00 	vldr	s15, [r3]
 8008712:	eeb0 0a67 	vmov.f32	s0, s15
 8008716:	481a      	ldr	r0, [pc, #104]	; (8008780 <cppLoop+0xfa8>)
 8008718:	f7fb fae5 	bl	8003ce6 <_ZN9LineTrace15setMinVelocity2Ef>
			line_trace.createVelocityTabele();
 800871c:	4818      	ldr	r0, [pc, #96]	; (8008780 <cppLoop+0xfa8>)
 800871e:	f7fb fe25 	bl	800436c <_ZN9LineTrace20createVelocityTabeleEv>

			logger.start();
 8008722:	481f      	ldr	r0, [pc, #124]	; (80087a0 <cppLoop+0xfc8>)
 8008724:	f7fc fa12 	bl	8004b4c <_ZN6Logger5startEv>

			line_trace.running();
 8008728:	4815      	ldr	r0, [pc, #84]	; (8008780 <cppLoop+0xfa8>)
 800872a:	f7fb fd23 	bl	8004174 <_ZN9LineTrace7runningEv>

			logger.stop();
 800872e:	481c      	ldr	r0, [pc, #112]	; (80087a0 <cppLoop+0xfc8>)
 8008730:	f7fc fa2b 	bl	8004b8a <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "TARVEL.txt");
 8008734:	4a1b      	ldr	r2, [pc, #108]	; (80087a4 <cppLoop+0xfcc>)
 8008736:	491c      	ldr	r1, [pc, #112]	; (80087a8 <cppLoop+0xfd0>)
 8008738:	4819      	ldr	r0, [pc, #100]	; (80087a0 <cppLoop+0xfc8>)
 800873a:	f7fc f902 	bl	8004942 <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "CURVEL.txt");
 800873e:	4a1b      	ldr	r2, [pc, #108]	; (80087ac <cppLoop+0xfd4>)
 8008740:	4919      	ldr	r1, [pc, #100]	; (80087a8 <cppLoop+0xfd0>)
 8008742:	4817      	ldr	r0, [pc, #92]	; (80087a0 <cppLoop+0xfc8>)
 8008744:	f7fc f911 	bl	800496a <_ZN6Logger9saveLogs2EPKcS1_>

			led.LR(0, -1);
 8008748:	f04f 32ff 	mov.w	r2, #4294967295
 800874c:	2100      	movs	r1, #0
 800874e:	4805      	ldr	r0, [pc, #20]	; (8008764 <cppLoop+0xf8c>)
 8008750:	f7f9 fd60 	bl	8002214 <_ZN3LED2LREaa>
		}

		break;
 8008754:	f001 b822 	b.w	800979c <cppLoop+0x1fc4>
 8008758:	9999999a 	.word	0x9999999a
 800875c:	3fb99999 	.word	0x3fb99999
 8008760:	2000053c 	.word	0x2000053c
 8008764:	20000548 	.word	0x20000548
 8008768:	20048116 	.word	0x20048116
 800876c:	20048154 	.word	0x20048154
 8008770:	20048164 	.word	0x20048164
 8008774:	08018b00 	.word	0x08018b00
 8008778:	08018a80 	.word	0x08018a80
 800877c:	08018b0c 	.word	0x08018b0c
 8008780:	2002389c 	.word	0x2002389c
 8008784:	2004815c 	.word	0x2004815c
 8008788:	08018b18 	.word	0x08018b18
 800878c:	2004816c 	.word	0x2004816c
 8008790:	08018aac 	.word	0x08018aac
 8008794:	2004811c 	.word	0x2004811c
 8008798:	20048124 	.word	0x20048124
 800879c:	2004812c 	.word	0x2004812c
 80087a0:	2000056c 	.word	0x2000056c
 80087a4:	08018ab8 	.word	0x08018ab8
 80087a8:	08018ac4 	.word	0x08018ac4
 80087ac:	08018ad0 	.word	0x08018ad0

	case 6:
		led.fullColor('R');
 80087b0:	2152      	movs	r1, #82	; 0x52
 80087b2:	4895      	ldr	r0, [pc, #596]	; (8008a08 <cppLoop+0x1230>)
 80087b4:	f7f9 fc72 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 80087b8:	f7f8 fc72 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80087bc:	2100      	movs	r1, #0
 80087be:	2000      	movs	r0, #0
 80087c0:	f7f8 fc7e 	bl	80010c0 <lcd_locate>
		lcd_printf("3:   %3.1f", line_trace.getMaxVelocity2());
 80087c4:	4891      	ldr	r0, [pc, #580]	; (8008a0c <cppLoop+0x1234>)
 80087c6:	f7fb fabe 	bl	8003d46 <_ZN9LineTrace15getMaxVelocity2Ev>
 80087ca:	ee10 3a10 	vmov	r3, s0
 80087ce:	4618      	mov	r0, r3
 80087d0:	f7f7 fed2 	bl	8000578 <__aeabi_f2d>
 80087d4:	4603      	mov	r3, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	461a      	mov	r2, r3
 80087da:	4623      	mov	r3, r4
 80087dc:	488c      	ldr	r0, [pc, #560]	; (8008a10 <cppLoop+0x1238>)
 80087de:	f7f8 fc99 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80087e2:	2101      	movs	r1, #1
 80087e4:	2000      	movs	r0, #0
 80087e6:	f7f8 fc6b 	bl	80010c0 <lcd_locate>
		lcd_printf("%Vel: %3.1f", line_trace.getMinVelocity2());
 80087ea:	4888      	ldr	r0, [pc, #544]	; (8008a0c <cppLoop+0x1234>)
 80087ec:	f7fb facb 	bl	8003d86 <_ZN9LineTrace15getMinVelocity2Ev>
 80087f0:	ee10 3a10 	vmov	r3, s0
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7f7 febf 	bl	8000578 <__aeabi_f2d>
 80087fa:	4603      	mov	r3, r0
 80087fc:	460c      	mov	r4, r1
 80087fe:	461a      	mov	r2, r3
 8008800:	4623      	mov	r3, r4
 8008802:	4884      	ldr	r0, [pc, #528]	; (8008a14 <cppLoop+0x123c>)
 8008804:	f7f8 fc86 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008808:	4883      	ldr	r0, [pc, #524]	; (8008a18 <cppLoop+0x1240>)
 800880a:	f7f9 fbe3 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 800880e:	4603      	mov	r3, r0
 8008810:	2b08      	cmp	r3, #8
 8008812:	bf0c      	ite	eq
 8008814:	2301      	moveq	r3, #1
 8008816:	2300      	movne	r3, #0
 8008818:	b2db      	uxtb	r3, r3
 800881a:	2b00      	cmp	r3, #0
 800881c:	d022      	beq.n	8008864 <cppLoop+0x108c>
			led.LR(-1, 1);
 800881e:	2201      	movs	r2, #1
 8008820:	f04f 31ff 	mov.w	r1, #4294967295
 8008824:	4878      	ldr	r0, [pc, #480]	; (8008a08 <cppLoop+0x1230>)
 8008826:	f7f9 fcf5 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 800882a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800882e:	f001 f8f3 	bl	8009a18 <HAL_Delay>

			selector_vel2++;
 8008832:	4b7a      	ldr	r3, [pc, #488]	; (8008a1c <cppLoop+0x1244>)
 8008834:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008838:	b29b      	uxth	r3, r3
 800883a:	3301      	adds	r3, #1
 800883c:	b29b      	uxth	r3, r3
 800883e:	b21a      	sxth	r2, r3
 8008840:	4b76      	ldr	r3, [pc, #472]	; (8008a1c <cppLoop+0x1244>)
 8008842:	801a      	strh	r2, [r3, #0]
			if(selector_vel2 >= 2) selector_vel2 = 0;
 8008844:	4b75      	ldr	r3, [pc, #468]	; (8008a1c <cppLoop+0x1244>)
 8008846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800884a:	2b01      	cmp	r3, #1
 800884c:	dd02      	ble.n	8008854 <cppLoop+0x107c>
 800884e:	4b73      	ldr	r3, [pc, #460]	; (8008a1c <cppLoop+0x1244>)
 8008850:	2200      	movs	r2, #0
 8008852:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008854:	2200      	movs	r2, #0
 8008856:	f04f 31ff 	mov.w	r1, #4294967295
 800885a:	486b      	ldr	r0, [pc, #428]	; (8008a08 <cppLoop+0x1230>)
 800885c:	f7f9 fcda 	bl	8002214 <_ZN3LED2LREaa>
			line_trace.setMinVelocity2(adj_min_velocity2);

			led.LR(-1, 0);
		}

		break;
 8008860:	f000 bf9e 	b.w	80097a0 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_R){
 8008864:	486c      	ldr	r0, [pc, #432]	; (8008a18 <cppLoop+0x1240>)
 8008866:	f7f9 fbb5 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 800886a:	4603      	mov	r3, r0
 800886c:	2b10      	cmp	r3, #16
 800886e:	bf0c      	ite	eq
 8008870:	2301      	moveq	r3, #1
 8008872:	2300      	movne	r3, #0
 8008874:	b2db      	uxtb	r3, r3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d03c      	beq.n	80088f4 <cppLoop+0x111c>
			led.LR(-1, 1);
 800887a:	2201      	movs	r2, #1
 800887c:	f04f 31ff 	mov.w	r1, #4294967295
 8008880:	4861      	ldr	r0, [pc, #388]	; (8008a08 <cppLoop+0x1230>)
 8008882:	f7f9 fcc7 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008886:	2064      	movs	r0, #100	; 0x64
 8008888:	f001 f8c6 	bl	8009a18 <HAL_Delay>
			if(selector_vel2 == 0)
 800888c:	4b63      	ldr	r3, [pc, #396]	; (8008a1c <cppLoop+0x1244>)
 800888e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d113      	bne.n	80088be <cppLoop+0x10e6>
				adj_max_velocity2 = adj_max_velocity2 + 0.1;
 8008896:	4b62      	ldr	r3, [pc, #392]	; (8008a20 <cppLoop+0x1248>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4618      	mov	r0, r3
 800889c:	f7f7 fe6c 	bl	8000578 <__aeabi_f2d>
 80088a0:	a357      	add	r3, pc, #348	; (adr r3, 8008a00 <cppLoop+0x1228>)
 80088a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a6:	f7f7 fd09 	bl	80002bc <__adddf3>
 80088aa:	4603      	mov	r3, r0
 80088ac:	460c      	mov	r4, r1
 80088ae:	4618      	mov	r0, r3
 80088b0:	4621      	mov	r1, r4
 80088b2:	f7f8 f9b1 	bl	8000c18 <__aeabi_d2f>
 80088b6:	4602      	mov	r2, r0
 80088b8:	4b59      	ldr	r3, [pc, #356]	; (8008a20 <cppLoop+0x1248>)
 80088ba:	601a      	str	r2, [r3, #0]
 80088bc:	e012      	b.n	80088e4 <cppLoop+0x110c>
				adj_min_velocity2 = adj_min_velocity2 + 0.1;
 80088be:	4b59      	ldr	r3, [pc, #356]	; (8008a24 <cppLoop+0x124c>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4618      	mov	r0, r3
 80088c4:	f7f7 fe58 	bl	8000578 <__aeabi_f2d>
 80088c8:	a34d      	add	r3, pc, #308	; (adr r3, 8008a00 <cppLoop+0x1228>)
 80088ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ce:	f7f7 fcf5 	bl	80002bc <__adddf3>
 80088d2:	4603      	mov	r3, r0
 80088d4:	460c      	mov	r4, r1
 80088d6:	4618      	mov	r0, r3
 80088d8:	4621      	mov	r1, r4
 80088da:	f7f8 f99d 	bl	8000c18 <__aeabi_d2f>
 80088de:	4602      	mov	r2, r0
 80088e0:	4b50      	ldr	r3, [pc, #320]	; (8008a24 <cppLoop+0x124c>)
 80088e2:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 80088e4:	2200      	movs	r2, #0
 80088e6:	f04f 31ff 	mov.w	r1, #4294967295
 80088ea:	4847      	ldr	r0, [pc, #284]	; (8008a08 <cppLoop+0x1230>)
 80088ec:	f7f9 fc92 	bl	8002214 <_ZN3LED2LREaa>
		break;
 80088f0:	f000 bf56 	b.w	80097a0 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_L){
 80088f4:	4848      	ldr	r0, [pc, #288]	; (8008a18 <cppLoop+0x1240>)
 80088f6:	f7f9 fb6d 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	bf0c      	ite	eq
 8008900:	2301      	moveq	r3, #1
 8008902:	2300      	movne	r3, #0
 8008904:	b2db      	uxtb	r3, r3
 8008906:	2b00      	cmp	r3, #0
 8008908:	d03c      	beq.n	8008984 <cppLoop+0x11ac>
			led.LR(-1, 1);
 800890a:	2201      	movs	r2, #1
 800890c:	f04f 31ff 	mov.w	r1, #4294967295
 8008910:	483d      	ldr	r0, [pc, #244]	; (8008a08 <cppLoop+0x1230>)
 8008912:	f7f9 fc7f 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008916:	2064      	movs	r0, #100	; 0x64
 8008918:	f001 f87e 	bl	8009a18 <HAL_Delay>
			if(selector_vel2 == 0)
 800891c:	4b3f      	ldr	r3, [pc, #252]	; (8008a1c <cppLoop+0x1244>)
 800891e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d113      	bne.n	800894e <cppLoop+0x1176>
				adj_max_velocity2 = adj_max_velocity2 - 0.1;
 8008926:	4b3e      	ldr	r3, [pc, #248]	; (8008a20 <cppLoop+0x1248>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4618      	mov	r0, r3
 800892c:	f7f7 fe24 	bl	8000578 <__aeabi_f2d>
 8008930:	a333      	add	r3, pc, #204	; (adr r3, 8008a00 <cppLoop+0x1228>)
 8008932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008936:	f7f7 fcbf 	bl	80002b8 <__aeabi_dsub>
 800893a:	4603      	mov	r3, r0
 800893c:	460c      	mov	r4, r1
 800893e:	4618      	mov	r0, r3
 8008940:	4621      	mov	r1, r4
 8008942:	f7f8 f969 	bl	8000c18 <__aeabi_d2f>
 8008946:	4602      	mov	r2, r0
 8008948:	4b35      	ldr	r3, [pc, #212]	; (8008a20 <cppLoop+0x1248>)
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	e012      	b.n	8008974 <cppLoop+0x119c>
				adj_min_velocity2 = adj_min_velocity2 - 0.1;
 800894e:	4b35      	ldr	r3, [pc, #212]	; (8008a24 <cppLoop+0x124c>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4618      	mov	r0, r3
 8008954:	f7f7 fe10 	bl	8000578 <__aeabi_f2d>
 8008958:	a329      	add	r3, pc, #164	; (adr r3, 8008a00 <cppLoop+0x1228>)
 800895a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895e:	f7f7 fcab 	bl	80002b8 <__aeabi_dsub>
 8008962:	4603      	mov	r3, r0
 8008964:	460c      	mov	r4, r1
 8008966:	4618      	mov	r0, r3
 8008968:	4621      	mov	r1, r4
 800896a:	f7f8 f955 	bl	8000c18 <__aeabi_d2f>
 800896e:	4602      	mov	r2, r0
 8008970:	4b2c      	ldr	r3, [pc, #176]	; (8008a24 <cppLoop+0x124c>)
 8008972:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008974:	2200      	movs	r2, #0
 8008976:	f04f 31ff 	mov.w	r1, #4294967295
 800897a:	4823      	ldr	r0, [pc, #140]	; (8008a08 <cppLoop+0x1230>)
 800897c:	f7f9 fc4a 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008980:	f000 bf0e 	b.w	80097a0 <cppLoop+0x1fc8>
		else if(joy_stick.getValue() == JOY_C){
 8008984:	4824      	ldr	r0, [pc, #144]	; (8008a18 <cppLoop+0x1240>)
 8008986:	f7f9 fb25 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 800898a:	4603      	mov	r3, r0
 800898c:	2b02      	cmp	r3, #2
 800898e:	bf0c      	ite	eq
 8008990:	2301      	moveq	r3, #1
 8008992:	2300      	movne	r3, #0
 8008994:	b2db      	uxtb	r3, r3
 8008996:	2b00      	cmp	r3, #0
 8008998:	f000 8702 	beq.w	80097a0 <cppLoop+0x1fc8>
			led.LR(-1, 1);
 800899c:	2201      	movs	r2, #1
 800899e:	f04f 31ff 	mov.w	r1, #4294967295
 80089a2:	4819      	ldr	r0, [pc, #100]	; (8008a08 <cppLoop+0x1230>)
 80089a4:	f7f9 fc36 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80089a8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80089ac:	f001 f834 	bl	8009a18 <HAL_Delay>
			sd_write_array_float("PARAMS", "TARVEL3.TXT", 1, &adj_max_velocity2, OVER_WRITE);
 80089b0:	2300      	movs	r3, #0
 80089b2:	9300      	str	r3, [sp, #0]
 80089b4:	4b1a      	ldr	r3, [pc, #104]	; (8008a20 <cppLoop+0x1248>)
 80089b6:	2201      	movs	r2, #1
 80089b8:	491b      	ldr	r1, [pc, #108]	; (8008a28 <cppLoop+0x1250>)
 80089ba:	481c      	ldr	r0, [pc, #112]	; (8008a2c <cppLoop+0x1254>)
 80089bc:	f7f8 fef4 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "MINVEL2.TXT", 1, &adj_min_velocity2, OVER_WRITE);
 80089c0:	2300      	movs	r3, #0
 80089c2:	9300      	str	r3, [sp, #0]
 80089c4:	4b17      	ldr	r3, [pc, #92]	; (8008a24 <cppLoop+0x124c>)
 80089c6:	2201      	movs	r2, #1
 80089c8:	4919      	ldr	r1, [pc, #100]	; (8008a30 <cppLoop+0x1258>)
 80089ca:	4818      	ldr	r0, [pc, #96]	; (8008a2c <cppLoop+0x1254>)
 80089cc:	f7f8 feec 	bl	80017a8 <sd_write_array_float>
			line_trace.setMaxVelocity2(adj_max_velocity2);
 80089d0:	4b13      	ldr	r3, [pc, #76]	; (8008a20 <cppLoop+0x1248>)
 80089d2:	edd3 7a00 	vldr	s15, [r3]
 80089d6:	eeb0 0a67 	vmov.f32	s0, s15
 80089da:	480c      	ldr	r0, [pc, #48]	; (8008a0c <cppLoop+0x1234>)
 80089dc:	f7fb f963 	bl	8003ca6 <_ZN9LineTrace15setMaxVelocity2Ef>
			line_trace.setMinVelocity2(adj_min_velocity2);
 80089e0:	4b10      	ldr	r3, [pc, #64]	; (8008a24 <cppLoop+0x124c>)
 80089e2:	edd3 7a00 	vldr	s15, [r3]
 80089e6:	eeb0 0a67 	vmov.f32	s0, s15
 80089ea:	4808      	ldr	r0, [pc, #32]	; (8008a0c <cppLoop+0x1234>)
 80089ec:	f7fb f97b 	bl	8003ce6 <_ZN9LineTrace15setMinVelocity2Ef>
			led.LR(-1, 0);
 80089f0:	2200      	movs	r2, #0
 80089f2:	f04f 31ff 	mov.w	r1, #4294967295
 80089f6:	4804      	ldr	r0, [pc, #16]	; (8008a08 <cppLoop+0x1230>)
 80089f8:	f7f9 fc0c 	bl	8002214 <_ZN3LED2LREaa>
		break;
 80089fc:	f000 bed0 	b.w	80097a0 <cppLoop+0x1fc8>
 8008a00:	9999999a 	.word	0x9999999a
 8008a04:	3fb99999 	.word	0x3fb99999
 8008a08:	20000548 	.word	0x20000548
 8008a0c:	2002389c 	.word	0x2002389c
 8008a10:	08018b18 	.word	0x08018b18
 8008a14:	08018adc 	.word	0x08018adc
 8008a18:	2000053c 	.word	0x2000053c
 8008a1c:	20048118 	.word	0x20048118
 8008a20:	2004815c 	.word	0x2004815c
 8008a24:	2004816c 	.word	0x2004816c
 8008a28:	08018b24 	.word	0x08018b24
 8008a2c:	08018a80 	.word	0x08018a80
 8008a30:	08018b30 	.word	0x08018b30

	case 7:
		led.fullColor('W');
 8008a34:	2157      	movs	r1, #87	; 0x57
 8008a36:	48c2      	ldr	r0, [pc, #776]	; (8008d40 <cppLoop+0x1568>)
 8008a38:	f7f9 fb30 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8008a3c:	f7f8 fb30 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008a40:	2100      	movs	r1, #0
 8008a42:	2000      	movs	r0, #0
 8008a44:	f7f8 fb3c 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC:%4.1f", line_trace.getMaxAcc());
 8008a48:	48be      	ldr	r0, [pc, #760]	; (8008d44 <cppLoop+0x156c>)
 8008a4a:	f7fb f9e0 	bl	8003e0e <_ZN9LineTrace9getMaxAccEv>
 8008a4e:	ee10 3a10 	vmov	r3, s0
 8008a52:	4618      	mov	r0, r3
 8008a54:	f7f7 fd90 	bl	8000578 <__aeabi_f2d>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	4623      	mov	r3, r4
 8008a60:	48b9      	ldr	r0, [pc, #740]	; (8008d48 <cppLoop+0x1570>)
 8008a62:	f7f8 fb57 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008a66:	2101      	movs	r1, #1
 8008a68:	2000      	movs	r0, #0
 8008a6a:	f7f8 fb29 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC:%4.1f", line_trace.getMaxDec());
 8008a6e:	48b5      	ldr	r0, [pc, #724]	; (8008d44 <cppLoop+0x156c>)
 8008a70:	f7fb fa03 	bl	8003e7a <_ZN9LineTrace9getMaxDecEv>
 8008a74:	ee10 3a10 	vmov	r3, s0
 8008a78:	4618      	mov	r0, r3
 8008a7a:	f7f7 fd7d 	bl	8000578 <__aeabi_f2d>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	460c      	mov	r4, r1
 8008a82:	461a      	mov	r2, r3
 8008a84:	4623      	mov	r3, r4
 8008a86:	48b1      	ldr	r0, [pc, #708]	; (8008d4c <cppLoop+0x1574>)
 8008a88:	f7f8 fb44 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008a8c:	48b0      	ldr	r0, [pc, #704]	; (8008d50 <cppLoop+0x1578>)
 8008a8e:	f7f9 faa1 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008a92:	4603      	mov	r3, r0
 8008a94:	2b08      	cmp	r3, #8
 8008a96:	bf0c      	ite	eq
 8008a98:	2301      	moveq	r3, #1
 8008a9a:	2300      	movne	r3, #0
 8008a9c:	b2db      	uxtb	r3, r3
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d022      	beq.n	8008ae8 <cppLoop+0x1310>
			led.LR(-1, 1);
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8008aa8:	48a5      	ldr	r0, [pc, #660]	; (8008d40 <cppLoop+0x1568>)
 8008aaa:	f7f9 fbb3 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008aae:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008ab2:	f000 ffb1 	bl	8009a18 <HAL_Delay>

			selector_acc++;
 8008ab6:	4ba7      	ldr	r3, [pc, #668]	; (8008d54 <cppLoop+0x157c>)
 8008ab8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	3301      	adds	r3, #1
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	b21a      	sxth	r2, r3
 8008ac4:	4ba3      	ldr	r3, [pc, #652]	; (8008d54 <cppLoop+0x157c>)
 8008ac6:	801a      	strh	r2, [r3, #0]
			if(selector_acc >= 2) selector_acc = 0;
 8008ac8:	4ba2      	ldr	r3, [pc, #648]	; (8008d54 <cppLoop+0x157c>)
 8008aca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	dd02      	ble.n	8008ad8 <cppLoop+0x1300>
 8008ad2:	4ba0      	ldr	r3, [pc, #640]	; (8008d54 <cppLoop+0x157c>)
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f04f 31ff 	mov.w	r1, #4294967295
 8008ade:	4898      	ldr	r0, [pc, #608]	; (8008d40 <cppLoop+0x1568>)
 8008ae0:	f7f9 fb98 	bl	8002214 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
			line_trace.setMaxAccDec(adj_acc, adj_dec);

			led.LR(-1, 0);
		}
		break;
 8008ae4:	f000 be5e 	b.w	80097a4 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_R){
 8008ae8:	4899      	ldr	r0, [pc, #612]	; (8008d50 <cppLoop+0x1578>)
 8008aea:	f7f9 fa73 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b10      	cmp	r3, #16
 8008af2:	bf0c      	ite	eq
 8008af4:	2301      	moveq	r3, #1
 8008af6:	2300      	movne	r3, #0
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d03c      	beq.n	8008b78 <cppLoop+0x13a0>
			led.LR(-1, 1);
 8008afe:	2201      	movs	r2, #1
 8008b00:	f04f 31ff 	mov.w	r1, #4294967295
 8008b04:	488e      	ldr	r0, [pc, #568]	; (8008d40 <cppLoop+0x1568>)
 8008b06:	f7f9 fb85 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008b0a:	2064      	movs	r0, #100	; 0x64
 8008b0c:	f000 ff84 	bl	8009a18 <HAL_Delay>
			if(selector_acc == 0){
 8008b10:	4b90      	ldr	r3, [pc, #576]	; (8008d54 <cppLoop+0x157c>)
 8008b12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d113      	bne.n	8008b42 <cppLoop+0x136a>
				adj_acc = adj_acc + 0.1;
 8008b1a:	4b8f      	ldr	r3, [pc, #572]	; (8008d58 <cppLoop+0x1580>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f7f7 fd2a 	bl	8000578 <__aeabi_f2d>
 8008b24:	a384      	add	r3, pc, #528	; (adr r3, 8008d38 <cppLoop+0x1560>)
 8008b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2a:	f7f7 fbc7 	bl	80002bc <__adddf3>
 8008b2e:	4603      	mov	r3, r0
 8008b30:	460c      	mov	r4, r1
 8008b32:	4618      	mov	r0, r3
 8008b34:	4621      	mov	r1, r4
 8008b36:	f7f8 f86f 	bl	8000c18 <__aeabi_d2f>
 8008b3a:	4602      	mov	r2, r0
 8008b3c:	4b86      	ldr	r3, [pc, #536]	; (8008d58 <cppLoop+0x1580>)
 8008b3e:	601a      	str	r2, [r3, #0]
 8008b40:	e012      	b.n	8008b68 <cppLoop+0x1390>
				adj_dec = adj_dec + 0.1;
 8008b42:	4b86      	ldr	r3, [pc, #536]	; (8008d5c <cppLoop+0x1584>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4618      	mov	r0, r3
 8008b48:	f7f7 fd16 	bl	8000578 <__aeabi_f2d>
 8008b4c:	a37a      	add	r3, pc, #488	; (adr r3, 8008d38 <cppLoop+0x1560>)
 8008b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b52:	f7f7 fbb3 	bl	80002bc <__adddf3>
 8008b56:	4603      	mov	r3, r0
 8008b58:	460c      	mov	r4, r1
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	4621      	mov	r1, r4
 8008b5e:	f7f8 f85b 	bl	8000c18 <__aeabi_d2f>
 8008b62:	4602      	mov	r2, r0
 8008b64:	4b7d      	ldr	r3, [pc, #500]	; (8008d5c <cppLoop+0x1584>)
 8008b66:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f04f 31ff 	mov.w	r1, #4294967295
 8008b6e:	4874      	ldr	r0, [pc, #464]	; (8008d40 <cppLoop+0x1568>)
 8008b70:	f7f9 fb50 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008b74:	f000 be16 	b.w	80097a4 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_L){
 8008b78:	4875      	ldr	r0, [pc, #468]	; (8008d50 <cppLoop+0x1578>)
 8008b7a:	f7f9 fa2b 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b01      	cmp	r3, #1
 8008b82:	bf0c      	ite	eq
 8008b84:	2301      	moveq	r3, #1
 8008b86:	2300      	movne	r3, #0
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d03c      	beq.n	8008c08 <cppLoop+0x1430>
			led.LR(-1, 1);
 8008b8e:	2201      	movs	r2, #1
 8008b90:	f04f 31ff 	mov.w	r1, #4294967295
 8008b94:	486a      	ldr	r0, [pc, #424]	; (8008d40 <cppLoop+0x1568>)
 8008b96:	f7f9 fb3d 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008b9a:	2064      	movs	r0, #100	; 0x64
 8008b9c:	f000 ff3c 	bl	8009a18 <HAL_Delay>
			if(selector_acc == 0){
 8008ba0:	4b6c      	ldr	r3, [pc, #432]	; (8008d54 <cppLoop+0x157c>)
 8008ba2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d113      	bne.n	8008bd2 <cppLoop+0x13fa>
				adj_acc = adj_acc - 0.1;
 8008baa:	4b6b      	ldr	r3, [pc, #428]	; (8008d58 <cppLoop+0x1580>)
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f7f7 fce2 	bl	8000578 <__aeabi_f2d>
 8008bb4:	a360      	add	r3, pc, #384	; (adr r3, 8008d38 <cppLoop+0x1560>)
 8008bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bba:	f7f7 fb7d 	bl	80002b8 <__aeabi_dsub>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	460c      	mov	r4, r1
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	4621      	mov	r1, r4
 8008bc6:	f7f8 f827 	bl	8000c18 <__aeabi_d2f>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	4b62      	ldr	r3, [pc, #392]	; (8008d58 <cppLoop+0x1580>)
 8008bce:	601a      	str	r2, [r3, #0]
 8008bd0:	e012      	b.n	8008bf8 <cppLoop+0x1420>
				adj_dec = adj_dec - 0.1;
 8008bd2:	4b62      	ldr	r3, [pc, #392]	; (8008d5c <cppLoop+0x1584>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7f7 fcce 	bl	8000578 <__aeabi_f2d>
 8008bdc:	a356      	add	r3, pc, #344	; (adr r3, 8008d38 <cppLoop+0x1560>)
 8008bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be2:	f7f7 fb69 	bl	80002b8 <__aeabi_dsub>
 8008be6:	4603      	mov	r3, r0
 8008be8:	460c      	mov	r4, r1
 8008bea:	4618      	mov	r0, r3
 8008bec:	4621      	mov	r1, r4
 8008bee:	f7f8 f813 	bl	8000c18 <__aeabi_d2f>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	4b59      	ldr	r3, [pc, #356]	; (8008d5c <cppLoop+0x1584>)
 8008bf6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f04f 31ff 	mov.w	r1, #4294967295
 8008bfe:	4850      	ldr	r0, [pc, #320]	; (8008d40 <cppLoop+0x1568>)
 8008c00:	f7f9 fb08 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008c04:	f000 bdce 	b.w	80097a4 <cppLoop+0x1fcc>
		else if(joy_stick.getValue() == JOY_C){
 8008c08:	4851      	ldr	r0, [pc, #324]	; (8008d50 <cppLoop+0x1578>)
 8008c0a:	f7f9 f9e3 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b02      	cmp	r3, #2
 8008c12:	bf0c      	ite	eq
 8008c14:	2301      	moveq	r3, #1
 8008c16:	2300      	movne	r3, #0
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	f000 85c2 	beq.w	80097a4 <cppLoop+0x1fcc>
			led.LR(-1, 1);
 8008c20:	2201      	movs	r2, #1
 8008c22:	f04f 31ff 	mov.w	r1, #4294967295
 8008c26:	4846      	ldr	r0, [pc, #280]	; (8008d40 <cppLoop+0x1568>)
 8008c28:	f7f9 faf4 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008c2c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008c30:	f000 fef2 	bl	8009a18 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC.TXT", 1, &adj_acc, OVER_WRITE);
 8008c34:	2300      	movs	r3, #0
 8008c36:	9300      	str	r3, [sp, #0]
 8008c38:	4b47      	ldr	r3, [pc, #284]	; (8008d58 <cppLoop+0x1580>)
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	4948      	ldr	r1, [pc, #288]	; (8008d60 <cppLoop+0x1588>)
 8008c3e:	4849      	ldr	r0, [pc, #292]	; (8008d64 <cppLoop+0x158c>)
 8008c40:	f7f8 fdb2 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC.TXT", 1, &adj_dec, OVER_WRITE);
 8008c44:	2300      	movs	r3, #0
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	4b44      	ldr	r3, [pc, #272]	; (8008d5c <cppLoop+0x1584>)
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	4946      	ldr	r1, [pc, #280]	; (8008d68 <cppLoop+0x1590>)
 8008c4e:	4845      	ldr	r0, [pc, #276]	; (8008d64 <cppLoop+0x158c>)
 8008c50:	f7f8 fdaa 	bl	80017a8 <sd_write_array_float>
			line_trace.setMaxAccDec(adj_acc, adj_dec);
 8008c54:	4b40      	ldr	r3, [pc, #256]	; (8008d58 <cppLoop+0x1580>)
 8008c56:	edd3 7a00 	vldr	s15, [r3]
 8008c5a:	4b40      	ldr	r3, [pc, #256]	; (8008d5c <cppLoop+0x1584>)
 8008c5c:	ed93 7a00 	vldr	s14, [r3]
 8008c60:	eef0 0a47 	vmov.f32	s1, s14
 8008c64:	eeb0 0a67 	vmov.f32	s0, s15
 8008c68:	4836      	ldr	r0, [pc, #216]	; (8008d44 <cppLoop+0x156c>)
 8008c6a:	f7fb f89c 	bl	8003da6 <_ZN9LineTrace12setMaxAccDecEff>
			led.LR(-1, 0);
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f04f 31ff 	mov.w	r1, #4294967295
 8008c74:	4832      	ldr	r0, [pc, #200]	; (8008d40 <cppLoop+0x1568>)
 8008c76:	f7f9 facd 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008c7a:	f000 bd93 	b.w	80097a4 <cppLoop+0x1fcc>

	case 8:
		led.fullColor('W');
 8008c7e:	2157      	movs	r1, #87	; 0x57
 8008c80:	482f      	ldr	r0, [pc, #188]	; (8008d40 <cppLoop+0x1568>)
 8008c82:	f7f9 fa0b 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8008c86:	f7f8 fa0b 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008c8a:	2100      	movs	r1, #0
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	f7f8 fa17 	bl	80010c0 <lcd_locate>
		lcd_printf("ACC2:%3.1f", line_trace.getMaxAcc2());
 8008c92:	482c      	ldr	r0, [pc, #176]	; (8008d44 <cppLoop+0x156c>)
 8008c94:	f7fb f8df 	bl	8003e56 <_ZN9LineTrace10getMaxAcc2Ev>
 8008c98:	ee10 3a10 	vmov	r3, s0
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7f7 fc6b 	bl	8000578 <__aeabi_f2d>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	460c      	mov	r4, r1
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	4623      	mov	r3, r4
 8008caa:	4830      	ldr	r0, [pc, #192]	; (8008d6c <cppLoop+0x1594>)
 8008cac:	f7f8 fa32 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	2000      	movs	r0, #0
 8008cb4:	f7f8 fa04 	bl	80010c0 <lcd_locate>
		lcd_printf("DEC2:%3.1f", line_trace.getMaxDec2());
 8008cb8:	4822      	ldr	r0, [pc, #136]	; (8008d44 <cppLoop+0x156c>)
 8008cba:	f7fb f8ba 	bl	8003e32 <_ZN9LineTrace10getMaxDec2Ev>
 8008cbe:	ee10 3a10 	vmov	r3, s0
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7f7 fc58 	bl	8000578 <__aeabi_f2d>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	460c      	mov	r4, r1
 8008ccc:	461a      	mov	r2, r3
 8008cce:	4623      	mov	r3, r4
 8008cd0:	4827      	ldr	r0, [pc, #156]	; (8008d70 <cppLoop+0x1598>)
 8008cd2:	f7f8 fa1f 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 8008cd6:	481e      	ldr	r0, [pc, #120]	; (8008d50 <cppLoop+0x1578>)
 8008cd8:	f7f9 f97c 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	2b08      	cmp	r3, #8
 8008ce0:	bf0c      	ite	eq
 8008ce2:	2301      	moveq	r3, #1
 8008ce4:	2300      	movne	r3, #0
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d045      	beq.n	8008d78 <cppLoop+0x15a0>
			led.LR(-1, 1);
 8008cec:	2201      	movs	r2, #1
 8008cee:	f04f 31ff 	mov.w	r1, #4294967295
 8008cf2:	4813      	ldr	r0, [pc, #76]	; (8008d40 <cppLoop+0x1568>)
 8008cf4:	f7f9 fa8e 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008cf8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008cfc:	f000 fe8c 	bl	8009a18 <HAL_Delay>

			selector_acc2++;
 8008d00:	4b1c      	ldr	r3, [pc, #112]	; (8008d74 <cppLoop+0x159c>)
 8008d02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	3301      	adds	r3, #1
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	b21a      	sxth	r2, r3
 8008d0e:	4b19      	ldr	r3, [pc, #100]	; (8008d74 <cppLoop+0x159c>)
 8008d10:	801a      	strh	r2, [r3, #0]
			if(selector_acc2 >= 2) selector_acc2 = 0;
 8008d12:	4b18      	ldr	r3, [pc, #96]	; (8008d74 <cppLoop+0x159c>)
 8008d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	dd02      	ble.n	8008d22 <cppLoop+0x154a>
 8008d1c:	4b15      	ldr	r3, [pc, #84]	; (8008d74 <cppLoop+0x159c>)
 8008d1e:	2200      	movs	r2, #0
 8008d20:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8008d22:	2200      	movs	r2, #0
 8008d24:	f04f 31ff 	mov.w	r1, #4294967295
 8008d28:	4805      	ldr	r0, [pc, #20]	; (8008d40 <cppLoop+0x1568>)
 8008d2a:	f7f9 fa73 	bl	8002214 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);

			led.LR(-1, 0);
		}
		break;
 8008d2e:	f000 bd3b 	b.w	80097a8 <cppLoop+0x1fd0>
 8008d32:	bf00      	nop
 8008d34:	f3af 8000 	nop.w
 8008d38:	9999999a 	.word	0x9999999a
 8008d3c:	3fb99999 	.word	0x3fb99999
 8008d40:	20000548 	.word	0x20000548
 8008d44:	2002389c 	.word	0x2002389c
 8008d48:	08018b3c 	.word	0x08018b3c
 8008d4c:	08018b48 	.word	0x08018b48
 8008d50:	2000053c 	.word	0x2000053c
 8008d54:	20048112 	.word	0x20048112
 8008d58:	20048174 	.word	0x20048174
 8008d5c:	2004817c 	.word	0x2004817c
 8008d60:	08018b54 	.word	0x08018b54
 8008d64:	08018a80 	.word	0x08018a80
 8008d68:	08018b5c 	.word	0x08018b5c
 8008d6c:	08018b64 	.word	0x08018b64
 8008d70:	08018b70 	.word	0x08018b70
 8008d74:	20048114 	.word	0x20048114
		else if(joy_stick.getValue() == JOY_R){
 8008d78:	48bf      	ldr	r0, [pc, #764]	; (8009078 <cppLoop+0x18a0>)
 8008d7a:	f7f9 f92b 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b10      	cmp	r3, #16
 8008d82:	bf0c      	ite	eq
 8008d84:	2301      	moveq	r3, #1
 8008d86:	2300      	movne	r3, #0
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d03c      	beq.n	8008e08 <cppLoop+0x1630>
			led.LR(-1, 1);
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f04f 31ff 	mov.w	r1, #4294967295
 8008d94:	48b9      	ldr	r0, [pc, #740]	; (800907c <cppLoop+0x18a4>)
 8008d96:	f7f9 fa3d 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008d9a:	2064      	movs	r0, #100	; 0x64
 8008d9c:	f000 fe3c 	bl	8009a18 <HAL_Delay>
			if(selector_acc2 == 0){
 8008da0:	4bb7      	ldr	r3, [pc, #732]	; (8009080 <cppLoop+0x18a8>)
 8008da2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d113      	bne.n	8008dd2 <cppLoop+0x15fa>
				adj_acc2 = adj_acc2 + 0.1;
 8008daa:	4bb6      	ldr	r3, [pc, #728]	; (8009084 <cppLoop+0x18ac>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	4618      	mov	r0, r3
 8008db0:	f7f7 fbe2 	bl	8000578 <__aeabi_f2d>
 8008db4:	a3ae      	add	r3, pc, #696	; (adr r3, 8009070 <cppLoop+0x1898>)
 8008db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dba:	f7f7 fa7f 	bl	80002bc <__adddf3>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	460c      	mov	r4, r1
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	4621      	mov	r1, r4
 8008dc6:	f7f7 ff27 	bl	8000c18 <__aeabi_d2f>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	4bad      	ldr	r3, [pc, #692]	; (8009084 <cppLoop+0x18ac>)
 8008dce:	601a      	str	r2, [r3, #0]
 8008dd0:	e012      	b.n	8008df8 <cppLoop+0x1620>
				adj_dec2 = adj_dec2 + 0.1;
 8008dd2:	4bad      	ldr	r3, [pc, #692]	; (8009088 <cppLoop+0x18b0>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7f7 fbce 	bl	8000578 <__aeabi_f2d>
 8008ddc:	a3a4      	add	r3, pc, #656	; (adr r3, 8009070 <cppLoop+0x1898>)
 8008dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de2:	f7f7 fa6b 	bl	80002bc <__adddf3>
 8008de6:	4603      	mov	r3, r0
 8008de8:	460c      	mov	r4, r1
 8008dea:	4618      	mov	r0, r3
 8008dec:	4621      	mov	r1, r4
 8008dee:	f7f7 ff13 	bl	8000c18 <__aeabi_d2f>
 8008df2:	4602      	mov	r2, r0
 8008df4:	4ba4      	ldr	r3, [pc, #656]	; (8009088 <cppLoop+0x18b0>)
 8008df6:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f04f 31ff 	mov.w	r1, #4294967295
 8008dfe:	489f      	ldr	r0, [pc, #636]	; (800907c <cppLoop+0x18a4>)
 8008e00:	f7f9 fa08 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008e04:	f000 bcd0 	b.w	80097a8 <cppLoop+0x1fd0>
		else if(joy_stick.getValue() == JOY_L){
 8008e08:	489b      	ldr	r0, [pc, #620]	; (8009078 <cppLoop+0x18a0>)
 8008e0a:	f7f9 f8e3 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	bf0c      	ite	eq
 8008e14:	2301      	moveq	r3, #1
 8008e16:	2300      	movne	r3, #0
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d03c      	beq.n	8008e98 <cppLoop+0x16c0>
			led.LR(-1, 1);
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f04f 31ff 	mov.w	r1, #4294967295
 8008e24:	4895      	ldr	r0, [pc, #596]	; (800907c <cppLoop+0x18a4>)
 8008e26:	f7f9 f9f5 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8008e2a:	2064      	movs	r0, #100	; 0x64
 8008e2c:	f000 fdf4 	bl	8009a18 <HAL_Delay>
			if(selector_acc2 == 0){
 8008e30:	4b93      	ldr	r3, [pc, #588]	; (8009080 <cppLoop+0x18a8>)
 8008e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d113      	bne.n	8008e62 <cppLoop+0x168a>
				adj_acc2 = adj_acc2 - 0.1;
 8008e3a:	4b92      	ldr	r3, [pc, #584]	; (8009084 <cppLoop+0x18ac>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7f7 fb9a 	bl	8000578 <__aeabi_f2d>
 8008e44:	a38a      	add	r3, pc, #552	; (adr r3, 8009070 <cppLoop+0x1898>)
 8008e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4a:	f7f7 fa35 	bl	80002b8 <__aeabi_dsub>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	460c      	mov	r4, r1
 8008e52:	4618      	mov	r0, r3
 8008e54:	4621      	mov	r1, r4
 8008e56:	f7f7 fedf 	bl	8000c18 <__aeabi_d2f>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	4b89      	ldr	r3, [pc, #548]	; (8009084 <cppLoop+0x18ac>)
 8008e5e:	601a      	str	r2, [r3, #0]
 8008e60:	e012      	b.n	8008e88 <cppLoop+0x16b0>
				adj_dec2 = adj_dec2 - 0.1;
 8008e62:	4b89      	ldr	r3, [pc, #548]	; (8009088 <cppLoop+0x18b0>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4618      	mov	r0, r3
 8008e68:	f7f7 fb86 	bl	8000578 <__aeabi_f2d>
 8008e6c:	a380      	add	r3, pc, #512	; (adr r3, 8009070 <cppLoop+0x1898>)
 8008e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e72:	f7f7 fa21 	bl	80002b8 <__aeabi_dsub>
 8008e76:	4603      	mov	r3, r0
 8008e78:	460c      	mov	r4, r1
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	4621      	mov	r1, r4
 8008e7e:	f7f7 fecb 	bl	8000c18 <__aeabi_d2f>
 8008e82:	4602      	mov	r2, r0
 8008e84:	4b80      	ldr	r3, [pc, #512]	; (8009088 <cppLoop+0x18b0>)
 8008e86:	601a      	str	r2, [r3, #0]
			led.LR(-1, 0);
 8008e88:	2200      	movs	r2, #0
 8008e8a:	f04f 31ff 	mov.w	r1, #4294967295
 8008e8e:	487b      	ldr	r0, [pc, #492]	; (800907c <cppLoop+0x18a4>)
 8008e90:	f7f9 f9c0 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008e94:	f000 bc88 	b.w	80097a8 <cppLoop+0x1fd0>
		else if(joy_stick.getValue() == JOY_C){
 8008e98:	4877      	ldr	r0, [pc, #476]	; (8009078 <cppLoop+0x18a0>)
 8008e9a:	f7f9 f89b 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	bf0c      	ite	eq
 8008ea4:	2301      	moveq	r3, #1
 8008ea6:	2300      	movne	r3, #0
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f000 847c 	beq.w	80097a8 <cppLoop+0x1fd0>
			led.LR(-1, 1);
 8008eb0:	2201      	movs	r2, #1
 8008eb2:	f04f 31ff 	mov.w	r1, #4294967295
 8008eb6:	4871      	ldr	r0, [pc, #452]	; (800907c <cppLoop+0x18a4>)
 8008eb8:	f7f9 f9ac 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8008ebc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008ec0:	f000 fdaa 	bl	8009a18 <HAL_Delay>
			sd_write_array_float("PARAMS", "ACC2.TXT", 1, &adj_acc2, OVER_WRITE);
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	9300      	str	r3, [sp, #0]
 8008ec8:	4b6e      	ldr	r3, [pc, #440]	; (8009084 <cppLoop+0x18ac>)
 8008eca:	2201      	movs	r2, #1
 8008ecc:	496f      	ldr	r1, [pc, #444]	; (800908c <cppLoop+0x18b4>)
 8008ece:	4870      	ldr	r0, [pc, #448]	; (8009090 <cppLoop+0x18b8>)
 8008ed0:	f7f8 fc6a 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "DEC2.TXT", 1, &adj_dec2, OVER_WRITE);
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	9300      	str	r3, [sp, #0]
 8008ed8:	4b6b      	ldr	r3, [pc, #428]	; (8009088 <cppLoop+0x18b0>)
 8008eda:	2201      	movs	r2, #1
 8008edc:	496d      	ldr	r1, [pc, #436]	; (8009094 <cppLoop+0x18bc>)
 8008ede:	486c      	ldr	r0, [pc, #432]	; (8009090 <cppLoop+0x18b8>)
 8008ee0:	f7f8 fc62 	bl	80017a8 <sd_write_array_float>
			line_trace.setMaxAccDec2(adj_acc2, adj_dec2);
 8008ee4:	4b67      	ldr	r3, [pc, #412]	; (8009084 <cppLoop+0x18ac>)
 8008ee6:	edd3 7a00 	vldr	s15, [r3]
 8008eea:	4b67      	ldr	r3, [pc, #412]	; (8009088 <cppLoop+0x18b0>)
 8008eec:	ed93 7a00 	vldr	s14, [r3]
 8008ef0:	eef0 0a47 	vmov.f32	s1, s14
 8008ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8008ef8:	4867      	ldr	r0, [pc, #412]	; (8009098 <cppLoop+0x18c0>)
 8008efa:	f7fa ff6e 	bl	8003dda <_ZN9LineTrace13setMaxAccDec2Eff>
			led.LR(-1, 0);
 8008efe:	2200      	movs	r2, #0
 8008f00:	f04f 31ff 	mov.w	r1, #4294967295
 8008f04:	485d      	ldr	r0, [pc, #372]	; (800907c <cppLoop+0x18a4>)
 8008f06:	f7f9 f985 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8008f0a:	f000 bc4d 	b.w	80097a8 <cppLoop+0x1fd0>

	case 9:
		led.fullColor('~');
 8008f0e:	217e      	movs	r1, #126	; 0x7e
 8008f10:	485a      	ldr	r0, [pc, #360]	; (800907c <cppLoop+0x18a4>)
 8008f12:	f7f9 f8c3 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8008f16:	f7f8 f8c3 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008f1a:	2100      	movs	r1, #0
 8008f1c:	2000      	movs	r0, #0
 8008f1e:	f7f8 f8cf 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8008f22:	485e      	ldr	r0, [pc, #376]	; (800909c <cppLoop+0x18c4>)
 8008f24:	f7f8 f8f6 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008f28:	2101      	movs	r1, #1
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	f7f8 f8c8 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8008f30:	485b      	ldr	r0, [pc, #364]	; (80090a0 <cppLoop+0x18c8>)
 8008f32:	f7f8 f8ef 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8008f36:	4850      	ldr	r0, [pc, #320]	; (8009078 <cppLoop+0x18a0>)
 8008f38:	f7f9 f84c 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	bf0c      	ite	eq
 8008f42:	2301      	moveq	r3, #1
 8008f44:	2300      	movne	r3, #0
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	f000 842f 	beq.w	80097ac <cppLoop+0x1fd4>
			led.LR(-1, 1);
 8008f4e:	2201      	movs	r2, #1
 8008f50:	f04f 31ff 	mov.w	r1, #4294967295
 8008f54:	4849      	ldr	r0, [pc, #292]	; (800907c <cppLoop+0x18a4>)
 8008f56:	f7f9 f95d 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8008f5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008f5e:	f000 fd5b 	bl	8009a18 <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8008f62:	ed9f 0a50 	vldr	s0, [pc, #320]	; 80090a4 <cppLoop+0x18cc>
 8008f66:	484c      	ldr	r0, [pc, #304]	; (8009098 <cppLoop+0x18c0>)
 8008f68:	f7fa fe6e 	bl	8003c48 <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8008f6c:	484a      	ldr	r0, [pc, #296]	; (8009098 <cppLoop+0x18c0>)
 8008f6e:	f7fb f8cf 	bl	8004110 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8008f72:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008f76:	f000 fd4f 	bl	8009a18 <HAL_Delay>

			led.fullColor('R');
 8008f7a:	2152      	movs	r1, #82	; 0x52
 8008f7c:	483f      	ldr	r0, [pc, #252]	; (800907c <cppLoop+0x18a4>)
 8008f7e:	f7f9 f88d 	bl	800209c <_ZN3LED9fullColorEc>
			encoder.clearDistance10mm();
 8008f82:	4849      	ldr	r0, [pc, #292]	; (80090a8 <cppLoop+0x18d0>)
 8008f84:	f7f8 fb62 	bl	800164c <_ZN7Encoder17clearDistance10mmEv>
			//encoder.clearDistance();

			HAL_Delay(10000);
 8008f88:	f242 7010 	movw	r0, #10000	; 0x2710
 8008f8c:	f000 fd44 	bl	8009a18 <HAL_Delay>

			line_trace.stop();
 8008f90:	4841      	ldr	r0, [pc, #260]	; (8009098 <cppLoop+0x18c0>)
 8008f92:	f7fb f969 	bl	8004268 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8008f96:	4945      	ldr	r1, [pc, #276]	; (80090ac <cppLoop+0x18d4>)
 8008f98:	4845      	ldr	r0, [pc, #276]	; (80090b0 <cppLoop+0x18d8>)
 8008f9a:	f7f8 fb90 	bl	80016be <user_fopen>
			float d = encoder.getDistance();
 8008f9e:	4842      	ldr	r0, [pc, #264]	; (80090a8 <cppLoop+0x18d0>)
 8008fa0:	f7f8 fb18 	bl	80015d4 <_ZN7Encoder11getDistanceEv>
 8008fa4:	eef0 7a40 	vmov.f32	s15, s0
 8008fa8:	edc7 7a01 	vstr	s15, [r7, #4]
			sd_write_float(1, &d, ADD_WRITE);
 8008fac:	1d3b      	adds	r3, r7, #4
 8008fae:	2201      	movs	r2, #1
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	2001      	movs	r0, #1
 8008fb4:	f7f8 fba6 	bl	8001704 <sd_write_float>
			user_fclose();
 8008fb8:	f7f8 fb94 	bl	80016e4 <user_fclose>

			led.LR(-1, 0);
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f04f 31ff 	mov.w	r1, #4294967295
 8008fc2:	482e      	ldr	r0, [pc, #184]	; (800907c <cppLoop+0x18a4>)
 8008fc4:	f7f9 f926 	bl	8002214 <_ZN3LED2LREaa>
		}
		break;
 8008fc8:	e3f0      	b.n	80097ac <cppLoop+0x1fd4>

	case 10:
		led.fullColor('~');
 8008fca:	217e      	movs	r1, #126	; 0x7e
 8008fcc:	482b      	ldr	r0, [pc, #172]	; (800907c <cppLoop+0x18a4>)
 8008fce:	f7f9 f865 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8008fd2:	f7f8 f865 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8008fd6:	2100      	movs	r1, #0
 8008fd8:	2000      	movs	r0, #0
 8008fda:	f7f8 f871 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 8008fde:	4835      	ldr	r0, [pc, #212]	; (80090b4 <cppLoop+0x18dc>)
 8008fe0:	f7f8 f898 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8008fe4:	2101      	movs	r1, #1
 8008fe6:	2000      	movs	r0, #0
 8008fe8:	f7f8 f86a 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 8008fec:	4832      	ldr	r0, [pc, #200]	; (80090b8 <cppLoop+0x18e0>)
 8008fee:	f7f8 f891 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 8008ff2:	4821      	ldr	r0, [pc, #132]	; (8009078 <cppLoop+0x18a0>)
 8008ff4:	f7f8 ffee 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	bf0c      	ite	eq
 8008ffe:	2301      	moveq	r3, #1
 8009000:	2300      	movne	r3, #0
 8009002:	b2db      	uxtb	r3, r3
 8009004:	2b00      	cmp	r3, #0
 8009006:	f000 83d3 	beq.w	80097b0 <cppLoop+0x1fd8>
			HAL_Delay(500);
 800900a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800900e:	f000 fd03 	bl	8009a18 <HAL_Delay>
			led.LR(-1, 1);
 8009012:	2201      	movs	r2, #1
 8009014:	f04f 31ff 	mov.w	r1, #4294967295
 8009018:	4818      	ldr	r0, [pc, #96]	; (800907c <cppLoop+0x18a4>)
 800901a:	f7f9 f8fb 	bl	8002214 <_ZN3LED2LREaa>

			line_trace.setMode(THIRD_RUNNING);
 800901e:	2102      	movs	r1, #2
 8009020:	481d      	ldr	r0, [pc, #116]	; (8009098 <cppLoop+0x18c0>)
 8009022:	f7fb f863 	bl	80040ec <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_max_velocity2);
 8009026:	4b25      	ldr	r3, [pc, #148]	; (80090bc <cppLoop+0x18e4>)
 8009028:	edd3 7a00 	vldr	s15, [r3]
 800902c:	eeb0 0a67 	vmov.f32	s0, s15
 8009030:	4819      	ldr	r0, [pc, #100]	; (8009098 <cppLoop+0x18c0>)
 8009032:	f7fa fe18 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 8009036:	4b21      	ldr	r3, [pc, #132]	; (80090bc <cppLoop+0x18e4>)
 8009038:	edd3 7a00 	vldr	s15, [r3]
 800903c:	eeb0 0a67 	vmov.f32	s0, s15
 8009040:	4815      	ldr	r0, [pc, #84]	; (8009098 <cppLoop+0x18c0>)
 8009042:	f7fa fe20 	bl	8003c86 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 8009046:	4b1d      	ldr	r3, [pc, #116]	; (80090bc <cppLoop+0x18e4>)
 8009048:	edd3 7a00 	vldr	s15, [r3]
 800904c:	eeb0 0a67 	vmov.f32	s0, s15
 8009050:	4811      	ldr	r0, [pc, #68]	; (8009098 <cppLoop+0x18c0>)
 8009052:	f7fa fe38 	bl	8003cc6 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009056:	4810      	ldr	r0, [pc, #64]	; (8009098 <cppLoop+0x18c0>)
 8009058:	f7fb fa56 	bl	8004508 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			led.LR(-1, 0);
 800905c:	2200      	movs	r2, #0
 800905e:	f04f 31ff 	mov.w	r1, #4294967295
 8009062:	4806      	ldr	r0, [pc, #24]	; (800907c <cppLoop+0x18a4>)
 8009064:	f7f9 f8d6 	bl	8002214 <_ZN3LED2LREaa>
		}

		break;
 8009068:	e3a2      	b.n	80097b0 <cppLoop+0x1fd8>
 800906a:	bf00      	nop
 800906c:	f3af 8000 	nop.w
 8009070:	9999999a 	.word	0x9999999a
 8009074:	3fb99999 	.word	0x3fb99999
 8009078:	2000053c 	.word	0x2000053c
 800907c:	20000548 	.word	0x20000548
 8009080:	20048114 	.word	0x20048114
 8009084:	20048184 	.word	0x20048184
 8009088:	2004818c 	.word	0x2004818c
 800908c:	08018b7c 	.word	0x08018b7c
 8009090:	08018a80 	.word	0x08018a80
 8009094:	08018b88 	.word	0x08018b88
 8009098:	2002389c 	.word	0x2002389c
 800909c:	08018b94 	.word	0x08018b94
 80090a0:	08018b9c 	.word	0x08018b9c
 80090a4:	00000000 	.word	0x00000000
 80090a8:	200237f8 	.word	0x200237f8
 80090ac:	08018ba8 	.word	0x08018ba8
 80090b0:	08018bb0 	.word	0x08018bb0
 80090b4:	08018bbc 	.word	0x08018bbc
 80090b8:	08018bc8 	.word	0x08018bc8
 80090bc:	2004815c 	.word	0x2004815c

	case 11:
		led.fullColor('~');
 80090c0:	217e      	movs	r1, #126	; 0x7e
 80090c2:	48bc      	ldr	r0, [pc, #752]	; (80093b4 <cppLoop+0x1bdc>)
 80090c4:	f7f8 ffea 	bl	800209c <_ZN3LED9fullColorEc>

lcd_clear();
 80090c8:	f7f7 ffea 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80090cc:	2100      	movs	r1, #0
 80090ce:	2000      	movs	r0, #0
 80090d0:	f7f7 fff6 	bl	80010c0 <lcd_locate>
		lcd_printf("ESC");
 80090d4:	48b8      	ldr	r0, [pc, #736]	; (80093b8 <cppLoop+0x1be0>)
 80090d6:	f7f8 f81d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80090da:	2101      	movs	r1, #1
 80090dc:	2000      	movs	r0, #0
 80090de:	f7f7 ffef 	bl	80010c0 <lcd_locate>
		lcd_printf("TEST");
 80090e2:	48b6      	ldr	r0, [pc, #728]	; (80093bc <cppLoop+0x1be4>)
 80090e4:	f7f8 f816 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 80090e8:	48b5      	ldr	r0, [pc, #724]	; (80093c0 <cppLoop+0x1be8>)
 80090ea:	f7f8 ff73 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80090ee:	4603      	mov	r3, r0
 80090f0:	2b02      	cmp	r3, #2
 80090f2:	bf0c      	ite	eq
 80090f4:	2301      	moveq	r3, #1
 80090f6:	2300      	movne	r3, #0
 80090f8:	b2db      	uxtb	r3, r3
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f000 835a 	beq.w	80097b4 <cppLoop+0x1fdc>
			HAL_Delay(1000);
 8009100:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009104:	f000 fc88 	bl	8009a18 <HAL_Delay>
			led.LR(-1, 1);
 8009108:	2201      	movs	r2, #1
 800910a:	f04f 31ff 	mov.w	r1, #4294967295
 800910e:	48a9      	ldr	r0, [pc, #676]	; (80093b4 <cppLoop+0x1bdc>)
 8009110:	f7f9 f880 	bl	8002214 <_ZN3LED2LREaa>

			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 8009114:	eddf 1aab 	vldr	s3, [pc, #684]	; 80093c4 <cppLoop+0x1bec>
 8009118:	ed9f 1aaa 	vldr	s2, [pc, #680]	; 80093c4 <cppLoop+0x1bec>
 800911c:	eddf 0aa9 	vldr	s1, [pc, #676]	; 80093c4 <cppLoop+0x1bec>
 8009120:	ed9f 0aa8 	vldr	s0, [pc, #672]	; 80093c4 <cppLoop+0x1bec>
 8009124:	48a8      	ldr	r0, [pc, #672]	; (80093c8 <cppLoop+0x1bf0>)
 8009126:	f7f8 f893 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(3000);
 800912a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800912e:	f000 fc73 	bl	8009a18 <HAL_Delay>
			esc.off();
 8009132:	48a5      	ldr	r0, [pc, #660]	; (80093c8 <cppLoop+0x1bf0>)
 8009134:	f7f8 f926 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(-1, 0);
 8009138:	2200      	movs	r2, #0
 800913a:	f04f 31ff 	mov.w	r1, #4294967295
 800913e:	489d      	ldr	r0, [pc, #628]	; (80093b4 <cppLoop+0x1bdc>)
 8009140:	f7f9 f868 	bl	8002214 <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}
		*/

		break;
 8009144:	e336      	b.n	80097b4 <cppLoop+0x1fdc>

	case 12:
		led.fullColor('~');
 8009146:	217e      	movs	r1, #126	; 0x7e
 8009148:	489a      	ldr	r0, [pc, #616]	; (80093b4 <cppLoop+0x1bdc>)
 800914a:	f7f8 ffa7 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 800914e:	f7f7 ffa7 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009152:	2100      	movs	r1, #0
 8009154:	2000      	movs	r0, #0
 8009156:	f7f7 ffb3 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 800915a:	489c      	ldr	r0, [pc, #624]	; (80093cc <cppLoop+0x1bf4>)
 800915c:	f7f7 ffda 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009160:	2101      	movs	r1, #1
 8009162:	2000      	movs	r0, #0
 8009164:	f7f7 ffac 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 8009168:	4899      	ldr	r0, [pc, #612]	; (80093d0 <cppLoop+0x1bf8>)
 800916a:	f7f7 ffd3 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800916e:	4894      	ldr	r0, [pc, #592]	; (80093c0 <cppLoop+0x1be8>)
 8009170:	f7f8 ff30 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8009174:	4603      	mov	r3, r0
 8009176:	2b02      	cmp	r3, #2
 8009178:	bf0c      	ite	eq
 800917a:	2301      	moveq	r3, #1
 800917c:	2300      	movne	r3, #0
 800917e:	b2db      	uxtb	r3, r3
 8009180:	2b00      	cmp	r3, #0
 8009182:	f000 8319 	beq.w	80097b8 <cppLoop+0x1fe0>
			HAL_Delay(1500);
 8009186:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800918a:	f000 fc45 	bl	8009a18 <HAL_Delay>
			led.LR(-1, 1);
 800918e:	2201      	movs	r2, #1
 8009190:	f04f 31ff 	mov.w	r1, #4294967295
 8009194:	4887      	ldr	r0, [pc, #540]	; (80093b4 <cppLoop+0x1bdc>)
 8009196:	f7f9 f83d 	bl	8002214 <_ZN3LED2LREaa>

			HAL_Delay(3000);
 800919a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800919e:	f000 fc3b 	bl	8009a18 <HAL_Delay>
			esc.on(BLDC_POWER, BLDC_POWER, BLDC_POWER, BLDC_POWER);
 80091a2:	eddf 1a88 	vldr	s3, [pc, #544]	; 80093c4 <cppLoop+0x1bec>
 80091a6:	ed9f 1a87 	vldr	s2, [pc, #540]	; 80093c4 <cppLoop+0x1bec>
 80091aa:	eddf 0a86 	vldr	s1, [pc, #536]	; 80093c4 <cppLoop+0x1bec>
 80091ae:	ed9f 0a85 	vldr	s0, [pc, #532]	; 80093c4 <cppLoop+0x1bec>
 80091b2:	4885      	ldr	r0, [pc, #532]	; (80093c8 <cppLoop+0x1bf0>)
 80091b4:	f7f8 f84c 	bl	8001250 <_ZN3ESC2onEffff>
			HAL_Delay(1000);
 80091b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80091bc:	f000 fc2c 	bl	8009a18 <HAL_Delay>

			logger.start();
 80091c0:	4884      	ldr	r0, [pc, #528]	; (80093d4 <cppLoop+0x1bfc>)
 80091c2:	f7fb fcc3 	bl	8004b4c <_ZN6Logger5startEv>
			velocity_ctrl.start();
 80091c6:	4884      	ldr	r0, [pc, #528]	; (80093d8 <cppLoop+0x1c00>)
 80091c8:	f7fc fcab 	bl	8005b22 <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 80091cc:	eddf 0a83 	vldr	s1, [pc, #524]	; 80093dc <cppLoop+0x1c04>
 80091d0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80091d4:	4880      	ldr	r0, [pc, #512]	; (80093d8 <cppLoop+0x1c00>)
 80091d6:	f7fc fc37 	bl	8005a48 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 80091da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80091de:	f000 fc1b 	bl	8009a18 <HAL_Delay>

			logger.stop();
 80091e2:	487c      	ldr	r0, [pc, #496]	; (80093d4 <cppLoop+0x1bfc>)
 80091e4:	f7fb fcd1 	bl	8004b8a <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 80091e8:	487b      	ldr	r0, [pc, #492]	; (80093d8 <cppLoop+0x1c00>)
 80091ea:	f7fc fcad 	bl	8005b48 <_ZN12VelocityCtrl4stopEv>
			esc.off();
 80091ee:	4876      	ldr	r0, [pc, #472]	; (80093c8 <cppLoop+0x1bf0>)
 80091f0:	f7f8 f8c8 	bl	8001384 <_ZN3ESC3offEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 80091f4:	4a7a      	ldr	r2, [pc, #488]	; (80093e0 <cppLoop+0x1c08>)
 80091f6:	497b      	ldr	r1, [pc, #492]	; (80093e4 <cppLoop+0x1c0c>)
 80091f8:	4876      	ldr	r0, [pc, #472]	; (80093d4 <cppLoop+0x1bfc>)
 80091fa:	f7fb fba2 	bl	8004942 <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80091fe:	2200      	movs	r2, #0
 8009200:	f04f 31ff 	mov.w	r1, #4294967295
 8009204:	486b      	ldr	r0, [pc, #428]	; (80093b4 <cppLoop+0x1bdc>)
 8009206:	f7f9 f805 	bl	8002214 <_ZN3LED2LREaa>
		}
		break;
 800920a:	e2d5      	b.n	80097b8 <cppLoop+0x1fe0>

	case 13:

		led.fullColor('W');
 800920c:	2157      	movs	r1, #87	; 0x57
 800920e:	4869      	ldr	r0, [pc, #420]	; (80093b4 <cppLoop+0x1bdc>)
 8009210:	f7f8 ff44 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 8009214:	f7f7 ff44 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009218:	2100      	movs	r1, #0
 800921a:	2000      	movs	r0, #0
 800921c:	f7f7 ff50 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun2    ");
 8009220:	4871      	ldr	r0, [pc, #452]	; (80093e8 <cppLoop+0x1c10>)
 8009222:	f7f7 ff77 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8009226:	2101      	movs	r1, #1
 8009228:	2000      	movs	r0, #0
 800922a:	f7f7 ff49 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity2);
 800922e:	4b6f      	ldr	r3, [pc, #444]	; (80093ec <cppLoop+0x1c14>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4618      	mov	r0, r3
 8009234:	f7f7 f9a0 	bl	8000578 <__aeabi_f2d>
 8009238:	4603      	mov	r3, r0
 800923a:	460c      	mov	r4, r1
 800923c:	461a      	mov	r2, r3
 800923e:	4623      	mov	r3, r4
 8009240:	486b      	ldr	r0, [pc, #428]	; (80093f0 <cppLoop+0x1c18>)
 8009242:	f7f7 ff67 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8009246:	485e      	ldr	r0, [pc, #376]	; (80093c0 <cppLoop+0x1be8>)
 8009248:	f7f8 fec4 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 800924c:	4603      	mov	r3, r0
 800924e:	2b02      	cmp	r3, #2
 8009250:	bf0c      	ite	eq
 8009252:	2301      	moveq	r3, #1
 8009254:	2300      	movne	r3, #0
 8009256:	b2db      	uxtb	r3, r3
 8009258:	2b00      	cmp	r3, #0
 800925a:	f000 82af 	beq.w	80097bc <cppLoop+0x1fe4>
			HAL_Delay(500);
 800925e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009262:	f000 fbd9 	bl	8009a18 <HAL_Delay>

			led.LR(1, -1);
 8009266:	f04f 32ff 	mov.w	r2, #4294967295
 800926a:	2101      	movs	r1, #1
 800926c:	4851      	ldr	r0, [pc, #324]	; (80093b4 <cppLoop+0x1bdc>)
 800926e:	f7f8 ffd1 	bl	8002214 <_ZN3LED2LREaa>
			line_trace.setMode(THIRD_RUNNING);
 8009272:	2102      	movs	r1, #2
 8009274:	485f      	ldr	r0, [pc, #380]	; (80093f4 <cppLoop+0x1c1c>)
 8009276:	f7fa ff39 	bl	80040ec <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity2);
 800927a:	4b5f      	ldr	r3, [pc, #380]	; (80093f8 <cppLoop+0x1c20>)
 800927c:	edd3 7a00 	vldr	s15, [r3]
 8009280:	eeb0 0a67 	vmov.f32	s0, s15
 8009284:	485b      	ldr	r0, [pc, #364]	; (80093f4 <cppLoop+0x1c1c>)
 8009286:	f7fa fcee 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity2);
 800928a:	4b58      	ldr	r3, [pc, #352]	; (80093ec <cppLoop+0x1c14>)
 800928c:	edd3 7a00 	vldr	s15, [r3]
 8009290:	eeb0 0a67 	vmov.f32	s0, s15
 8009294:	4857      	ldr	r0, [pc, #348]	; (80093f4 <cppLoop+0x1c1c>)
 8009296:	f7fa fcf6 	bl	8003c86 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_max_velocity2);
 800929a:	4b54      	ldr	r3, [pc, #336]	; (80093ec <cppLoop+0x1c14>)
 800929c:	edd3 7a00 	vldr	s15, [r3]
 80092a0:	eeb0 0a67 	vmov.f32	s0, s15
 80092a4:	4853      	ldr	r0, [pc, #332]	; (80093f4 <cppLoop+0x1c1c>)
 80092a6:	f7fa fd0e 	bl	8003cc6 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 80092aa:	4852      	ldr	r0, [pc, #328]	; (80093f4 <cppLoop+0x1c1c>)
 80092ac:	f7fb f92c 	bl	8004508 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			//HAL_Delay(3000);
			//esc.on(BLDC_POWER*1.2, BLDC_POWER, BLDC_POWER, BLDC_POWER);
			HAL_Delay(1000);
 80092b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80092b4:	f000 fbb0 	bl	8009a18 <HAL_Delay>

			line_trace.running();
 80092b8:	484e      	ldr	r0, [pc, #312]	; (80093f4 <cppLoop+0x1c1c>)
 80092ba:	f7fa ff5b 	bl	8004174 <_ZN9LineTrace7runningEv>

			esc.off();
 80092be:	4842      	ldr	r0, [pc, #264]	; (80093c8 <cppLoop+0x1bf0>)
 80092c0:	f7f8 f860 	bl	8001384 <_ZN3ESC3offEv>

			led.LR(0, -1);
 80092c4:	f04f 32ff 	mov.w	r2, #4294967295
 80092c8:	2100      	movs	r1, #0
 80092ca:	483a      	ldr	r0, [pc, #232]	; (80093b4 <cppLoop+0x1bdc>)
 80092cc:	f7f8 ffa2 	bl	8002214 <_ZN3LED2LREaa>
			sys_ident.inOutputSave();

			led.LR(-1, 0);
		}
		*/
		break;
 80092d0:	e274      	b.n	80097bc <cppLoop+0x1fe4>

	case 14:
		led.fullColor('W');
 80092d2:	2157      	movs	r1, #87	; 0x57
 80092d4:	4837      	ldr	r0, [pc, #220]	; (80093b4 <cppLoop+0x1bdc>)
 80092d6:	f7f8 fee1 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 80092da:	f7f7 fee1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80092de:	2100      	movs	r1, #0
 80092e0:	2000      	movs	r0, #0
 80092e2:	f7f7 feed 	bl	80010c0 <lcd_locate>
		lcd_printf("LogRun1    ");
 80092e6:	4845      	ldr	r0, [pc, #276]	; (80093fc <cppLoop+0x1c24>)
 80092e8:	f7f7 ff14 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 80092ec:	2101      	movs	r1, #1
 80092ee:	2000      	movs	r0, #0
 80092f0:	f7f7 fee6 	bl	80010c0 <lcd_locate>
		lcd_printf("Start%3.1f", adj_max_velocity);
 80092f4:	4b42      	ldr	r3, [pc, #264]	; (8009400 <cppLoop+0x1c28>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	4618      	mov	r0, r3
 80092fa:	f7f7 f93d 	bl	8000578 <__aeabi_f2d>
 80092fe:	4603      	mov	r3, r0
 8009300:	460c      	mov	r4, r1
 8009302:	461a      	mov	r2, r3
 8009304:	4623      	mov	r3, r4
 8009306:	483a      	ldr	r0, [pc, #232]	; (80093f0 <cppLoop+0x1c18>)
 8009308:	f7f7 ff04 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800930c:	482c      	ldr	r0, [pc, #176]	; (80093c0 <cppLoop+0x1be8>)
 800930e:	f7f8 fe61 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8009312:	4603      	mov	r3, r0
 8009314:	2b02      	cmp	r3, #2
 8009316:	bf0c      	ite	eq
 8009318:	2301      	moveq	r3, #1
 800931a:	2300      	movne	r3, #0
 800931c:	b2db      	uxtb	r3, r3
 800931e:	2b00      	cmp	r3, #0
 8009320:	f000 824e 	beq.w	80097c0 <cppLoop+0x1fe8>
			HAL_Delay(500);
 8009324:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009328:	f000 fb76 	bl	8009a18 <HAL_Delay>

			led.LR(1, -1);
 800932c:	f04f 32ff 	mov.w	r2, #4294967295
 8009330:	2101      	movs	r1, #1
 8009332:	4820      	ldr	r0, [pc, #128]	; (80093b4 <cppLoop+0x1bdc>)
 8009334:	f7f8 ff6e 	bl	8002214 <_ZN3LED2LREaa>
			line_trace.setMode(SECOND_RUNNING);
 8009338:	2101      	movs	r1, #1
 800933a:	482e      	ldr	r0, [pc, #184]	; (80093f4 <cppLoop+0x1c1c>)
 800933c:	f7fa fed6 	bl	80040ec <_ZN9LineTrace7setModeEs>
			line_trace.setTargetVelocity(adj_min_velocity);
 8009340:	4b30      	ldr	r3, [pc, #192]	; (8009404 <cppLoop+0x1c2c>)
 8009342:	edd3 7a00 	vldr	s15, [r3]
 8009346:	eeb0 0a67 	vmov.f32	s0, s15
 800934a:	482a      	ldr	r0, [pc, #168]	; (80093f4 <cppLoop+0x1c1c>)
 800934c:	f7fa fc8b 	bl	8003c66 <_ZN9LineTrace17setTargetVelocityEf>
			line_trace.setMaxVelocity(adj_max_velocity);
 8009350:	4b2b      	ldr	r3, [pc, #172]	; (8009400 <cppLoop+0x1c28>)
 8009352:	edd3 7a00 	vldr	s15, [r3]
 8009356:	eeb0 0a67 	vmov.f32	s0, s15
 800935a:	4826      	ldr	r0, [pc, #152]	; (80093f4 <cppLoop+0x1c1c>)
 800935c:	f7fa fc93 	bl	8003c86 <_ZN9LineTrace14setMaxVelocityEf>
			line_trace.setMinVelocity(adj_min_velocity);
 8009360:	4b28      	ldr	r3, [pc, #160]	; (8009404 <cppLoop+0x1c2c>)
 8009362:	edd3 7a00 	vldr	s15, [r3]
 8009366:	eeb0 0a67 	vmov.f32	s0, s15
 800936a:	4822      	ldr	r0, [pc, #136]	; (80093f4 <cppLoop+0x1c1c>)
 800936c:	f7fa fcab 	bl	8003cc6 <_ZN9LineTrace14setMinVelocityEf>
			line_trace.createVelocityTabeleFromSD();
 8009370:	4820      	ldr	r0, [pc, #128]	; (80093f4 <cppLoop+0x1c1c>)
 8009372:	f7fb f8c9 	bl	8004508 <_ZN9LineTrace26createVelocityTabeleFromSDEv>

			HAL_Delay(1000);
 8009376:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800937a:	f000 fb4d 	bl	8009a18 <HAL_Delay>

			logger.start();
 800937e:	4815      	ldr	r0, [pc, #84]	; (80093d4 <cppLoop+0x1bfc>)
 8009380:	f7fb fbe4 	bl	8004b4c <_ZN6Logger5startEv>

			line_trace.running();
 8009384:	481b      	ldr	r0, [pc, #108]	; (80093f4 <cppLoop+0x1c1c>)
 8009386:	f7fa fef5 	bl	8004174 <_ZN9LineTrace7runningEv>

			logger.stop();
 800938a:	4812      	ldr	r0, [pc, #72]	; (80093d4 <cppLoop+0x1bfc>)
 800938c:	f7fb fbfd 	bl	8004b8a <_ZN6Logger4stopEv>
			logger.saveLogs("STATELOG", "CURVEL.txt");
 8009390:	4a1d      	ldr	r2, [pc, #116]	; (8009408 <cppLoop+0x1c30>)
 8009392:	491e      	ldr	r1, [pc, #120]	; (800940c <cppLoop+0x1c34>)
 8009394:	480f      	ldr	r0, [pc, #60]	; (80093d4 <cppLoop+0x1bfc>)
 8009396:	f7fb fad4 	bl	8004942 <_ZN6Logger8saveLogsEPKcS1_>
			logger.saveLogs2("STATELOG", "TARVEL.txt");
 800939a:	4a1d      	ldr	r2, [pc, #116]	; (8009410 <cppLoop+0x1c38>)
 800939c:	491b      	ldr	r1, [pc, #108]	; (800940c <cppLoop+0x1c34>)
 800939e:	480d      	ldr	r0, [pc, #52]	; (80093d4 <cppLoop+0x1bfc>)
 80093a0:	f7fb fae3 	bl	800496a <_ZN6Logger9saveLogs2EPKcS1_>
;

			led.LR(0, -1);
 80093a4:	f04f 32ff 	mov.w	r2, #4294967295
 80093a8:	2100      	movs	r1, #0
 80093aa:	4802      	ldr	r0, [pc, #8]	; (80093b4 <cppLoop+0x1bdc>)
 80093ac:	f7f8 ff32 	bl	8002214 <_ZN3LED2LREaa>
		}

		break;
 80093b0:	e206      	b.n	80097c0 <cppLoop+0x1fe8>
 80093b2:	bf00      	nop
 80093b4:	20000548 	.word	0x20000548
 80093b8:	08018bd4 	.word	0x08018bd4
 80093bc:	08018bd8 	.word	0x08018bd8
 80093c0:	2000053c 	.word	0x2000053c
 80093c4:	3ea3d70a 	.word	0x3ea3d70a
 80093c8:	20023898 	.word	0x20023898
 80093cc:	08018be0 	.word	0x08018be0
 80093d0:	08018be4 	.word	0x08018be4
 80093d4:	2000056c 	.word	0x2000056c
 80093d8:	20023818 	.word	0x20023818
 80093dc:	00000000 	.word	0x00000000
 80093e0:	08018bf0 	.word	0x08018bf0
 80093e4:	08018bfc 	.word	0x08018bfc
 80093e8:	08018c08 	.word	0x08018c08
 80093ec:	2004815c 	.word	0x2004815c
 80093f0:	08018aac 	.word	0x08018aac
 80093f4:	2002389c 	.word	0x2002389c
 80093f8:	2004816c 	.word	0x2004816c
 80093fc:	08018c14 	.word	0x08018c14
 8009400:	20048154 	.word	0x20048154
 8009404:	20048164 	.word	0x20048164
 8009408:	08018ad0 	.word	0x08018ad0
 800940c:	08018ac4 	.word	0x08018ac4
 8009410:	08018ab8 	.word	0x08018ab8

	case 15:
		led.fullColor('W');
 8009414:	2157      	movs	r1, #87	; 0x57
 8009416:	48ac      	ldr	r0, [pc, #688]	; (80096c8 <cppLoop+0x1ef0>)
 8009418:	f7f8 fe40 	bl	800209c <_ZN3LED9fullColorEc>

		lcd_clear();
 800941c:	f7f7 fe40 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8009420:	2100      	movs	r1, #0
 8009422:	2000      	movs	r0, #0
 8009424:	f7f7 fe4c 	bl	80010c0 <lcd_locate>
		lcd_printf("Fast%4.2lf", abs(line_trace.getKp()*10000));
 8009428:	48a8      	ldr	r0, [pc, #672]	; (80096cc <cppLoop+0x1ef4>)
 800942a:	f7fa fb9a 	bl	8003b62 <_ZN9LineTrace5getKpEv>
 800942e:	eeb0 7a40 	vmov.f32	s14, s0
 8009432:	eddf 7aa7 	vldr	s15, [pc, #668]	; 80096d0 <cppLoop+0x1ef8>
 8009436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800943a:	eeb0 0a67 	vmov.f32	s0, s15
 800943e:	f7f9 f9ef 	bl	8002820 <_ZSt3absf>
 8009442:	ee10 3a10 	vmov	r3, s0
 8009446:	4618      	mov	r0, r3
 8009448:	f7f7 f896 	bl	8000578 <__aeabi_f2d>
 800944c:	4603      	mov	r3, r0
 800944e:	460c      	mov	r4, r1
 8009450:	461a      	mov	r2, r3
 8009452:	4623      	mov	r3, r4
 8009454:	489f      	ldr	r0, [pc, #636]	; (80096d4 <cppLoop+0x1efc>)
 8009456:	f7f7 fe5d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800945a:	2101      	movs	r1, #1
 800945c:	2000      	movs	r0, #0
 800945e:	f7f7 fe2f 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", abs(line_trace.getKi()*1000), abs(line_trace.getKd()*100000));
 8009462:	489a      	ldr	r0, [pc, #616]	; (80096cc <cppLoop+0x1ef4>)
 8009464:	f7fa fb8c 	bl	8003b80 <_ZN9LineTrace5getKiEv>
 8009468:	eeb0 7a40 	vmov.f32	s14, s0
 800946c:	eddf 7a9a 	vldr	s15, [pc, #616]	; 80096d8 <cppLoop+0x1f00>
 8009470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009474:	eeb0 0a67 	vmov.f32	s0, s15
 8009478:	f7f9 f9d2 	bl	8002820 <_ZSt3absf>
 800947c:	ee10 3a10 	vmov	r3, s0
 8009480:	4618      	mov	r0, r3
 8009482:	f7f7 f879 	bl	8000578 <__aeabi_f2d>
 8009486:	4605      	mov	r5, r0
 8009488:	460e      	mov	r6, r1
 800948a:	4890      	ldr	r0, [pc, #576]	; (80096cc <cppLoop+0x1ef4>)
 800948c:	f7fa fb87 	bl	8003b9e <_ZN9LineTrace5getKdEv>
 8009490:	eeb0 7a40 	vmov.f32	s14, s0
 8009494:	eddf 7a91 	vldr	s15, [pc, #580]	; 80096dc <cppLoop+0x1f04>
 8009498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800949c:	eeb0 0a67 	vmov.f32	s0, s15
 80094a0:	f7f9 f9be 	bl	8002820 <_ZSt3absf>
 80094a4:	ee10 3a10 	vmov	r3, s0
 80094a8:	4618      	mov	r0, r3
 80094aa:	f7f7 f865 	bl	8000578 <__aeabi_f2d>
 80094ae:	4603      	mov	r3, r0
 80094b0:	460c      	mov	r4, r1
 80094b2:	e9cd 3400 	strd	r3, r4, [sp]
 80094b6:	462a      	mov	r2, r5
 80094b8:	4633      	mov	r3, r6
 80094ba:	4889      	ldr	r0, [pc, #548]	; (80096e0 <cppLoop+0x1f08>)
 80094bc:	f7f7 fe2a 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_U){
 80094c0:	4888      	ldr	r0, [pc, #544]	; (80096e4 <cppLoop+0x1f0c>)
 80094c2:	f7f8 fd87 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80094c6:	4603      	mov	r3, r0
 80094c8:	2b08      	cmp	r3, #8
 80094ca:	bf0c      	ite	eq
 80094cc:	2301      	moveq	r3, #1
 80094ce:	2300      	movne	r3, #0
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d021      	beq.n	800951a <cppLoop+0x1d42>
			led.LR(-1, 1);
 80094d6:	2201      	movs	r2, #1
 80094d8:	f04f 31ff 	mov.w	r1, #4294967295
 80094dc:	487a      	ldr	r0, [pc, #488]	; (80096c8 <cppLoop+0x1ef0>)
 80094de:	f7f8 fe99 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80094e2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80094e6:	f000 fa97 	bl	8009a18 <HAL_Delay>

			selector++;
 80094ea:	4b7f      	ldr	r3, [pc, #508]	; (80096e8 <cppLoop+0x1f10>)
 80094ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	3301      	adds	r3, #1
 80094f4:	b29b      	uxth	r3, r3
 80094f6:	b21a      	sxth	r2, r3
 80094f8:	4b7b      	ldr	r3, [pc, #492]	; (80096e8 <cppLoop+0x1f10>)
 80094fa:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80094fc:	4b7a      	ldr	r3, [pc, #488]	; (80096e8 <cppLoop+0x1f10>)
 80094fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009502:	2b02      	cmp	r3, #2
 8009504:	dd02      	ble.n	800950c <cppLoop+0x1d34>
 8009506:	4b78      	ldr	r3, [pc, #480]	; (80096e8 <cppLoop+0x1f10>)
 8009508:	2200      	movs	r2, #0
 800950a:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 800950c:	2200      	movs	r2, #0
 800950e:	f04f 31ff 	mov.w	r1, #4294967295
 8009512:	486d      	ldr	r0, [pc, #436]	; (80096c8 <cppLoop+0x1ef0>)
 8009514:	f7f8 fe7e 	bl	8002214 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 8009518:	e154      	b.n	80097c4 <cppLoop+0x1fec>
		else if(joy_stick.getValue() == JOY_R){
 800951a:	4872      	ldr	r0, [pc, #456]	; (80096e4 <cppLoop+0x1f0c>)
 800951c:	f7f8 fd5a 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 8009520:	4603      	mov	r3, r0
 8009522:	2b10      	cmp	r3, #16
 8009524:	bf0c      	ite	eq
 8009526:	2301      	moveq	r3, #1
 8009528:	2300      	movne	r3, #0
 800952a:	b2db      	uxtb	r3, r3
 800952c:	2b00      	cmp	r3, #0
 800952e:	d058      	beq.n	80095e2 <cppLoop+0x1e0a>
			led.LR(-1, 1);
 8009530:	2201      	movs	r2, #1
 8009532:	f04f 31ff 	mov.w	r1, #4294967295
 8009536:	4864      	ldr	r0, [pc, #400]	; (80096c8 <cppLoop+0x1ef0>)
 8009538:	f7f8 fe6c 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800953c:	2064      	movs	r0, #100	; 0x64
 800953e:	f000 fa6b 	bl	8009a18 <HAL_Delay>
			if(selector == 0){
 8009542:	4b69      	ldr	r3, [pc, #420]	; (80096e8 <cppLoop+0x1f10>)
 8009544:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d113      	bne.n	8009574 <cppLoop+0x1d9c>
				adj_kp = adj_kp + 0.000001;
 800954c:	4b67      	ldr	r3, [pc, #412]	; (80096ec <cppLoop+0x1f14>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4618      	mov	r0, r3
 8009552:	f7f7 f811 	bl	8000578 <__aeabi_f2d>
 8009556:	a356      	add	r3, pc, #344	; (adr r3, 80096b0 <cppLoop+0x1ed8>)
 8009558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955c:	f7f6 feae 	bl	80002bc <__adddf3>
 8009560:	4603      	mov	r3, r0
 8009562:	460c      	mov	r4, r1
 8009564:	4618      	mov	r0, r3
 8009566:	4621      	mov	r1, r4
 8009568:	f7f7 fb56 	bl	8000c18 <__aeabi_d2f>
 800956c:	4602      	mov	r2, r0
 800956e:	4b5f      	ldr	r3, [pc, #380]	; (80096ec <cppLoop+0x1f14>)
 8009570:	601a      	str	r2, [r3, #0]
 8009572:	e02b      	b.n	80095cc <cppLoop+0x1df4>
			else if(selector == 1){
 8009574:	4b5c      	ldr	r3, [pc, #368]	; (80096e8 <cppLoop+0x1f10>)
 8009576:	f9b3 3000 	ldrsh.w	r3, [r3]
 800957a:	2b01      	cmp	r3, #1
 800957c:	d113      	bne.n	80095a6 <cppLoop+0x1dce>
				adj_ki = adj_ki + 0.00001;
 800957e:	4b5c      	ldr	r3, [pc, #368]	; (80096f0 <cppLoop+0x1f18>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4618      	mov	r0, r3
 8009584:	f7f6 fff8 	bl	8000578 <__aeabi_f2d>
 8009588:	a34b      	add	r3, pc, #300	; (adr r3, 80096b8 <cppLoop+0x1ee0>)
 800958a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800958e:	f7f6 fe95 	bl	80002bc <__adddf3>
 8009592:	4603      	mov	r3, r0
 8009594:	460c      	mov	r4, r1
 8009596:	4618      	mov	r0, r3
 8009598:	4621      	mov	r1, r4
 800959a:	f7f7 fb3d 	bl	8000c18 <__aeabi_d2f>
 800959e:	4602      	mov	r2, r0
 80095a0:	4b53      	ldr	r3, [pc, #332]	; (80096f0 <cppLoop+0x1f18>)
 80095a2:	601a      	str	r2, [r3, #0]
 80095a4:	e012      	b.n	80095cc <cppLoop+0x1df4>
				adj_kd = adj_kd + 0.0000001;
 80095a6:	4b53      	ldr	r3, [pc, #332]	; (80096f4 <cppLoop+0x1f1c>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4618      	mov	r0, r3
 80095ac:	f7f6 ffe4 	bl	8000578 <__aeabi_f2d>
 80095b0:	a343      	add	r3, pc, #268	; (adr r3, 80096c0 <cppLoop+0x1ee8>)
 80095b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b6:	f7f6 fe81 	bl	80002bc <__adddf3>
 80095ba:	4603      	mov	r3, r0
 80095bc:	460c      	mov	r4, r1
 80095be:	4618      	mov	r0, r3
 80095c0:	4621      	mov	r1, r4
 80095c2:	f7f7 fb29 	bl	8000c18 <__aeabi_d2f>
 80095c6:	4602      	mov	r2, r0
 80095c8:	4b4a      	ldr	r3, [pc, #296]	; (80096f4 <cppLoop+0x1f1c>)
 80095ca:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 80095cc:	2152      	movs	r1, #82	; 0x52
 80095ce:	483e      	ldr	r0, [pc, #248]	; (80096c8 <cppLoop+0x1ef0>)
 80095d0:	f7f8 fd64 	bl	800209c <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80095d4:	2200      	movs	r2, #0
 80095d6:	f04f 31ff 	mov.w	r1, #4294967295
 80095da:	483b      	ldr	r0, [pc, #236]	; (80096c8 <cppLoop+0x1ef0>)
 80095dc:	f7f8 fe1a 	bl	8002214 <_ZN3LED2LREaa>
		break;
 80095e0:	e0f0      	b.n	80097c4 <cppLoop+0x1fec>
		else if(joy_stick.getValue() == JOY_L){
 80095e2:	4840      	ldr	r0, [pc, #256]	; (80096e4 <cppLoop+0x1f0c>)
 80095e4:	f7f8 fcf6 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	bf0c      	ite	eq
 80095ee:	2301      	moveq	r3, #1
 80095f0:	2300      	movne	r3, #0
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d07f      	beq.n	80096f8 <cppLoop+0x1f20>
			led.LR(-1, 1);
 80095f8:	2201      	movs	r2, #1
 80095fa:	f04f 31ff 	mov.w	r1, #4294967295
 80095fe:	4832      	ldr	r0, [pc, #200]	; (80096c8 <cppLoop+0x1ef0>)
 8009600:	f7f8 fe08 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8009604:	2064      	movs	r0, #100	; 0x64
 8009606:	f000 fa07 	bl	8009a18 <HAL_Delay>
			if(selector == 0){
 800960a:	4b37      	ldr	r3, [pc, #220]	; (80096e8 <cppLoop+0x1f10>)
 800960c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d113      	bne.n	800963c <cppLoop+0x1e64>
				adj_kp = adj_kp - 0.000001;
 8009614:	4b35      	ldr	r3, [pc, #212]	; (80096ec <cppLoop+0x1f14>)
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4618      	mov	r0, r3
 800961a:	f7f6 ffad 	bl	8000578 <__aeabi_f2d>
 800961e:	a324      	add	r3, pc, #144	; (adr r3, 80096b0 <cppLoop+0x1ed8>)
 8009620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009624:	f7f6 fe48 	bl	80002b8 <__aeabi_dsub>
 8009628:	4603      	mov	r3, r0
 800962a:	460c      	mov	r4, r1
 800962c:	4618      	mov	r0, r3
 800962e:	4621      	mov	r1, r4
 8009630:	f7f7 faf2 	bl	8000c18 <__aeabi_d2f>
 8009634:	4602      	mov	r2, r0
 8009636:	4b2d      	ldr	r3, [pc, #180]	; (80096ec <cppLoop+0x1f14>)
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	e02b      	b.n	8009694 <cppLoop+0x1ebc>
			else if(selector == 1){
 800963c:	4b2a      	ldr	r3, [pc, #168]	; (80096e8 <cppLoop+0x1f10>)
 800963e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009642:	2b01      	cmp	r3, #1
 8009644:	d113      	bne.n	800966e <cppLoop+0x1e96>
				adj_ki = adj_ki - 0.00001;
 8009646:	4b2a      	ldr	r3, [pc, #168]	; (80096f0 <cppLoop+0x1f18>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4618      	mov	r0, r3
 800964c:	f7f6 ff94 	bl	8000578 <__aeabi_f2d>
 8009650:	a319      	add	r3, pc, #100	; (adr r3, 80096b8 <cppLoop+0x1ee0>)
 8009652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009656:	f7f6 fe2f 	bl	80002b8 <__aeabi_dsub>
 800965a:	4603      	mov	r3, r0
 800965c:	460c      	mov	r4, r1
 800965e:	4618      	mov	r0, r3
 8009660:	4621      	mov	r1, r4
 8009662:	f7f7 fad9 	bl	8000c18 <__aeabi_d2f>
 8009666:	4602      	mov	r2, r0
 8009668:	4b21      	ldr	r3, [pc, #132]	; (80096f0 <cppLoop+0x1f18>)
 800966a:	601a      	str	r2, [r3, #0]
 800966c:	e012      	b.n	8009694 <cppLoop+0x1ebc>
				adj_kd = adj_kd - 0.0000001;
 800966e:	4b21      	ldr	r3, [pc, #132]	; (80096f4 <cppLoop+0x1f1c>)
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4618      	mov	r0, r3
 8009674:	f7f6 ff80 	bl	8000578 <__aeabi_f2d>
 8009678:	a311      	add	r3, pc, #68	; (adr r3, 80096c0 <cppLoop+0x1ee8>)
 800967a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967e:	f7f6 fe1b 	bl	80002b8 <__aeabi_dsub>
 8009682:	4603      	mov	r3, r0
 8009684:	460c      	mov	r4, r1
 8009686:	4618      	mov	r0, r3
 8009688:	4621      	mov	r1, r4
 800968a:	f7f7 fac5 	bl	8000c18 <__aeabi_d2f>
 800968e:	4602      	mov	r2, r0
 8009690:	4b18      	ldr	r3, [pc, #96]	; (80096f4 <cppLoop+0x1f1c>)
 8009692:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 8009694:	2152      	movs	r1, #82	; 0x52
 8009696:	480c      	ldr	r0, [pc, #48]	; (80096c8 <cppLoop+0x1ef0>)
 8009698:	f7f8 fd00 	bl	800209c <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 800969c:	2200      	movs	r2, #0
 800969e:	f04f 31ff 	mov.w	r1, #4294967295
 80096a2:	4809      	ldr	r0, [pc, #36]	; (80096c8 <cppLoop+0x1ef0>)
 80096a4:	f7f8 fdb6 	bl	8002214 <_ZN3LED2LREaa>
		break;
 80096a8:	e08c      	b.n	80097c4 <cppLoop+0x1fec>
 80096aa:	bf00      	nop
 80096ac:	f3af 8000 	nop.w
 80096b0:	a0b5ed8d 	.word	0xa0b5ed8d
 80096b4:	3eb0c6f7 	.word	0x3eb0c6f7
 80096b8:	88e368f1 	.word	0x88e368f1
 80096bc:	3ee4f8b5 	.word	0x3ee4f8b5
 80096c0:	9abcaf48 	.word	0x9abcaf48
 80096c4:	3e7ad7f2 	.word	0x3e7ad7f2
 80096c8:	20000548 	.word	0x20000548
 80096cc:	2002389c 	.word	0x2002389c
 80096d0:	461c4000 	.word	0x461c4000
 80096d4:	08018c20 	.word	0x08018c20
 80096d8:	447a0000 	.word	0x447a0000
 80096dc:	47c35000 	.word	0x47c35000
 80096e0:	08018a64 	.word	0x08018a64
 80096e4:	2000053c 	.word	0x2000053c
 80096e8:	20048110 	.word	0x20048110
 80096ec:	2004811c 	.word	0x2004811c
 80096f0:	20048124 	.word	0x20048124
 80096f4:	2004812c 	.word	0x2004812c
		else if(joy_stick.getValue() == JOY_C){
 80096f8:	4836      	ldr	r0, [pc, #216]	; (80097d4 <cppLoop+0x1ffc>)
 80096fa:	f7f8 fc6b 	bl	8001fd4 <_ZN8JoyStick8getValueEv>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b02      	cmp	r3, #2
 8009702:	bf0c      	ite	eq
 8009704:	2301      	moveq	r3, #1
 8009706:	2300      	movne	r3, #0
 8009708:	b2db      	uxtb	r3, r3
 800970a:	2b00      	cmp	r3, #0
 800970c:	d05a      	beq.n	80097c4 <cppLoop+0x1fec>
			led.LR(-1, 1);
 800970e:	2201      	movs	r2, #1
 8009710:	f04f 31ff 	mov.w	r1, #4294967295
 8009714:	4830      	ldr	r0, [pc, #192]	; (80097d8 <cppLoop+0x2000>)
 8009716:	f7f8 fd7d 	bl	8002214 <_ZN3LED2LREaa>
			HAL_Delay(300);
 800971a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800971e:	f000 f97b 	bl	8009a18 <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 8009722:	2300      	movs	r3, #0
 8009724:	9300      	str	r3, [sp, #0]
 8009726:	4b2d      	ldr	r3, [pc, #180]	; (80097dc <cppLoop+0x2004>)
 8009728:	2201      	movs	r2, #1
 800972a:	492d      	ldr	r1, [pc, #180]	; (80097e0 <cppLoop+0x2008>)
 800972c:	482d      	ldr	r0, [pc, #180]	; (80097e4 <cppLoop+0x200c>)
 800972e:	f7f8 f83b 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 8009732:	2300      	movs	r3, #0
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	4b2c      	ldr	r3, [pc, #176]	; (80097e8 <cppLoop+0x2010>)
 8009738:	2201      	movs	r2, #1
 800973a:	492c      	ldr	r1, [pc, #176]	; (80097ec <cppLoop+0x2014>)
 800973c:	4829      	ldr	r0, [pc, #164]	; (80097e4 <cppLoop+0x200c>)
 800973e:	f7f8 f833 	bl	80017a8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 8009742:	2300      	movs	r3, #0
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	4b2a      	ldr	r3, [pc, #168]	; (80097f0 <cppLoop+0x2018>)
 8009748:	2201      	movs	r2, #1
 800974a:	492a      	ldr	r1, [pc, #168]	; (80097f4 <cppLoop+0x201c>)
 800974c:	4825      	ldr	r0, [pc, #148]	; (80097e4 <cppLoop+0x200c>)
 800974e:	f7f8 f82b 	bl	80017a8 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 8009752:	4b22      	ldr	r3, [pc, #136]	; (80097dc <cppLoop+0x2004>)
 8009754:	edd3 7a00 	vldr	s15, [r3]
 8009758:	4b23      	ldr	r3, [pc, #140]	; (80097e8 <cppLoop+0x2010>)
 800975a:	ed93 7a00 	vldr	s14, [r3]
 800975e:	4b24      	ldr	r3, [pc, #144]	; (80097f0 <cppLoop+0x2018>)
 8009760:	edd3 6a00 	vldr	s13, [r3]
 8009764:	eeb0 1a66 	vmov.f32	s2, s13
 8009768:	eef0 0a47 	vmov.f32	s1, s14
 800976c:	eeb0 0a67 	vmov.f32	s0, s15
 8009770:	4821      	ldr	r0, [pc, #132]	; (80097f8 <cppLoop+0x2020>)
 8009772:	f7fa f9dd 	bl	8003b30 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 8009776:	2200      	movs	r2, #0
 8009778:	f04f 31ff 	mov.w	r1, #4294967295
 800977c:	4816      	ldr	r0, [pc, #88]	; (80097d8 <cppLoop+0x2000>)
 800977e:	f7f8 fd49 	bl	8002214 <_ZN3LED2LREaa>
		break;
 8009782:	e01f      	b.n	80097c4 <cppLoop+0x1fec>

	default:
		break;
 8009784:	bf00      	nop
 8009786:	e01e      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 8009788:	bf00      	nop
 800978a:	e01c      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 800978c:	bf00      	nop
 800978e:	e01a      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 8009790:	bf00      	nop
 8009792:	e018      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 8009794:	bf00      	nop
 8009796:	e016      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 8009798:	bf00      	nop
 800979a:	e014      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 800979c:	bf00      	nop
 800979e:	e012      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097a0:	bf00      	nop
 80097a2:	e010      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097a4:	bf00      	nop
 80097a6:	e00e      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097a8:	bf00      	nop
 80097aa:	e00c      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097ac:	bf00      	nop
 80097ae:	e00a      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097b0:	bf00      	nop
 80097b2:	e008      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097b4:	bf00      	nop
 80097b6:	e006      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097b8:	bf00      	nop
 80097ba:	e004      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097bc:	bf00      	nop
 80097be:	e002      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097c0:	bf00      	nop
 80097c2:	e000      	b.n	80097c6 <cppLoop+0x1fee>
		break;
 80097c4:	bf00      	nop

	}

	HAL_Delay(30);
 80097c6:	201e      	movs	r0, #30
 80097c8:	f000 f926 	bl	8009a18 <HAL_Delay>

}
 80097cc:	bf00      	nop
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097d4:	2000053c 	.word	0x2000053c
 80097d8:	20000548 	.word	0x20000548
 80097dc:	2004811c 	.word	0x2004811c
 80097e0:	08018c2c 	.word	0x08018c2c
 80097e4:	08018a80 	.word	0x08018a80
 80097e8:	20048124 	.word	0x20048124
 80097ec:	08018c34 	.word	0x08018c34
 80097f0:	2004812c 	.word	0x2004812c
 80097f4:	08018c3c 	.word	0x08018c3c
 80097f8:	2002389c 	.word	0x2002389c

080097fc <_Z41__static_initialization_and_destruction_0ii>:

void prameterSttingMode()
{

}
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b088      	sub	sp, #32
 8009800:	af06      	add	r7, sp, #24
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	6039      	str	r1, [r7, #0]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	2b01      	cmp	r3, #1
 800980a:	d142      	bne.n	8009892 <_Z41__static_initialization_and_destruction_0ii+0x96>
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009812:	4293      	cmp	r3, r2
 8009814:	d13d      	bne.n	8009892 <_Z41__static_initialization_and_destruction_0ii+0x96>
LineSensor line_sensor;
 8009816:	4821      	ldr	r0, [pc, #132]	; (800989c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8009818:	f7f8 fd34 	bl	8002284 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 800981c:	4820      	ldr	r0, [pc, #128]	; (80098a0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800981e:	f7fb fcc7 	bl	80051b0 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 8009822:	4820      	ldr	r0, [pc, #128]	; (80098a4 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8009824:	f7f8 fbca 	bl	8001fbc <_ZN8JoyStickC1Ev>
Motor motor;
 8009828:	481f      	ldr	r0, [pc, #124]	; (80098a8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800982a:	f7fb f9bf 	bl	8004bac <_ZN5MotorC1Ev>
IMU imu;
 800982e:	481f      	ldr	r0, [pc, #124]	; (80098ac <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009830:	f7f8 f9d2 	bl	8001bd8 <_ZN3IMUC1Ev>
Logger logger;
 8009834:	481e      	ldr	r0, [pc, #120]	; (80098b0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009836:	f7fa ff57 	bl	80046e8 <_ZN6LoggerC1Ev>
Encoder encoder;
 800983a:	481e      	ldr	r0, [pc, #120]	; (80098b4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 800983c:	f7f7 fdc6 	bl	80013cc <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8009840:	4b1a      	ldr	r3, [pc, #104]	; (80098ac <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009842:	4a1c      	ldr	r2, [pc, #112]	; (80098b4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009844:	4918      	ldr	r1, [pc, #96]	; (80098a8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009846:	481c      	ldr	r0, [pc, #112]	; (80098b8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009848:	f7fb ffc8 	bl	80057dc <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 800984c:	4b1a      	ldr	r3, [pc, #104]	; (80098b8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 800984e:	4a17      	ldr	r2, [pc, #92]	; (80098ac <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009850:	4918      	ldr	r1, [pc, #96]	; (80098b4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009852:	481a      	ldr	r0, [pc, #104]	; (80098bc <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 8009854:	f7fb fa90 	bl	8004d78 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
ESC esc;
 8009858:	4819      	ldr	r0, [pc, #100]	; (80098c0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 800985a:	f7f7 fcbb 	bl	80011d4 <_ZN3ESCC1Ev>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger, &imu, &esc);
 800985e:	4b18      	ldr	r3, [pc, #96]	; (80098c0 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8009860:	9305      	str	r3, [sp, #20]
 8009862:	4b12      	ldr	r3, [pc, #72]	; (80098ac <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 8009864:	9304      	str	r3, [sp, #16]
 8009866:	4b12      	ldr	r3, [pc, #72]	; (80098b0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009868:	9303      	str	r3, [sp, #12]
 800986a:	4b14      	ldr	r3, [pc, #80]	; (80098bc <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 800986c:	9302      	str	r3, [sp, #8]
 800986e:	4b11      	ldr	r3, [pc, #68]	; (80098b4 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 8009870:	9301      	str	r3, [sp, #4]
 8009872:	4b0b      	ldr	r3, [pc, #44]	; (80098a0 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	4b10      	ldr	r3, [pc, #64]	; (80098b8 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 8009878:	4a08      	ldr	r2, [pc, #32]	; (800989c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800987a:	490b      	ldr	r1, [pc, #44]	; (80098a8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 800987c:	4811      	ldr	r0, [pc, #68]	; (80098c4 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 800987e:	f7f8 ffdf 	bl	8002840 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6LoggerP3IMUP3ESC>
SystemIdentification sys_ident(&logger, &motor);
 8009882:	4a09      	ldr	r2, [pc, #36]	; (80098a8 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8009884:	490a      	ldr	r1, [pc, #40]	; (80098b0 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 8009886:	4810      	ldr	r0, [pc, #64]	; (80098c8 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8009888:	f7fb fde0 	bl	800544c <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 800988c:	480f      	ldr	r0, [pc, #60]	; (80098cc <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 800988e:	f7fb fb21 	bl	8004ed4 <_ZN13PathFollowingC1Ev>
}
 8009892:	bf00      	nop
 8009894:	3708      	adds	r7, #8
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	bf00      	nop
 800989c:	20000238 	.word	0x20000238
 80098a0:	20000530 	.word	0x20000530
 80098a4:	2000053c 	.word	0x2000053c
 80098a8:	20000544 	.word	0x20000544
 80098ac:	20000558 	.word	0x20000558
 80098b0:	2000056c 	.word	0x2000056c
 80098b4:	200237f8 	.word	0x200237f8
 80098b8:	20023818 	.word	0x20023818
 80098bc:	20023858 	.word	0x20023858
 80098c0:	20023898 	.word	0x20023898
 80098c4:	2002389c 	.word	0x2002389c
 80098c8:	200307dc 	.word	0x200307dc
 80098cc:	200309e8 	.word	0x200309e8

080098d0 <_GLOBAL__sub_I_line_sensor>:
 80098d0:	b580      	push	{r7, lr}
 80098d2:	af00      	add	r7, sp, #0
 80098d4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80098d8:	2001      	movs	r0, #1
 80098da:	f7ff ff8f 	bl	80097fc <_Z41__static_initialization_and_destruction_0ii>
 80098de:	bd80      	pop	{r7, pc}

080098e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80098e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009918 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80098e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80098e6:	e003      	b.n	80098f0 <LoopCopyDataInit>

080098e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80098e8:	4b0c      	ldr	r3, [pc, #48]	; (800991c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80098ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80098ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80098ee:	3104      	adds	r1, #4

080098f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80098f0:	480b      	ldr	r0, [pc, #44]	; (8009920 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80098f2:	4b0c      	ldr	r3, [pc, #48]	; (8009924 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80098f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80098f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80098f8:	d3f6      	bcc.n	80098e8 <CopyDataInit>
  ldr  r2, =_sbss
 80098fa:	4a0b      	ldr	r2, [pc, #44]	; (8009928 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80098fc:	e002      	b.n	8009904 <LoopFillZerobss>

080098fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80098fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009900:	f842 3b04 	str.w	r3, [r2], #4

08009904 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009904:	4b09      	ldr	r3, [pc, #36]	; (800992c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009906:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009908:	d3f9      	bcc.n	80098fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800990a:	f7fd fe6b 	bl	80075e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800990e:	f00a fd7d 	bl	801440c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009912:	f7fc f9a5 	bl	8005c60 <main>
  bx  lr    
 8009916:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8009918:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 800991c:	08019058 	.word	0x08019058
  ldr  r0, =_sdata
 8009920:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009924:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8009928:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 800992c:	2004cb70 	.word	0x2004cb70

08009930 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009930:	e7fe      	b.n	8009930 <ADC_IRQHandler>
	...

08009934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8009938:	4b0e      	ldr	r3, [pc, #56]	; (8009974 <HAL_Init+0x40>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4a0d      	ldr	r2, [pc, #52]	; (8009974 <HAL_Init+0x40>)
 800993e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009942:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8009944:	4b0b      	ldr	r3, [pc, #44]	; (8009974 <HAL_Init+0x40>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a0a      	ldr	r2, [pc, #40]	; (8009974 <HAL_Init+0x40>)
 800994a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800994e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009950:	4b08      	ldr	r3, [pc, #32]	; (8009974 <HAL_Init+0x40>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	4a07      	ldr	r2, [pc, #28]	; (8009974 <HAL_Init+0x40>)
 8009956:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800995a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800995c:	2003      	movs	r0, #3
 800995e:	f000 fd51 	bl	800a404 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009962:	2000      	movs	r0, #0
 8009964:	f000 f808 	bl	8009978 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8009968:	f7fd f88c 	bl	8006a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	bd80      	pop	{r7, pc}
 8009972:	bf00      	nop
 8009974:	40023c00 	.word	0x40023c00

08009978 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009980:	4b12      	ldr	r3, [pc, #72]	; (80099cc <HAL_InitTick+0x54>)
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	4b12      	ldr	r3, [pc, #72]	; (80099d0 <HAL_InitTick+0x58>)
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	4619      	mov	r1, r3
 800998a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800998e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009992:	fbb2 f3f3 	udiv	r3, r2, r3
 8009996:	4618      	mov	r0, r3
 8009998:	f000 fd69 	bl	800a46e <HAL_SYSTICK_Config>
 800999c:	4603      	mov	r3, r0
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d001      	beq.n	80099a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	e00e      	b.n	80099c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2b0f      	cmp	r3, #15
 80099aa:	d80a      	bhi.n	80099c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80099ac:	2200      	movs	r2, #0
 80099ae:	6879      	ldr	r1, [r7, #4]
 80099b0:	f04f 30ff 	mov.w	r0, #4294967295
 80099b4:	f000 fd31 	bl	800a41a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80099b8:	4a06      	ldr	r2, [pc, #24]	; (80099d4 <HAL_InitTick+0x5c>)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80099be:	2300      	movs	r3, #0
 80099c0:	e000      	b.n	80099c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80099c2:	2301      	movs	r3, #1
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	20000000 	.word	0x20000000
 80099d0:	20000008 	.word	0x20000008
 80099d4:	20000004 	.word	0x20000004

080099d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80099d8:	b480      	push	{r7}
 80099da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80099dc:	4b06      	ldr	r3, [pc, #24]	; (80099f8 <HAL_IncTick+0x20>)
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	461a      	mov	r2, r3
 80099e2:	4b06      	ldr	r3, [pc, #24]	; (80099fc <HAL_IncTick+0x24>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4413      	add	r3, r2
 80099e8:	4a04      	ldr	r2, [pc, #16]	; (80099fc <HAL_IncTick+0x24>)
 80099ea:	6013      	str	r3, [r2, #0]
}
 80099ec:	bf00      	nop
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr
 80099f6:	bf00      	nop
 80099f8:	20000008 	.word	0x20000008
 80099fc:	2004aaf8 	.word	0x2004aaf8

08009a00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009a00:	b480      	push	{r7}
 8009a02:	af00      	add	r7, sp, #0
  return uwTick;
 8009a04:	4b03      	ldr	r3, [pc, #12]	; (8009a14 <HAL_GetTick+0x14>)
 8009a06:	681b      	ldr	r3, [r3, #0]
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr
 8009a12:	bf00      	nop
 8009a14:	2004aaf8 	.word	0x2004aaf8

08009a18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b084      	sub	sp, #16
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009a20:	f7ff ffee 	bl	8009a00 <HAL_GetTick>
 8009a24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a30:	d005      	beq.n	8009a3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009a32:	4b09      	ldr	r3, [pc, #36]	; (8009a58 <HAL_Delay+0x40>)
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	461a      	mov	r2, r3
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	4413      	add	r3, r2
 8009a3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009a3e:	bf00      	nop
 8009a40:	f7ff ffde 	bl	8009a00 <HAL_GetTick>
 8009a44:	4602      	mov	r2, r0
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	1ad3      	subs	r3, r2, r3
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	429a      	cmp	r2, r3
 8009a4e:	d8f7      	bhi.n	8009a40 <HAL_Delay+0x28>
  {
  }
}
 8009a50:	bf00      	nop
 8009a52:	3710      	adds	r7, #16
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}
 8009a58:	20000008 	.word	0x20000008

08009a5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b084      	sub	sp, #16
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009a64:	2300      	movs	r3, #0
 8009a66:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d101      	bne.n	8009a72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	e033      	b.n	8009ada <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d109      	bne.n	8009a8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f7fd f82a 	bl	8006ad4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a92:	f003 0310 	and.w	r3, r3, #16
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d118      	bne.n	8009acc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a9e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009aa2:	f023 0302 	bic.w	r3, r3, #2
 8009aa6:	f043 0202 	orr.w	r2, r3, #2
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fa5a 	bl	8009f68 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009abe:	f023 0303 	bic.w	r3, r3, #3
 8009ac2:	f043 0201 	orr.w	r2, r3, #1
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	641a      	str	r2, [r3, #64]	; 0x40
 8009aca:	e001      	b.n	8009ad0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8009acc:	2301      	movs	r3, #1
 8009ace:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8009ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
	...

08009ae4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b086      	sub	sp, #24
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8009af0:	2300      	movs	r3, #0
 8009af2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009afa:	2b01      	cmp	r3, #1
 8009afc:	d101      	bne.n	8009b02 <HAL_ADC_Start_DMA+0x1e>
 8009afe:	2302      	movs	r3, #2
 8009b00:	e0cc      	b.n	8009c9c <HAL_ADC_Start_DMA+0x1b8>
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2201      	movs	r2, #1
 8009b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	689b      	ldr	r3, [r3, #8]
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d018      	beq.n	8009b4a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	689a      	ldr	r2, [r3, #8]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f042 0201 	orr.w	r2, r2, #1
 8009b26:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8009b28:	4b5e      	ldr	r3, [pc, #376]	; (8009ca4 <HAL_ADC_Start_DMA+0x1c0>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a5e      	ldr	r2, [pc, #376]	; (8009ca8 <HAL_ADC_Start_DMA+0x1c4>)
 8009b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b32:	0c9a      	lsrs	r2, r3, #18
 8009b34:	4613      	mov	r3, r2
 8009b36:	005b      	lsls	r3, r3, #1
 8009b38:	4413      	add	r3, r2
 8009b3a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009b3c:	e002      	b.n	8009b44 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	3b01      	subs	r3, #1
 8009b42:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1f9      	bne.n	8009b3e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	f003 0301 	and.w	r3, r3, #1
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	f040 80a0 	bne.w	8009c9a <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b5e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8009b62:	f023 0301 	bic.w	r3, r3, #1
 8009b66:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	685b      	ldr	r3, [r3, #4]
 8009b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d007      	beq.n	8009b8c <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b80:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009b84:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009b94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b98:	d106      	bne.n	8009ba8 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b9e:	f023 0206 	bic.w	r2, r3, #6
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	645a      	str	r2, [r3, #68]	; 0x44
 8009ba6:	e002      	b.n	8009bae <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2200      	movs	r2, #0
 8009bac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009bb6:	4b3d      	ldr	r3, [pc, #244]	; (8009cac <HAL_ADC_Start_DMA+0x1c8>)
 8009bb8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bbe:	4a3c      	ldr	r2, [pc, #240]	; (8009cb0 <HAL_ADC_Start_DMA+0x1cc>)
 8009bc0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc6:	4a3b      	ldr	r2, [pc, #236]	; (8009cb4 <HAL_ADC_Start_DMA+0x1d0>)
 8009bc8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bce:	4a3a      	ldr	r2, [pc, #232]	; (8009cb8 <HAL_ADC_Start_DMA+0x1d4>)
 8009bd0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009bda:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	685a      	ldr	r2, [r3, #4]
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009bea:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	689a      	ldr	r2, [r3, #8]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009bfa:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	334c      	adds	r3, #76	; 0x4c
 8009c06:	4619      	mov	r1, r3
 8009c08:	68ba      	ldr	r2, [r7, #8]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f000 fcea 	bl	800a5e4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009c10:	697b      	ldr	r3, [r7, #20]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	f003 031f 	and.w	r3, r3, #31
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d12a      	bne.n	8009c72 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a26      	ldr	r2, [pc, #152]	; (8009cbc <HAL_ADC_Start_DMA+0x1d8>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d015      	beq.n	8009c52 <HAL_ADC_Start_DMA+0x16e>
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a25      	ldr	r2, [pc, #148]	; (8009cc0 <HAL_ADC_Start_DMA+0x1dc>)
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d105      	bne.n	8009c3c <HAL_ADC_Start_DMA+0x158>
 8009c30:	4b1e      	ldr	r3, [pc, #120]	; (8009cac <HAL_ADC_Start_DMA+0x1c8>)
 8009c32:	685b      	ldr	r3, [r3, #4]
 8009c34:	f003 031f 	and.w	r3, r3, #31
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d00a      	beq.n	8009c52 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a20      	ldr	r2, [pc, #128]	; (8009cc4 <HAL_ADC_Start_DMA+0x1e0>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d129      	bne.n	8009c9a <HAL_ADC_Start_DMA+0x1b6>
 8009c46:	4b19      	ldr	r3, [pc, #100]	; (8009cac <HAL_ADC_Start_DMA+0x1c8>)
 8009c48:	685b      	ldr	r3, [r3, #4]
 8009c4a:	f003 031f 	and.w	r3, r3, #31
 8009c4e:	2b0f      	cmp	r3, #15
 8009c50:	d823      	bhi.n	8009c9a <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	689b      	ldr	r3, [r3, #8]
 8009c58:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d11c      	bne.n	8009c9a <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	689a      	ldr	r2, [r3, #8]
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009c6e:	609a      	str	r2, [r3, #8]
 8009c70:	e013      	b.n	8009c9a <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4a11      	ldr	r2, [pc, #68]	; (8009cbc <HAL_ADC_Start_DMA+0x1d8>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d10e      	bne.n	8009c9a <HAL_ADC_Start_DMA+0x1b6>
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	689b      	ldr	r3, [r3, #8]
 8009c82:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d107      	bne.n	8009c9a <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	689a      	ldr	r2, [r3, #8]
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009c98:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8009c9a:	2300      	movs	r3, #0
}
 8009c9c:	4618      	mov	r0, r3
 8009c9e:	3718      	adds	r7, #24
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	20000000 	.word	0x20000000
 8009ca8:	431bde83 	.word	0x431bde83
 8009cac:	40012300 	.word	0x40012300
 8009cb0:	0800a161 	.word	0x0800a161
 8009cb4:	0800a21b 	.word	0x0800a21b
 8009cb8:	0800a237 	.word	0x0800a237
 8009cbc:	40012000 	.word	0x40012000
 8009cc0:	40012100 	.word	0x40012100
 8009cc4:	40012200 	.word	0x40012200

08009cc8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b083      	sub	sp, #12
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8009cd0:	bf00      	nop
 8009cd2:	370c      	adds	r7, #12
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b083      	sub	sp, #12
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8009ce4:	bf00      	nop
 8009ce6:	370c      	adds	r7, #12
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr

08009cf0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8009cf8:	bf00      	nop
 8009cfa:	370c      	adds	r7, #12
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d101      	bne.n	8009d20 <HAL_ADC_ConfigChannel+0x1c>
 8009d1c:	2302      	movs	r3, #2
 8009d1e:	e113      	b.n	8009f48 <HAL_ADC_ConfigChannel+0x244>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2201      	movs	r2, #1
 8009d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	2b09      	cmp	r3, #9
 8009d2e:	d925      	bls.n	8009d7c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68d9      	ldr	r1, [r3, #12]
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	4613      	mov	r3, r2
 8009d40:	005b      	lsls	r3, r3, #1
 8009d42:	4413      	add	r3, r2
 8009d44:	3b1e      	subs	r3, #30
 8009d46:	2207      	movs	r2, #7
 8009d48:	fa02 f303 	lsl.w	r3, r2, r3
 8009d4c:	43da      	mvns	r2, r3
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	400a      	ands	r2, r1
 8009d54:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68d9      	ldr	r1, [r3, #12]
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	689a      	ldr	r2, [r3, #8]
 8009d60:	683b      	ldr	r3, [r7, #0]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	b29b      	uxth	r3, r3
 8009d66:	4618      	mov	r0, r3
 8009d68:	4603      	mov	r3, r0
 8009d6a:	005b      	lsls	r3, r3, #1
 8009d6c:	4403      	add	r3, r0
 8009d6e:	3b1e      	subs	r3, #30
 8009d70:	409a      	lsls	r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	430a      	orrs	r2, r1
 8009d78:	60da      	str	r2, [r3, #12]
 8009d7a:	e022      	b.n	8009dc2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	6919      	ldr	r1, [r3, #16]
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	b29b      	uxth	r3, r3
 8009d88:	461a      	mov	r2, r3
 8009d8a:	4613      	mov	r3, r2
 8009d8c:	005b      	lsls	r3, r3, #1
 8009d8e:	4413      	add	r3, r2
 8009d90:	2207      	movs	r2, #7
 8009d92:	fa02 f303 	lsl.w	r3, r2, r3
 8009d96:	43da      	mvns	r2, r3
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	400a      	ands	r2, r1
 8009d9e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	6919      	ldr	r1, [r3, #16]
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	689a      	ldr	r2, [r3, #8]
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	b29b      	uxth	r3, r3
 8009db0:	4618      	mov	r0, r3
 8009db2:	4603      	mov	r3, r0
 8009db4:	005b      	lsls	r3, r3, #1
 8009db6:	4403      	add	r3, r0
 8009db8:	409a      	lsls	r2, r3
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	430a      	orrs	r2, r1
 8009dc0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	2b06      	cmp	r3, #6
 8009dc8:	d824      	bhi.n	8009e14 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	685a      	ldr	r2, [r3, #4]
 8009dd4:	4613      	mov	r3, r2
 8009dd6:	009b      	lsls	r3, r3, #2
 8009dd8:	4413      	add	r3, r2
 8009dda:	3b05      	subs	r3, #5
 8009ddc:	221f      	movs	r2, #31
 8009dde:	fa02 f303 	lsl.w	r3, r2, r3
 8009de2:	43da      	mvns	r2, r3
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	400a      	ands	r2, r1
 8009dea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	4618      	mov	r0, r3
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	685a      	ldr	r2, [r3, #4]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	3b05      	subs	r3, #5
 8009e06:	fa00 f203 	lsl.w	r2, r0, r3
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	430a      	orrs	r2, r1
 8009e10:	635a      	str	r2, [r3, #52]	; 0x34
 8009e12:	e04c      	b.n	8009eae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	2b0c      	cmp	r3, #12
 8009e1a:	d824      	bhi.n	8009e66 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	685a      	ldr	r2, [r3, #4]
 8009e26:	4613      	mov	r3, r2
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	4413      	add	r3, r2
 8009e2c:	3b23      	subs	r3, #35	; 0x23
 8009e2e:	221f      	movs	r2, #31
 8009e30:	fa02 f303 	lsl.w	r3, r2, r3
 8009e34:	43da      	mvns	r2, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	400a      	ands	r2, r1
 8009e3c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	685a      	ldr	r2, [r3, #4]
 8009e50:	4613      	mov	r3, r2
 8009e52:	009b      	lsls	r3, r3, #2
 8009e54:	4413      	add	r3, r2
 8009e56:	3b23      	subs	r3, #35	; 0x23
 8009e58:	fa00 f203 	lsl.w	r2, r0, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	430a      	orrs	r2, r1
 8009e62:	631a      	str	r2, [r3, #48]	; 0x30
 8009e64:	e023      	b.n	8009eae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	685a      	ldr	r2, [r3, #4]
 8009e70:	4613      	mov	r3, r2
 8009e72:	009b      	lsls	r3, r3, #2
 8009e74:	4413      	add	r3, r2
 8009e76:	3b41      	subs	r3, #65	; 0x41
 8009e78:	221f      	movs	r2, #31
 8009e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8009e7e:	43da      	mvns	r2, r3
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	400a      	ands	r2, r1
 8009e86:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	4618      	mov	r0, r3
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	685a      	ldr	r2, [r3, #4]
 8009e9a:	4613      	mov	r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	4413      	add	r3, r2
 8009ea0:	3b41      	subs	r3, #65	; 0x41
 8009ea2:	fa00 f203 	lsl.w	r2, r0, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	430a      	orrs	r2, r1
 8009eac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009eae:	4b29      	ldr	r3, [pc, #164]	; (8009f54 <HAL_ADC_ConfigChannel+0x250>)
 8009eb0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	4a28      	ldr	r2, [pc, #160]	; (8009f58 <HAL_ADC_ConfigChannel+0x254>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d10f      	bne.n	8009edc <HAL_ADC_ConfigChannel+0x1d8>
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	2b12      	cmp	r3, #18
 8009ec2:	d10b      	bne.n	8009edc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	685b      	ldr	r3, [r3, #4]
 8009ec8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a1d      	ldr	r2, [pc, #116]	; (8009f58 <HAL_ADC_ConfigChannel+0x254>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d12b      	bne.n	8009f3e <HAL_ADC_ConfigChannel+0x23a>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	4a1c      	ldr	r2, [pc, #112]	; (8009f5c <HAL_ADC_ConfigChannel+0x258>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d003      	beq.n	8009ef8 <HAL_ADC_ConfigChannel+0x1f4>
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	2b11      	cmp	r3, #17
 8009ef6:	d122      	bne.n	8009f3e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	685b      	ldr	r3, [r3, #4]
 8009efc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	4a11      	ldr	r2, [pc, #68]	; (8009f5c <HAL_ADC_ConfigChannel+0x258>)
 8009f16:	4293      	cmp	r3, r2
 8009f18:	d111      	bne.n	8009f3e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8009f1a:	4b11      	ldr	r3, [pc, #68]	; (8009f60 <HAL_ADC_ConfigChannel+0x25c>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a11      	ldr	r2, [pc, #68]	; (8009f64 <HAL_ADC_ConfigChannel+0x260>)
 8009f20:	fba2 2303 	umull	r2, r3, r2, r3
 8009f24:	0c9a      	lsrs	r2, r3, #18
 8009f26:	4613      	mov	r3, r2
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	4413      	add	r3, r2
 8009f2c:	005b      	lsls	r3, r3, #1
 8009f2e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009f30:	e002      	b.n	8009f38 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	3b01      	subs	r3, #1
 8009f36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d1f9      	bne.n	8009f32 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2200      	movs	r2, #0
 8009f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8009f46:	2300      	movs	r3, #0
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3714      	adds	r7, #20
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr
 8009f54:	40012300 	.word	0x40012300
 8009f58:	40012000 	.word	0x40012000
 8009f5c:	10000012 	.word	0x10000012
 8009f60:	20000000 	.word	0x20000000
 8009f64:	431bde83 	.word	0x431bde83

08009f68 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b085      	sub	sp, #20
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009f70:	4b79      	ldr	r3, [pc, #484]	; (800a158 <ADC_Init+0x1f0>)
 8009f72:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	685a      	ldr	r2, [r3, #4]
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	431a      	orrs	r2, r3
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	685a      	ldr	r2, [r3, #4]
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	6859      	ldr	r1, [r3, #4]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	691b      	ldr	r3, [r3, #16]
 8009fa8:	021a      	lsls	r2, r3, #8
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	430a      	orrs	r2, r1
 8009fb0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	685a      	ldr	r2, [r3, #4]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8009fc0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	6859      	ldr	r1, [r3, #4]
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	689a      	ldr	r2, [r3, #8]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	430a      	orrs	r2, r1
 8009fd2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	689a      	ldr	r2, [r3, #8]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009fe2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	6899      	ldr	r1, [r3, #8]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	68da      	ldr	r2, [r3, #12]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	430a      	orrs	r2, r1
 8009ff4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ffa:	4a58      	ldr	r2, [pc, #352]	; (800a15c <ADC_Init+0x1f4>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d022      	beq.n	800a046 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	689a      	ldr	r2, [r3, #8]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a00e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	6899      	ldr	r1, [r3, #8]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	430a      	orrs	r2, r1
 800a020:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	689a      	ldr	r2, [r3, #8]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a030:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	6899      	ldr	r1, [r3, #8]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	430a      	orrs	r2, r1
 800a042:	609a      	str	r2, [r3, #8]
 800a044:	e00f      	b.n	800a066 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	689a      	ldr	r2, [r3, #8]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a054:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	689a      	ldr	r2, [r3, #8]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a064:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	689a      	ldr	r2, [r3, #8]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0202 	bic.w	r2, r2, #2
 800a074:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	6899      	ldr	r1, [r3, #8]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	7e1b      	ldrb	r3, [r3, #24]
 800a080:	005a      	lsls	r2, r3, #1
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	430a      	orrs	r2, r1
 800a088:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d01b      	beq.n	800a0cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	685a      	ldr	r2, [r3, #4]
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0a2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	685a      	ldr	r2, [r3, #4]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800a0b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	6859      	ldr	r1, [r3, #4]
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0be:	3b01      	subs	r3, #1
 800a0c0:	035a      	lsls	r2, r3, #13
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	605a      	str	r2, [r3, #4]
 800a0ca:	e007      	b.n	800a0dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	685a      	ldr	r2, [r3, #4]
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a0da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800a0ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	69db      	ldr	r3, [r3, #28]
 800a0f6:	3b01      	subs	r3, #1
 800a0f8:	051a      	lsls	r2, r3, #20
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	430a      	orrs	r2, r1
 800a100:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	689a      	ldr	r2, [r3, #8]
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a110:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	6899      	ldr	r1, [r3, #8]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a11e:	025a      	lsls	r2, r3, #9
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	430a      	orrs	r2, r1
 800a126:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	689a      	ldr	r2, [r3, #8]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a136:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	6899      	ldr	r1, [r3, #8]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	695b      	ldr	r3, [r3, #20]
 800a142:	029a      	lsls	r2, r3, #10
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	430a      	orrs	r2, r1
 800a14a:	609a      	str	r2, [r3, #8]
}
 800a14c:	bf00      	nop
 800a14e:	3714      	adds	r7, #20
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr
 800a158:	40012300 	.word	0x40012300
 800a15c:	0f000001 	.word	0x0f000001

0800a160 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b084      	sub	sp, #16
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a16c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a172:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a176:	2b00      	cmp	r3, #0
 800a178:	d13c      	bne.n	800a1f4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a17e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	689b      	ldr	r3, [r3, #8]
 800a18c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a190:	2b00      	cmp	r3, #0
 800a192:	d12b      	bne.n	800a1ec <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d127      	bne.n	800a1ec <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1a2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d006      	beq.n	800a1b8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	689b      	ldr	r3, [r3, #8]
 800a1b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d119      	bne.n	800a1ec <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	685a      	ldr	r2, [r3, #4]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f022 0220 	bic.w	r2, r2, #32
 800a1c6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d105      	bne.n	800a1ec <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e4:	f043 0201 	orr.w	r2, r3, #1
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a1ec:	68f8      	ldr	r0, [r7, #12]
 800a1ee:	f7ff fd6b 	bl	8009cc8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800a1f2:	e00e      	b.n	800a212 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1f8:	f003 0310 	and.w	r3, r3, #16
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d003      	beq.n	800a208 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	f7ff fd75 	bl	8009cf0 <HAL_ADC_ErrorCallback>
}
 800a206:	e004      	b.n	800a212 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a20c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	4798      	blx	r3
}
 800a212:	bf00      	nop
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a226:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f7ff fd57 	bl	8009cdc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a22e:	bf00      	nop
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800a236:	b580      	push	{r7, lr}
 800a238:	b084      	sub	sp, #16
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a242:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2240      	movs	r2, #64	; 0x40
 800a248:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a24e:	f043 0204 	orr.w	r2, r3, #4
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800a256:	68f8      	ldr	r0, [r7, #12]
 800a258:	f7ff fd4a 	bl	8009cf0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800a25c:	bf00      	nop
 800a25e:	3710      	adds	r7, #16
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a264:	b480      	push	{r7}
 800a266:	b085      	sub	sp, #20
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f003 0307 	and.w	r3, r3, #7
 800a272:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a274:	4b0c      	ldr	r3, [pc, #48]	; (800a2a8 <__NVIC_SetPriorityGrouping+0x44>)
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a27a:	68ba      	ldr	r2, [r7, #8]
 800a27c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a280:	4013      	ands	r3, r2
 800a282:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a28c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a290:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a296:	4a04      	ldr	r2, [pc, #16]	; (800a2a8 <__NVIC_SetPriorityGrouping+0x44>)
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	60d3      	str	r3, [r2, #12]
}
 800a29c:	bf00      	nop
 800a29e:	3714      	adds	r7, #20
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr
 800a2a8:	e000ed00 	.word	0xe000ed00

0800a2ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a2b0:	4b04      	ldr	r3, [pc, #16]	; (800a2c4 <__NVIC_GetPriorityGrouping+0x18>)
 800a2b2:	68db      	ldr	r3, [r3, #12]
 800a2b4:	0a1b      	lsrs	r3, r3, #8
 800a2b6:	f003 0307 	and.w	r3, r3, #7
}
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c2:	4770      	bx	lr
 800a2c4:	e000ed00 	.word	0xe000ed00

0800a2c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b083      	sub	sp, #12
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a2d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	db0b      	blt.n	800a2f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	f003 021f 	and.w	r2, r3, #31
 800a2e0:	4907      	ldr	r1, [pc, #28]	; (800a300 <__NVIC_EnableIRQ+0x38>)
 800a2e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a2e6:	095b      	lsrs	r3, r3, #5
 800a2e8:	2001      	movs	r0, #1
 800a2ea:	fa00 f202 	lsl.w	r2, r0, r2
 800a2ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a2f2:	bf00      	nop
 800a2f4:	370c      	adds	r7, #12
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	e000e100 	.word	0xe000e100

0800a304 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a304:	b480      	push	{r7}
 800a306:	b083      	sub	sp, #12
 800a308:	af00      	add	r7, sp, #0
 800a30a:	4603      	mov	r3, r0
 800a30c:	6039      	str	r1, [r7, #0]
 800a30e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a314:	2b00      	cmp	r3, #0
 800a316:	db0a      	blt.n	800a32e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	b2da      	uxtb	r2, r3
 800a31c:	490c      	ldr	r1, [pc, #48]	; (800a350 <__NVIC_SetPriority+0x4c>)
 800a31e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a322:	0112      	lsls	r2, r2, #4
 800a324:	b2d2      	uxtb	r2, r2
 800a326:	440b      	add	r3, r1
 800a328:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a32c:	e00a      	b.n	800a344 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	b2da      	uxtb	r2, r3
 800a332:	4908      	ldr	r1, [pc, #32]	; (800a354 <__NVIC_SetPriority+0x50>)
 800a334:	79fb      	ldrb	r3, [r7, #7]
 800a336:	f003 030f 	and.w	r3, r3, #15
 800a33a:	3b04      	subs	r3, #4
 800a33c:	0112      	lsls	r2, r2, #4
 800a33e:	b2d2      	uxtb	r2, r2
 800a340:	440b      	add	r3, r1
 800a342:	761a      	strb	r2, [r3, #24]
}
 800a344:	bf00      	nop
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr
 800a350:	e000e100 	.word	0xe000e100
 800a354:	e000ed00 	.word	0xe000ed00

0800a358 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a358:	b480      	push	{r7}
 800a35a:	b089      	sub	sp, #36	; 0x24
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	60b9      	str	r1, [r7, #8]
 800a362:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f003 0307 	and.w	r3, r3, #7
 800a36a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a36c:	69fb      	ldr	r3, [r7, #28]
 800a36e:	f1c3 0307 	rsb	r3, r3, #7
 800a372:	2b04      	cmp	r3, #4
 800a374:	bf28      	it	cs
 800a376:	2304      	movcs	r3, #4
 800a378:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a37a:	69fb      	ldr	r3, [r7, #28]
 800a37c:	3304      	adds	r3, #4
 800a37e:	2b06      	cmp	r3, #6
 800a380:	d902      	bls.n	800a388 <NVIC_EncodePriority+0x30>
 800a382:	69fb      	ldr	r3, [r7, #28]
 800a384:	3b03      	subs	r3, #3
 800a386:	e000      	b.n	800a38a <NVIC_EncodePriority+0x32>
 800a388:	2300      	movs	r3, #0
 800a38a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a38c:	f04f 32ff 	mov.w	r2, #4294967295
 800a390:	69bb      	ldr	r3, [r7, #24]
 800a392:	fa02 f303 	lsl.w	r3, r2, r3
 800a396:	43da      	mvns	r2, r3
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	401a      	ands	r2, r3
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a3a0:	f04f 31ff 	mov.w	r1, #4294967295
 800a3a4:	697b      	ldr	r3, [r7, #20]
 800a3a6:	fa01 f303 	lsl.w	r3, r1, r3
 800a3aa:	43d9      	mvns	r1, r3
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a3b0:	4313      	orrs	r3, r2
         );
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	3724      	adds	r7, #36	; 0x24
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
	...

0800a3c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b082      	sub	sp, #8
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a3d0:	d301      	bcc.n	800a3d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a3d2:	2301      	movs	r3, #1
 800a3d4:	e00f      	b.n	800a3f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a3d6:	4a0a      	ldr	r2, [pc, #40]	; (800a400 <SysTick_Config+0x40>)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a3de:	210f      	movs	r1, #15
 800a3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e4:	f7ff ff8e 	bl	800a304 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a3e8:	4b05      	ldr	r3, [pc, #20]	; (800a400 <SysTick_Config+0x40>)
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a3ee:	4b04      	ldr	r3, [pc, #16]	; (800a400 <SysTick_Config+0x40>)
 800a3f0:	2207      	movs	r2, #7
 800a3f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3708      	adds	r7, #8
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}
 800a3fe:	bf00      	nop
 800a400:	e000e010 	.word	0xe000e010

0800a404 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f7ff ff29 	bl	800a264 <__NVIC_SetPriorityGrouping>
}
 800a412:	bf00      	nop
 800a414:	3708      	adds	r7, #8
 800a416:	46bd      	mov	sp, r7
 800a418:	bd80      	pop	{r7, pc}

0800a41a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a41a:	b580      	push	{r7, lr}
 800a41c:	b086      	sub	sp, #24
 800a41e:	af00      	add	r7, sp, #0
 800a420:	4603      	mov	r3, r0
 800a422:	60b9      	str	r1, [r7, #8]
 800a424:	607a      	str	r2, [r7, #4]
 800a426:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a428:	2300      	movs	r3, #0
 800a42a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a42c:	f7ff ff3e 	bl	800a2ac <__NVIC_GetPriorityGrouping>
 800a430:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a432:	687a      	ldr	r2, [r7, #4]
 800a434:	68b9      	ldr	r1, [r7, #8]
 800a436:	6978      	ldr	r0, [r7, #20]
 800a438:	f7ff ff8e 	bl	800a358 <NVIC_EncodePriority>
 800a43c:	4602      	mov	r2, r0
 800a43e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a442:	4611      	mov	r1, r2
 800a444:	4618      	mov	r0, r3
 800a446:	f7ff ff5d 	bl	800a304 <__NVIC_SetPriority>
}
 800a44a:	bf00      	nop
 800a44c:	3718      	adds	r7, #24
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}

0800a452 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a452:	b580      	push	{r7, lr}
 800a454:	b082      	sub	sp, #8
 800a456:	af00      	add	r7, sp, #0
 800a458:	4603      	mov	r3, r0
 800a45a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a45c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a460:	4618      	mov	r0, r3
 800a462:	f7ff ff31 	bl	800a2c8 <__NVIC_EnableIRQ>
}
 800a466:	bf00      	nop
 800a468:	3708      	adds	r7, #8
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}

0800a46e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a46e:	b580      	push	{r7, lr}
 800a470:	b082      	sub	sp, #8
 800a472:	af00      	add	r7, sp, #0
 800a474:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f7ff ffa2 	bl	800a3c0 <SysTick_Config>
 800a47c:	4603      	mov	r3, r0
}
 800a47e:	4618      	mov	r0, r3
 800a480:	3708      	adds	r7, #8
 800a482:	46bd      	mov	sp, r7
 800a484:	bd80      	pop	{r7, pc}
	...

0800a488 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a490:	2300      	movs	r3, #0
 800a492:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a494:	f7ff fab4 	bl	8009a00 <HAL_GetTick>
 800a498:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d101      	bne.n	800a4a4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	e099      	b.n	800a5d8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2202      	movs	r2, #2
 800a4b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f022 0201 	bic.w	r2, r2, #1
 800a4c2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a4c4:	e00f      	b.n	800a4e6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a4c6:	f7ff fa9b 	bl	8009a00 <HAL_GetTick>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	1ad3      	subs	r3, r2, r3
 800a4d0:	2b05      	cmp	r3, #5
 800a4d2:	d908      	bls.n	800a4e6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2220      	movs	r2, #32
 800a4d8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2203      	movs	r2, #3
 800a4de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a4e2:	2303      	movs	r3, #3
 800a4e4:	e078      	b.n	800a5d8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f003 0301 	and.w	r3, r3, #1
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d1e8      	bne.n	800a4c6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a4fc:	697a      	ldr	r2, [r7, #20]
 800a4fe:	4b38      	ldr	r3, [pc, #224]	; (800a5e0 <HAL_DMA_Init+0x158>)
 800a500:	4013      	ands	r3, r2
 800a502:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	685a      	ldr	r2, [r3, #4]
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	689b      	ldr	r3, [r3, #8]
 800a50c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a512:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	691b      	ldr	r3, [r3, #16]
 800a518:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a51e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	699b      	ldr	r3, [r3, #24]
 800a524:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a52a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6a1b      	ldr	r3, [r3, #32]
 800a530:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a532:	697a      	ldr	r2, [r7, #20]
 800a534:	4313      	orrs	r3, r2
 800a536:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a53c:	2b04      	cmp	r3, #4
 800a53e:	d107      	bne.n	800a550 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a548:	4313      	orrs	r3, r2
 800a54a:	697a      	ldr	r2, [r7, #20]
 800a54c:	4313      	orrs	r3, r2
 800a54e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	697a      	ldr	r2, [r7, #20]
 800a556:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	695b      	ldr	r3, [r3, #20]
 800a55e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a560:	697b      	ldr	r3, [r7, #20]
 800a562:	f023 0307 	bic.w	r3, r3, #7
 800a566:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a56c:	697a      	ldr	r2, [r7, #20]
 800a56e:	4313      	orrs	r3, r2
 800a570:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a576:	2b04      	cmp	r3, #4
 800a578:	d117      	bne.n	800a5aa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a57e:	697a      	ldr	r2, [r7, #20]
 800a580:	4313      	orrs	r3, r2
 800a582:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d00e      	beq.n	800a5aa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f000 fa9d 	bl	800aacc <DMA_CheckFifoParam>
 800a592:	4603      	mov	r3, r0
 800a594:	2b00      	cmp	r3, #0
 800a596:	d008      	beq.n	800a5aa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2240      	movs	r2, #64	; 0x40
 800a59c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2201      	movs	r2, #1
 800a5a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e016      	b.n	800a5d8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	697a      	ldr	r2, [r7, #20]
 800a5b0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f000 fa54 	bl	800aa60 <DMA_CalcBaseAndBitshift>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5c0:	223f      	movs	r2, #63	; 0x3f
 800a5c2:	409a      	lsls	r2, r3
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	2201      	movs	r2, #1
 800a5d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a5d6:	2300      	movs	r3, #0
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3718      	adds	r7, #24
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}
 800a5e0:	f010803f 	.word	0xf010803f

0800a5e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b086      	sub	sp, #24
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	607a      	str	r2, [r7, #4]
 800a5f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5fa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a602:	2b01      	cmp	r3, #1
 800a604:	d101      	bne.n	800a60a <HAL_DMA_Start_IT+0x26>
 800a606:	2302      	movs	r3, #2
 800a608:	e040      	b.n	800a68c <HAL_DMA_Start_IT+0xa8>
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	d12f      	bne.n	800a67e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2202      	movs	r2, #2
 800a622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	2200      	movs	r2, #0
 800a62a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	68b9      	ldr	r1, [r7, #8]
 800a632:	68f8      	ldr	r0, [r7, #12]
 800a634:	f000 f9e6 	bl	800aa04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a63c:	223f      	movs	r2, #63	; 0x3f
 800a63e:	409a      	lsls	r2, r3
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f042 0216 	orr.w	r2, r2, #22
 800a652:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d007      	beq.n	800a66c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681a      	ldr	r2, [r3, #0]
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f042 0208 	orr.w	r2, r2, #8
 800a66a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f042 0201 	orr.w	r2, r2, #1
 800a67a:	601a      	str	r2, [r3, #0]
 800a67c:	e005      	b.n	800a68a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a686:	2302      	movs	r3, #2
 800a688:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a68a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3718      	adds	r7, #24
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a6a2:	b2db      	uxtb	r3, r3
 800a6a4:	2b02      	cmp	r3, #2
 800a6a6:	d004      	beq.n	800a6b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2280      	movs	r2, #128	; 0x80
 800a6ac:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e00c      	b.n	800a6cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2205      	movs	r2, #5
 800a6b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f022 0201 	bic.w	r2, r2, #1
 800a6c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b086      	sub	sp, #24
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a6e4:	4b92      	ldr	r3, [pc, #584]	; (800a930 <HAL_DMA_IRQHandler+0x258>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a92      	ldr	r2, [pc, #584]	; (800a934 <HAL_DMA_IRQHandler+0x25c>)
 800a6ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a6ee:	0a9b      	lsrs	r3, r3, #10
 800a6f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a702:	2208      	movs	r2, #8
 800a704:	409a      	lsls	r2, r3
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	4013      	ands	r3, r2
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d01a      	beq.n	800a744 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f003 0304 	and.w	r3, r3, #4
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d013      	beq.n	800a744 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f022 0204 	bic.w	r2, r2, #4
 800a72a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a730:	2208      	movs	r2, #8
 800a732:	409a      	lsls	r2, r3
 800a734:	693b      	ldr	r3, [r7, #16]
 800a736:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a73c:	f043 0201 	orr.w	r2, r3, #1
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a748:	2201      	movs	r2, #1
 800a74a:	409a      	lsls	r2, r3
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	4013      	ands	r3, r2
 800a750:	2b00      	cmp	r3, #0
 800a752:	d012      	beq.n	800a77a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	695b      	ldr	r3, [r3, #20]
 800a75a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d00b      	beq.n	800a77a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a766:	2201      	movs	r2, #1
 800a768:	409a      	lsls	r2, r3
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a772:	f043 0202 	orr.w	r2, r3, #2
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a77e:	2204      	movs	r2, #4
 800a780:	409a      	lsls	r2, r3
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	4013      	ands	r3, r2
 800a786:	2b00      	cmp	r3, #0
 800a788:	d012      	beq.n	800a7b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	f003 0302 	and.w	r3, r3, #2
 800a794:	2b00      	cmp	r3, #0
 800a796:	d00b      	beq.n	800a7b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a79c:	2204      	movs	r2, #4
 800a79e:	409a      	lsls	r2, r3
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7a8:	f043 0204 	orr.w	r2, r3, #4
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7b4:	2210      	movs	r2, #16
 800a7b6:	409a      	lsls	r2, r3
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	4013      	ands	r3, r2
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d043      	beq.n	800a848 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f003 0308 	and.w	r3, r3, #8
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d03c      	beq.n	800a848 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7d2:	2210      	movs	r2, #16
 800a7d4:	409a      	lsls	r2, r3
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d018      	beq.n	800a81a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d108      	bne.n	800a808 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d024      	beq.n	800a848 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	4798      	blx	r3
 800a806:	e01f      	b.n	800a848 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d01b      	beq.n	800a848 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	4798      	blx	r3
 800a818:	e016      	b.n	800a848 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a824:	2b00      	cmp	r3, #0
 800a826:	d107      	bne.n	800a838 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f022 0208 	bic.w	r2, r2, #8
 800a836:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d003      	beq.n	800a848 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a84c:	2220      	movs	r2, #32
 800a84e:	409a      	lsls	r2, r3
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	4013      	ands	r3, r2
 800a854:	2b00      	cmp	r3, #0
 800a856:	f000 808e 	beq.w	800a976 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f003 0310 	and.w	r3, r3, #16
 800a864:	2b00      	cmp	r3, #0
 800a866:	f000 8086 	beq.w	800a976 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a86e:	2220      	movs	r2, #32
 800a870:	409a      	lsls	r2, r3
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a87c:	b2db      	uxtb	r3, r3
 800a87e:	2b05      	cmp	r3, #5
 800a880:	d136      	bne.n	800a8f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	f022 0216 	bic.w	r2, r2, #22
 800a890:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	695a      	ldr	r2, [r3, #20]
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a8a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d103      	bne.n	800a8b2 <HAL_DMA_IRQHandler+0x1da>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d007      	beq.n	800a8c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	681a      	ldr	r2, [r3, #0]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f022 0208 	bic.w	r2, r2, #8
 800a8c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8c6:	223f      	movs	r2, #63	; 0x3f
 800a8c8:	409a      	lsls	r2, r3
 800a8ca:	693b      	ldr	r3, [r7, #16]
 800a8cc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d07d      	beq.n	800a9e2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	4798      	blx	r3
        }
        return;
 800a8ee:	e078      	b.n	800a9e2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d01c      	beq.n	800a938 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d108      	bne.n	800a91e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a910:	2b00      	cmp	r3, #0
 800a912:	d030      	beq.n	800a976 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	4798      	blx	r3
 800a91c:	e02b      	b.n	800a976 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a922:	2b00      	cmp	r3, #0
 800a924:	d027      	beq.n	800a976 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	4798      	blx	r3
 800a92e:	e022      	b.n	800a976 <HAL_DMA_IRQHandler+0x29e>
 800a930:	20000000 	.word	0x20000000
 800a934:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a942:	2b00      	cmp	r3, #0
 800a944:	d10f      	bne.n	800a966 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f022 0210 	bic.w	r2, r2, #16
 800a954:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2200      	movs	r2, #0
 800a95a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2201      	movs	r2, #1
 800a962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d003      	beq.n	800a976 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d032      	beq.n	800a9e4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a982:	f003 0301 	and.w	r3, r3, #1
 800a986:	2b00      	cmp	r3, #0
 800a988:	d022      	beq.n	800a9d0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2205      	movs	r2, #5
 800a98e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f022 0201 	bic.w	r2, r2, #1
 800a9a0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	3301      	adds	r3, #1
 800a9a6:	60bb      	str	r3, [r7, #8]
 800a9a8:	697a      	ldr	r2, [r7, #20]
 800a9aa:	429a      	cmp	r2, r3
 800a9ac:	d307      	bcc.n	800a9be <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f003 0301 	and.w	r3, r3, #1
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d1f2      	bne.n	800a9a2 <HAL_DMA_IRQHandler+0x2ca>
 800a9bc:	e000      	b.n	800a9c0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a9be:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d005      	beq.n	800a9e4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	4798      	blx	r3
 800a9e0:	e000      	b.n	800a9e4 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a9e2:	bf00      	nop
    }
  }
}
 800a9e4:	3718      	adds	r7, #24
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}
 800a9ea:	bf00      	nop

0800a9ec <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b083      	sub	sp, #12
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800a9f8:	4618      	mov	r0, r3
 800a9fa:	370c      	adds	r7, #12
 800a9fc:	46bd      	mov	sp, r7
 800a9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa02:	4770      	bx	lr

0800aa04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b085      	sub	sp, #20
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	60f8      	str	r0, [r7, #12]
 800aa0c:	60b9      	str	r1, [r7, #8]
 800aa0e:	607a      	str	r2, [r7, #4]
 800aa10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	681a      	ldr	r2, [r3, #0]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aa20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	683a      	ldr	r2, [r7, #0]
 800aa28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	689b      	ldr	r3, [r3, #8]
 800aa2e:	2b40      	cmp	r3, #64	; 0x40
 800aa30:	d108      	bne.n	800aa44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	687a      	ldr	r2, [r7, #4]
 800aa38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	68ba      	ldr	r2, [r7, #8]
 800aa40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800aa42:	e007      	b.n	800aa54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	68ba      	ldr	r2, [r7, #8]
 800aa4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	60da      	str	r2, [r3, #12]
}
 800aa54:	bf00      	nop
 800aa56:	3714      	adds	r7, #20
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b085      	sub	sp, #20
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	b2db      	uxtb	r3, r3
 800aa6e:	3b10      	subs	r3, #16
 800aa70:	4a14      	ldr	r2, [pc, #80]	; (800aac4 <DMA_CalcBaseAndBitshift+0x64>)
 800aa72:	fba2 2303 	umull	r2, r3, r2, r3
 800aa76:	091b      	lsrs	r3, r3, #4
 800aa78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800aa7a:	4a13      	ldr	r2, [pc, #76]	; (800aac8 <DMA_CalcBaseAndBitshift+0x68>)
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	4413      	add	r3, r2
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	461a      	mov	r2, r3
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2b03      	cmp	r3, #3
 800aa8c:	d909      	bls.n	800aaa2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800aa96:	f023 0303 	bic.w	r3, r3, #3
 800aa9a:	1d1a      	adds	r2, r3, #4
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	659a      	str	r2, [r3, #88]	; 0x58
 800aaa0:	e007      	b.n	800aab2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800aaaa:	f023 0303 	bic.w	r3, r3, #3
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	3714      	adds	r7, #20
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr
 800aac2:	bf00      	nop
 800aac4:	aaaaaaab 	.word	0xaaaaaaab
 800aac8:	08018c78 	.word	0x08018c78

0800aacc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800aacc:	b480      	push	{r7}
 800aace:	b085      	sub	sp, #20
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aad4:	2300      	movs	r3, #0
 800aad6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aadc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	699b      	ldr	r3, [r3, #24]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d11f      	bne.n	800ab26 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	2b03      	cmp	r3, #3
 800aaea:	d855      	bhi.n	800ab98 <DMA_CheckFifoParam+0xcc>
 800aaec:	a201      	add	r2, pc, #4	; (adr r2, 800aaf4 <DMA_CheckFifoParam+0x28>)
 800aaee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf2:	bf00      	nop
 800aaf4:	0800ab05 	.word	0x0800ab05
 800aaf8:	0800ab17 	.word	0x0800ab17
 800aafc:	0800ab05 	.word	0x0800ab05
 800ab00:	0800ab99 	.word	0x0800ab99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d045      	beq.n	800ab9c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800ab10:	2301      	movs	r3, #1
 800ab12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab14:	e042      	b.n	800ab9c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ab1e:	d13f      	bne.n	800aba0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800ab20:	2301      	movs	r3, #1
 800ab22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab24:	e03c      	b.n	800aba0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	699b      	ldr	r3, [r3, #24]
 800ab2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab2e:	d121      	bne.n	800ab74 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	2b03      	cmp	r3, #3
 800ab34:	d836      	bhi.n	800aba4 <DMA_CheckFifoParam+0xd8>
 800ab36:	a201      	add	r2, pc, #4	; (adr r2, 800ab3c <DMA_CheckFifoParam+0x70>)
 800ab38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab3c:	0800ab4d 	.word	0x0800ab4d
 800ab40:	0800ab53 	.word	0x0800ab53
 800ab44:	0800ab4d 	.word	0x0800ab4d
 800ab48:	0800ab65 	.word	0x0800ab65
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	73fb      	strb	r3, [r7, #15]
      break;
 800ab50:	e02f      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d024      	beq.n	800aba8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800ab62:	e021      	b.n	800aba8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ab6c:	d11e      	bne.n	800abac <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800ab6e:	2301      	movs	r3, #1
 800ab70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800ab72:	e01b      	b.n	800abac <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d902      	bls.n	800ab80 <DMA_CheckFifoParam+0xb4>
 800ab7a:	2b03      	cmp	r3, #3
 800ab7c:	d003      	beq.n	800ab86 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800ab7e:	e018      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800ab80:	2301      	movs	r3, #1
 800ab82:	73fb      	strb	r3, [r7, #15]
      break;
 800ab84:	e015      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00e      	beq.n	800abb0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800ab92:	2301      	movs	r3, #1
 800ab94:	73fb      	strb	r3, [r7, #15]
      break;
 800ab96:	e00b      	b.n	800abb0 <DMA_CheckFifoParam+0xe4>
      break;
 800ab98:	bf00      	nop
 800ab9a:	e00a      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      break;
 800ab9c:	bf00      	nop
 800ab9e:	e008      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      break;
 800aba0:	bf00      	nop
 800aba2:	e006      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      break;
 800aba4:	bf00      	nop
 800aba6:	e004      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      break;
 800aba8:	bf00      	nop
 800abaa:	e002      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      break;   
 800abac:	bf00      	nop
 800abae:	e000      	b.n	800abb2 <DMA_CheckFifoParam+0xe6>
      break;
 800abb0:	bf00      	nop
    }
  } 
  
  return status; 
 800abb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3714      	adds	r7, #20
 800abb8:	46bd      	mov	sp, r7
 800abba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbe:	4770      	bx	lr

0800abc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800abc0:	b480      	push	{r7}
 800abc2:	b089      	sub	sp, #36	; 0x24
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
 800abc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800abca:	2300      	movs	r3, #0
 800abcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800abce:	2300      	movs	r3, #0
 800abd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800abd2:	2300      	movs	r3, #0
 800abd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800abd6:	2300      	movs	r3, #0
 800abd8:	61fb      	str	r3, [r7, #28]
 800abda:	e177      	b.n	800aecc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800abdc:	2201      	movs	r2, #1
 800abde:	69fb      	ldr	r3, [r7, #28]
 800abe0:	fa02 f303 	lsl.w	r3, r2, r3
 800abe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	697a      	ldr	r2, [r7, #20]
 800abec:	4013      	ands	r3, r2
 800abee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800abf0:	693a      	ldr	r2, [r7, #16]
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	429a      	cmp	r2, r3
 800abf6:	f040 8166 	bne.w	800aec6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d00b      	beq.n	800ac1a <HAL_GPIO_Init+0x5a>
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d007      	beq.n	800ac1a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ac0e:	2b11      	cmp	r3, #17
 800ac10:	d003      	beq.n	800ac1a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	2b12      	cmp	r3, #18
 800ac18:	d130      	bne.n	800ac7c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	689b      	ldr	r3, [r3, #8]
 800ac1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	005b      	lsls	r3, r3, #1
 800ac24:	2203      	movs	r2, #3
 800ac26:	fa02 f303 	lsl.w	r3, r2, r3
 800ac2a:	43db      	mvns	r3, r3
 800ac2c:	69ba      	ldr	r2, [r7, #24]
 800ac2e:	4013      	ands	r3, r2
 800ac30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	68da      	ldr	r2, [r3, #12]
 800ac36:	69fb      	ldr	r3, [r7, #28]
 800ac38:	005b      	lsls	r3, r3, #1
 800ac3a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac3e:	69ba      	ldr	r2, [r7, #24]
 800ac40:	4313      	orrs	r3, r2
 800ac42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	69ba      	ldr	r2, [r7, #24]
 800ac48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ac50:	2201      	movs	r2, #1
 800ac52:	69fb      	ldr	r3, [r7, #28]
 800ac54:	fa02 f303 	lsl.w	r3, r2, r3
 800ac58:	43db      	mvns	r3, r3
 800ac5a:	69ba      	ldr	r2, [r7, #24]
 800ac5c:	4013      	ands	r3, r2
 800ac5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	685b      	ldr	r3, [r3, #4]
 800ac64:	091b      	lsrs	r3, r3, #4
 800ac66:	f003 0201 	and.w	r2, r3, #1
 800ac6a:	69fb      	ldr	r3, [r7, #28]
 800ac6c:	fa02 f303 	lsl.w	r3, r2, r3
 800ac70:	69ba      	ldr	r2, [r7, #24]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	69ba      	ldr	r2, [r7, #24]
 800ac7a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	005b      	lsls	r3, r3, #1
 800ac86:	2203      	movs	r2, #3
 800ac88:	fa02 f303 	lsl.w	r3, r2, r3
 800ac8c:	43db      	mvns	r3, r3
 800ac8e:	69ba      	ldr	r2, [r7, #24]
 800ac90:	4013      	ands	r3, r2
 800ac92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	689a      	ldr	r2, [r3, #8]
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	005b      	lsls	r3, r3, #1
 800ac9c:	fa02 f303 	lsl.w	r3, r2, r3
 800aca0:	69ba      	ldr	r2, [r7, #24]
 800aca2:	4313      	orrs	r3, r2
 800aca4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	69ba      	ldr	r2, [r7, #24]
 800acaa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	2b02      	cmp	r3, #2
 800acb2:	d003      	beq.n	800acbc <HAL_GPIO_Init+0xfc>
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	2b12      	cmp	r3, #18
 800acba:	d123      	bne.n	800ad04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	08da      	lsrs	r2, r3, #3
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	3208      	adds	r2, #8
 800acc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800acca:	69fb      	ldr	r3, [r7, #28]
 800accc:	f003 0307 	and.w	r3, r3, #7
 800acd0:	009b      	lsls	r3, r3, #2
 800acd2:	220f      	movs	r2, #15
 800acd4:	fa02 f303 	lsl.w	r3, r2, r3
 800acd8:	43db      	mvns	r3, r3
 800acda:	69ba      	ldr	r2, [r7, #24]
 800acdc:	4013      	ands	r3, r2
 800acde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	691a      	ldr	r2, [r3, #16]
 800ace4:	69fb      	ldr	r3, [r7, #28]
 800ace6:	f003 0307 	and.w	r3, r3, #7
 800acea:	009b      	lsls	r3, r3, #2
 800acec:	fa02 f303 	lsl.w	r3, r2, r3
 800acf0:	69ba      	ldr	r2, [r7, #24]
 800acf2:	4313      	orrs	r3, r2
 800acf4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	08da      	lsrs	r2, r3, #3
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	3208      	adds	r2, #8
 800acfe:	69b9      	ldr	r1, [r7, #24]
 800ad00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800ad0a:	69fb      	ldr	r3, [r7, #28]
 800ad0c:	005b      	lsls	r3, r3, #1
 800ad0e:	2203      	movs	r2, #3
 800ad10:	fa02 f303 	lsl.w	r3, r2, r3
 800ad14:	43db      	mvns	r3, r3
 800ad16:	69ba      	ldr	r2, [r7, #24]
 800ad18:	4013      	ands	r3, r2
 800ad1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	f003 0203 	and.w	r2, r3, #3
 800ad24:	69fb      	ldr	r3, [r7, #28]
 800ad26:	005b      	lsls	r3, r3, #1
 800ad28:	fa02 f303 	lsl.w	r3, r2, r3
 800ad2c:	69ba      	ldr	r2, [r7, #24]
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	69ba      	ldr	r2, [r7, #24]
 800ad36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	685b      	ldr	r3, [r3, #4]
 800ad3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	f000 80c0 	beq.w	800aec6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad46:	2300      	movs	r3, #0
 800ad48:	60fb      	str	r3, [r7, #12]
 800ad4a:	4b65      	ldr	r3, [pc, #404]	; (800aee0 <HAL_GPIO_Init+0x320>)
 800ad4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad4e:	4a64      	ldr	r2, [pc, #400]	; (800aee0 <HAL_GPIO_Init+0x320>)
 800ad50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ad54:	6453      	str	r3, [r2, #68]	; 0x44
 800ad56:	4b62      	ldr	r3, [pc, #392]	; (800aee0 <HAL_GPIO_Init+0x320>)
 800ad58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad5e:	60fb      	str	r3, [r7, #12]
 800ad60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ad62:	4a60      	ldr	r2, [pc, #384]	; (800aee4 <HAL_GPIO_Init+0x324>)
 800ad64:	69fb      	ldr	r3, [r7, #28]
 800ad66:	089b      	lsrs	r3, r3, #2
 800ad68:	3302      	adds	r3, #2
 800ad6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	f003 0303 	and.w	r3, r3, #3
 800ad76:	009b      	lsls	r3, r3, #2
 800ad78:	220f      	movs	r2, #15
 800ad7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ad7e:	43db      	mvns	r3, r3
 800ad80:	69ba      	ldr	r2, [r7, #24]
 800ad82:	4013      	ands	r3, r2
 800ad84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	4a57      	ldr	r2, [pc, #348]	; (800aee8 <HAL_GPIO_Init+0x328>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d037      	beq.n	800adfe <HAL_GPIO_Init+0x23e>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4a56      	ldr	r2, [pc, #344]	; (800aeec <HAL_GPIO_Init+0x32c>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d031      	beq.n	800adfa <HAL_GPIO_Init+0x23a>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	4a55      	ldr	r2, [pc, #340]	; (800aef0 <HAL_GPIO_Init+0x330>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d02b      	beq.n	800adf6 <HAL_GPIO_Init+0x236>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	4a54      	ldr	r2, [pc, #336]	; (800aef4 <HAL_GPIO_Init+0x334>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d025      	beq.n	800adf2 <HAL_GPIO_Init+0x232>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	4a53      	ldr	r2, [pc, #332]	; (800aef8 <HAL_GPIO_Init+0x338>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d01f      	beq.n	800adee <HAL_GPIO_Init+0x22e>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a52      	ldr	r2, [pc, #328]	; (800aefc <HAL_GPIO_Init+0x33c>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d019      	beq.n	800adea <HAL_GPIO_Init+0x22a>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a51      	ldr	r2, [pc, #324]	; (800af00 <HAL_GPIO_Init+0x340>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d013      	beq.n	800ade6 <HAL_GPIO_Init+0x226>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	4a50      	ldr	r2, [pc, #320]	; (800af04 <HAL_GPIO_Init+0x344>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d00d      	beq.n	800ade2 <HAL_GPIO_Init+0x222>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	4a4f      	ldr	r2, [pc, #316]	; (800af08 <HAL_GPIO_Init+0x348>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d007      	beq.n	800adde <HAL_GPIO_Init+0x21e>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	4a4e      	ldr	r2, [pc, #312]	; (800af0c <HAL_GPIO_Init+0x34c>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d101      	bne.n	800adda <HAL_GPIO_Init+0x21a>
 800add6:	2309      	movs	r3, #9
 800add8:	e012      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adda:	230a      	movs	r3, #10
 800addc:	e010      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adde:	2308      	movs	r3, #8
 800ade0:	e00e      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800ade2:	2307      	movs	r3, #7
 800ade4:	e00c      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800ade6:	2306      	movs	r3, #6
 800ade8:	e00a      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adea:	2305      	movs	r3, #5
 800adec:	e008      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adee:	2304      	movs	r3, #4
 800adf0:	e006      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adf2:	2303      	movs	r3, #3
 800adf4:	e004      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adf6:	2302      	movs	r3, #2
 800adf8:	e002      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adfa:	2301      	movs	r3, #1
 800adfc:	e000      	b.n	800ae00 <HAL_GPIO_Init+0x240>
 800adfe:	2300      	movs	r3, #0
 800ae00:	69fa      	ldr	r2, [r7, #28]
 800ae02:	f002 0203 	and.w	r2, r2, #3
 800ae06:	0092      	lsls	r2, r2, #2
 800ae08:	4093      	lsls	r3, r2
 800ae0a:	69ba      	ldr	r2, [r7, #24]
 800ae0c:	4313      	orrs	r3, r2
 800ae0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ae10:	4934      	ldr	r1, [pc, #208]	; (800aee4 <HAL_GPIO_Init+0x324>)
 800ae12:	69fb      	ldr	r3, [r7, #28]
 800ae14:	089b      	lsrs	r3, r3, #2
 800ae16:	3302      	adds	r3, #2
 800ae18:	69ba      	ldr	r2, [r7, #24]
 800ae1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ae1e:	4b3c      	ldr	r3, [pc, #240]	; (800af10 <HAL_GPIO_Init+0x350>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae24:	693b      	ldr	r3, [r7, #16]
 800ae26:	43db      	mvns	r3, r3
 800ae28:	69ba      	ldr	r2, [r7, #24]
 800ae2a:	4013      	ands	r3, r2
 800ae2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	685b      	ldr	r3, [r3, #4]
 800ae32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d003      	beq.n	800ae42 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800ae3a:	69ba      	ldr	r2, [r7, #24]
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	4313      	orrs	r3, r2
 800ae40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ae42:	4a33      	ldr	r2, [pc, #204]	; (800af10 <HAL_GPIO_Init+0x350>)
 800ae44:	69bb      	ldr	r3, [r7, #24]
 800ae46:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800ae48:	4b31      	ldr	r3, [pc, #196]	; (800af10 <HAL_GPIO_Init+0x350>)
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	43db      	mvns	r3, r3
 800ae52:	69ba      	ldr	r2, [r7, #24]
 800ae54:	4013      	ands	r3, r2
 800ae56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d003      	beq.n	800ae6c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800ae64:	69ba      	ldr	r2, [r7, #24]
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	4313      	orrs	r3, r2
 800ae6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ae6c:	4a28      	ldr	r2, [pc, #160]	; (800af10 <HAL_GPIO_Init+0x350>)
 800ae6e:	69bb      	ldr	r3, [r7, #24]
 800ae70:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ae72:	4b27      	ldr	r3, [pc, #156]	; (800af10 <HAL_GPIO_Init+0x350>)
 800ae74:	689b      	ldr	r3, [r3, #8]
 800ae76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	43db      	mvns	r3, r3
 800ae7c:	69ba      	ldr	r2, [r7, #24]
 800ae7e:	4013      	ands	r3, r2
 800ae80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d003      	beq.n	800ae96 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800ae8e:	69ba      	ldr	r2, [r7, #24]
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800ae96:	4a1e      	ldr	r2, [pc, #120]	; (800af10 <HAL_GPIO_Init+0x350>)
 800ae98:	69bb      	ldr	r3, [r7, #24]
 800ae9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800ae9c:	4b1c      	ldr	r3, [pc, #112]	; (800af10 <HAL_GPIO_Init+0x350>)
 800ae9e:	68db      	ldr	r3, [r3, #12]
 800aea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	43db      	mvns	r3, r3
 800aea6:	69ba      	ldr	r2, [r7, #24]
 800aea8:	4013      	ands	r3, r2
 800aeaa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	685b      	ldr	r3, [r3, #4]
 800aeb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d003      	beq.n	800aec0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800aeb8:	69ba      	ldr	r2, [r7, #24]
 800aeba:	693b      	ldr	r3, [r7, #16]
 800aebc:	4313      	orrs	r3, r2
 800aebe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800aec0:	4a13      	ldr	r2, [pc, #76]	; (800af10 <HAL_GPIO_Init+0x350>)
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800aec6:	69fb      	ldr	r3, [r7, #28]
 800aec8:	3301      	adds	r3, #1
 800aeca:	61fb      	str	r3, [r7, #28]
 800aecc:	69fb      	ldr	r3, [r7, #28]
 800aece:	2b0f      	cmp	r3, #15
 800aed0:	f67f ae84 	bls.w	800abdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800aed4:	bf00      	nop
 800aed6:	3724      	adds	r7, #36	; 0x24
 800aed8:	46bd      	mov	sp, r7
 800aeda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aede:	4770      	bx	lr
 800aee0:	40023800 	.word	0x40023800
 800aee4:	40013800 	.word	0x40013800
 800aee8:	40020000 	.word	0x40020000
 800aeec:	40020400 	.word	0x40020400
 800aef0:	40020800 	.word	0x40020800
 800aef4:	40020c00 	.word	0x40020c00
 800aef8:	40021000 	.word	0x40021000
 800aefc:	40021400 	.word	0x40021400
 800af00:	40021800 	.word	0x40021800
 800af04:	40021c00 	.word	0x40021c00
 800af08:	40022000 	.word	0x40022000
 800af0c:	40022400 	.word	0x40022400
 800af10:	40013c00 	.word	0x40013c00

0800af14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800af14:	b480      	push	{r7}
 800af16:	b085      	sub	sp, #20
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	460b      	mov	r3, r1
 800af1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	691a      	ldr	r2, [r3, #16]
 800af24:	887b      	ldrh	r3, [r7, #2]
 800af26:	4013      	ands	r3, r2
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d002      	beq.n	800af32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800af2c:	2301      	movs	r3, #1
 800af2e:	73fb      	strb	r3, [r7, #15]
 800af30:	e001      	b.n	800af36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800af32:	2300      	movs	r3, #0
 800af34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800af36:	7bfb      	ldrb	r3, [r7, #15]
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3714      	adds	r7, #20
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800af44:	b480      	push	{r7}
 800af46:	b083      	sub	sp, #12
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	460b      	mov	r3, r1
 800af4e:	807b      	strh	r3, [r7, #2]
 800af50:	4613      	mov	r3, r2
 800af52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800af54:	787b      	ldrb	r3, [r7, #1]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d003      	beq.n	800af62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800af5a:	887a      	ldrh	r2, [r7, #2]
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800af60:	e003      	b.n	800af6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800af62:	887b      	ldrh	r3, [r7, #2]
 800af64:	041a      	lsls	r2, r3, #16
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	619a      	str	r2, [r3, #24]
}
 800af6a:	bf00      	nop
 800af6c:	370c      	adds	r7, #12
 800af6e:	46bd      	mov	sp, r7
 800af70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af74:	4770      	bx	lr
	...

0800af78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d101      	bne.n	800af8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800af86:	2301      	movs	r3, #1
 800af88:	e11f      	b.n	800b1ca <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800af90:	b2db      	uxtb	r3, r3
 800af92:	2b00      	cmp	r3, #0
 800af94:	d106      	bne.n	800afa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f7fb fe4a 	bl	8006c38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2224      	movs	r2, #36	; 0x24
 800afa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	681a      	ldr	r2, [r3, #0]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	f022 0201 	bic.w	r2, r2, #1
 800afba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	681a      	ldr	r2, [r3, #0]
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800afca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	681a      	ldr	r2, [r3, #0]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800afda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800afdc:	f001 f96e 	bl	800c2bc <HAL_RCC_GetPCLK1Freq>
 800afe0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	685b      	ldr	r3, [r3, #4]
 800afe6:	4a7b      	ldr	r2, [pc, #492]	; (800b1d4 <HAL_I2C_Init+0x25c>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d807      	bhi.n	800affc <HAL_I2C_Init+0x84>
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	4a7a      	ldr	r2, [pc, #488]	; (800b1d8 <HAL_I2C_Init+0x260>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	bf94      	ite	ls
 800aff4:	2301      	movls	r3, #1
 800aff6:	2300      	movhi	r3, #0
 800aff8:	b2db      	uxtb	r3, r3
 800affa:	e006      	b.n	800b00a <HAL_I2C_Init+0x92>
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	4a77      	ldr	r2, [pc, #476]	; (800b1dc <HAL_I2C_Init+0x264>)
 800b000:	4293      	cmp	r3, r2
 800b002:	bf94      	ite	ls
 800b004:	2301      	movls	r3, #1
 800b006:	2300      	movhi	r3, #0
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d001      	beq.n	800b012 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e0db      	b.n	800b1ca <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	4a72      	ldr	r2, [pc, #456]	; (800b1e0 <HAL_I2C_Init+0x268>)
 800b016:	fba2 2303 	umull	r2, r3, r2, r3
 800b01a:	0c9b      	lsrs	r3, r3, #18
 800b01c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	68ba      	ldr	r2, [r7, #8]
 800b02e:	430a      	orrs	r2, r1
 800b030:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	6a1b      	ldr	r3, [r3, #32]
 800b038:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	685b      	ldr	r3, [r3, #4]
 800b040:	4a64      	ldr	r2, [pc, #400]	; (800b1d4 <HAL_I2C_Init+0x25c>)
 800b042:	4293      	cmp	r3, r2
 800b044:	d802      	bhi.n	800b04c <HAL_I2C_Init+0xd4>
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	3301      	adds	r3, #1
 800b04a:	e009      	b.n	800b060 <HAL_I2C_Init+0xe8>
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b052:	fb02 f303 	mul.w	r3, r2, r3
 800b056:	4a63      	ldr	r2, [pc, #396]	; (800b1e4 <HAL_I2C_Init+0x26c>)
 800b058:	fba2 2303 	umull	r2, r3, r2, r3
 800b05c:	099b      	lsrs	r3, r3, #6
 800b05e:	3301      	adds	r3, #1
 800b060:	687a      	ldr	r2, [r7, #4]
 800b062:	6812      	ldr	r2, [r2, #0]
 800b064:	430b      	orrs	r3, r1
 800b066:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	69db      	ldr	r3, [r3, #28]
 800b06e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800b072:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	4956      	ldr	r1, [pc, #344]	; (800b1d4 <HAL_I2C_Init+0x25c>)
 800b07c:	428b      	cmp	r3, r1
 800b07e:	d80d      	bhi.n	800b09c <HAL_I2C_Init+0x124>
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	1e59      	subs	r1, r3, #1
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	005b      	lsls	r3, r3, #1
 800b08a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b08e:	3301      	adds	r3, #1
 800b090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b094:	2b04      	cmp	r3, #4
 800b096:	bf38      	it	cc
 800b098:	2304      	movcc	r3, #4
 800b09a:	e04f      	b.n	800b13c <HAL_I2C_Init+0x1c4>
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	689b      	ldr	r3, [r3, #8]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d111      	bne.n	800b0c8 <HAL_I2C_Init+0x150>
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	1e58      	subs	r0, r3, #1
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	6859      	ldr	r1, [r3, #4]
 800b0ac:	460b      	mov	r3, r1
 800b0ae:	005b      	lsls	r3, r3, #1
 800b0b0:	440b      	add	r3, r1
 800b0b2:	fbb0 f3f3 	udiv	r3, r0, r3
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	bf0c      	ite	eq
 800b0c0:	2301      	moveq	r3, #1
 800b0c2:	2300      	movne	r3, #0
 800b0c4:	b2db      	uxtb	r3, r3
 800b0c6:	e012      	b.n	800b0ee <HAL_I2C_Init+0x176>
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	1e58      	subs	r0, r3, #1
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6859      	ldr	r1, [r3, #4]
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	440b      	add	r3, r1
 800b0d6:	0099      	lsls	r1, r3, #2
 800b0d8:	440b      	add	r3, r1
 800b0da:	fbb0 f3f3 	udiv	r3, r0, r3
 800b0de:	3301      	adds	r3, #1
 800b0e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	bf0c      	ite	eq
 800b0e8:	2301      	moveq	r3, #1
 800b0ea:	2300      	movne	r3, #0
 800b0ec:	b2db      	uxtb	r3, r3
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d001      	beq.n	800b0f6 <HAL_I2C_Init+0x17e>
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	e022      	b.n	800b13c <HAL_I2C_Init+0x1c4>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	689b      	ldr	r3, [r3, #8]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d10e      	bne.n	800b11c <HAL_I2C_Init+0x1a4>
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	1e58      	subs	r0, r3, #1
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	6859      	ldr	r1, [r3, #4]
 800b106:	460b      	mov	r3, r1
 800b108:	005b      	lsls	r3, r3, #1
 800b10a:	440b      	add	r3, r1
 800b10c:	fbb0 f3f3 	udiv	r3, r0, r3
 800b110:	3301      	adds	r3, #1
 800b112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b116:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b11a:	e00f      	b.n	800b13c <HAL_I2C_Init+0x1c4>
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	1e58      	subs	r0, r3, #1
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6859      	ldr	r1, [r3, #4]
 800b124:	460b      	mov	r3, r1
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	440b      	add	r3, r1
 800b12a:	0099      	lsls	r1, r3, #2
 800b12c:	440b      	add	r3, r1
 800b12e:	fbb0 f3f3 	udiv	r3, r0, r3
 800b132:	3301      	adds	r3, #1
 800b134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b138:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b13c:	6879      	ldr	r1, [r7, #4]
 800b13e:	6809      	ldr	r1, [r1, #0]
 800b140:	4313      	orrs	r3, r2
 800b142:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	69da      	ldr	r2, [r3, #28]
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6a1b      	ldr	r3, [r3, #32]
 800b156:	431a      	orrs	r2, r3
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	430a      	orrs	r2, r1
 800b15e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	689b      	ldr	r3, [r3, #8]
 800b166:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800b16a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800b16e:	687a      	ldr	r2, [r7, #4]
 800b170:	6911      	ldr	r1, [r2, #16]
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	68d2      	ldr	r2, [r2, #12]
 800b176:	4311      	orrs	r1, r2
 800b178:	687a      	ldr	r2, [r7, #4]
 800b17a:	6812      	ldr	r2, [r2, #0]
 800b17c:	430b      	orrs	r3, r1
 800b17e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	68db      	ldr	r3, [r3, #12]
 800b186:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	695a      	ldr	r2, [r3, #20]
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	699b      	ldr	r3, [r3, #24]
 800b192:	431a      	orrs	r2, r3
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	430a      	orrs	r2, r1
 800b19a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f042 0201 	orr.w	r2, r2, #1
 800b1aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	2220      	movs	r2, #32
 800b1b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b1c8:	2300      	movs	r3, #0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	3710      	adds	r7, #16
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
 800b1d2:	bf00      	nop
 800b1d4:	000186a0 	.word	0x000186a0
 800b1d8:	001e847f 	.word	0x001e847f
 800b1dc:	003d08ff 	.word	0x003d08ff
 800b1e0:	431bde83 	.word	0x431bde83
 800b1e4:	10624dd3 	.word	0x10624dd3

0800b1e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b088      	sub	sp, #32
 800b1ec:	af02      	add	r7, sp, #8
 800b1ee:	60f8      	str	r0, [r7, #12]
 800b1f0:	607a      	str	r2, [r7, #4]
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	817b      	strh	r3, [r7, #10]
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b1fc:	f7fe fc00 	bl	8009a00 <HAL_GetTick>
 800b200:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b208:	b2db      	uxtb	r3, r3
 800b20a:	2b20      	cmp	r3, #32
 800b20c:	f040 80e0 	bne.w	800b3d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	9300      	str	r3, [sp, #0]
 800b214:	2319      	movs	r3, #25
 800b216:	2201      	movs	r2, #1
 800b218:	4970      	ldr	r1, [pc, #448]	; (800b3dc <HAL_I2C_Master_Transmit+0x1f4>)
 800b21a:	68f8      	ldr	r0, [r7, #12]
 800b21c:	f000 fc58 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800b220:	4603      	mov	r3, r0
 800b222:	2b00      	cmp	r3, #0
 800b224:	d001      	beq.n	800b22a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800b226:	2302      	movs	r3, #2
 800b228:	e0d3      	b.n	800b3d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b230:	2b01      	cmp	r3, #1
 800b232:	d101      	bne.n	800b238 <HAL_I2C_Master_Transmit+0x50>
 800b234:	2302      	movs	r3, #2
 800b236:	e0cc      	b.n	800b3d2 <HAL_I2C_Master_Transmit+0x1ea>
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	2201      	movs	r2, #1
 800b23c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f003 0301 	and.w	r3, r3, #1
 800b24a:	2b01      	cmp	r3, #1
 800b24c:	d007      	beq.n	800b25e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	681a      	ldr	r2, [r3, #0]
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f042 0201 	orr.w	r2, r2, #1
 800b25c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	681a      	ldr	r2, [r3, #0]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b26c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	2221      	movs	r2, #33	; 0x21
 800b272:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2210      	movs	r2, #16
 800b27a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2200      	movs	r2, #0
 800b282:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	893a      	ldrh	r2, [r7, #8]
 800b28e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b294:	b29a      	uxth	r2, r3
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	4a50      	ldr	r2, [pc, #320]	; (800b3e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800b29e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b2a0:	8979      	ldrh	r1, [r7, #10]
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	6a3a      	ldr	r2, [r7, #32]
 800b2a6:	68f8      	ldr	r0, [r7, #12]
 800b2a8:	f000 fac2 	bl	800b830 <I2C_MasterRequestWrite>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	e08d      	b.n	800b3d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	613b      	str	r3, [r7, #16]
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	695b      	ldr	r3, [r3, #20]
 800b2c0:	613b      	str	r3, [r7, #16]
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	699b      	ldr	r3, [r3, #24]
 800b2c8:	613b      	str	r3, [r7, #16]
 800b2ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800b2cc:	e066      	b.n	800b39c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b2ce:	697a      	ldr	r2, [r7, #20]
 800b2d0:	6a39      	ldr	r1, [r7, #32]
 800b2d2:	68f8      	ldr	r0, [r7, #12]
 800b2d4:	f000 fcd2 	bl	800bc7c <I2C_WaitOnTXEFlagUntilTimeout>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00d      	beq.n	800b2fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2e2:	2b04      	cmp	r3, #4
 800b2e4:	d107      	bne.n	800b2f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	681a      	ldr	r2, [r3, #0]
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b2f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	e06b      	b.n	800b3d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2fe:	781a      	ldrb	r2, [r3, #0]
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b30a:	1c5a      	adds	r2, r3, #1
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b314:	b29b      	uxth	r3, r3
 800b316:	3b01      	subs	r3, #1
 800b318:	b29a      	uxth	r2, r3
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b322:	3b01      	subs	r3, #1
 800b324:	b29a      	uxth	r2, r3
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	695b      	ldr	r3, [r3, #20]
 800b330:	f003 0304 	and.w	r3, r3, #4
 800b334:	2b04      	cmp	r3, #4
 800b336:	d11b      	bne.n	800b370 <HAL_I2C_Master_Transmit+0x188>
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d017      	beq.n	800b370 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b344:	781a      	ldrb	r2, [r3, #0]
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b350:	1c5a      	adds	r2, r3, #1
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b35a:	b29b      	uxth	r3, r3
 800b35c:	3b01      	subs	r3, #1
 800b35e:	b29a      	uxth	r2, r3
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b368:	3b01      	subs	r3, #1
 800b36a:	b29a      	uxth	r2, r3
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b370:	697a      	ldr	r2, [r7, #20]
 800b372:	6a39      	ldr	r1, [r7, #32]
 800b374:	68f8      	ldr	r0, [r7, #12]
 800b376:	f000 fcc2 	bl	800bcfe <I2C_WaitOnBTFFlagUntilTimeout>
 800b37a:	4603      	mov	r3, r0
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d00d      	beq.n	800b39c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b384:	2b04      	cmp	r3, #4
 800b386:	d107      	bne.n	800b398 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	681a      	ldr	r2, [r3, #0]
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b396:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800b398:	2301      	movs	r3, #1
 800b39a:	e01a      	b.n	800b3d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d194      	bne.n	800b2ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	681a      	ldr	r2, [r3, #0]
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b3b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2220      	movs	r2, #32
 800b3b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	e000      	b.n	800b3d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800b3d0:	2302      	movs	r3, #2
  }
}
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	3718      	adds	r7, #24
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}
 800b3da:	bf00      	nop
 800b3dc:	00100002 	.word	0x00100002
 800b3e0:	ffff0000 	.word	0xffff0000

0800b3e4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b08c      	sub	sp, #48	; 0x30
 800b3e8:	af02      	add	r7, sp, #8
 800b3ea:	60f8      	str	r0, [r7, #12]
 800b3ec:	607a      	str	r2, [r7, #4]
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	460b      	mov	r3, r1
 800b3f2:	817b      	strh	r3, [r7, #10]
 800b3f4:	4613      	mov	r3, r2
 800b3f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800b3f8:	f7fe fb02 	bl	8009a00 <HAL_GetTick>
 800b3fc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b404:	b2db      	uxtb	r3, r3
 800b406:	2b20      	cmp	r3, #32
 800b408:	f040 820b 	bne.w	800b822 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800b40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b40e:	9300      	str	r3, [sp, #0]
 800b410:	2319      	movs	r3, #25
 800b412:	2201      	movs	r2, #1
 800b414:	497c      	ldr	r1, [pc, #496]	; (800b608 <HAL_I2C_Master_Receive+0x224>)
 800b416:	68f8      	ldr	r0, [r7, #12]
 800b418:	f000 fb5a 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d001      	beq.n	800b426 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800b422:	2302      	movs	r3, #2
 800b424:	e1fe      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b42c:	2b01      	cmp	r3, #1
 800b42e:	d101      	bne.n	800b434 <HAL_I2C_Master_Receive+0x50>
 800b430:	2302      	movs	r3, #2
 800b432:	e1f7      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	2201      	movs	r2, #1
 800b438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f003 0301 	and.w	r3, r3, #1
 800b446:	2b01      	cmp	r3, #1
 800b448:	d007      	beq.n	800b45a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	681a      	ldr	r2, [r3, #0]
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f042 0201 	orr.w	r2, r2, #1
 800b458:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	681a      	ldr	r2, [r3, #0]
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b468:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	2222      	movs	r2, #34	; 0x22
 800b46e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2210      	movs	r2, #16
 800b476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	2200      	movs	r2, #0
 800b47e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	893a      	ldrh	r2, [r7, #8]
 800b48a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b490:	b29a      	uxth	r2, r3
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	4a5c      	ldr	r2, [pc, #368]	; (800b60c <HAL_I2C_Master_Receive+0x228>)
 800b49a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800b49c:	8979      	ldrh	r1, [r7, #10]
 800b49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4a2:	68f8      	ldr	r0, [r7, #12]
 800b4a4:	f000 fa46 	bl	800b934 <I2C_MasterRequestRead>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d001      	beq.n	800b4b2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800b4ae:	2301      	movs	r3, #1
 800b4b0:	e1b8      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d113      	bne.n	800b4e2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	623b      	str	r3, [r7, #32]
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	695b      	ldr	r3, [r3, #20]
 800b4c4:	623b      	str	r3, [r7, #32]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	699b      	ldr	r3, [r3, #24]
 800b4cc:	623b      	str	r3, [r7, #32]
 800b4ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	681a      	ldr	r2, [r3, #0]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b4de:	601a      	str	r2, [r3, #0]
 800b4e0:	e18c      	b.n	800b7fc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d11b      	bne.n	800b522 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	681a      	ldr	r2, [r3, #0]
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b4f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	61fb      	str	r3, [r7, #28]
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	695b      	ldr	r3, [r3, #20]
 800b504:	61fb      	str	r3, [r7, #28]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	699b      	ldr	r3, [r3, #24]
 800b50c:	61fb      	str	r3, [r7, #28]
 800b50e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	681a      	ldr	r2, [r3, #0]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b51e:	601a      	str	r2, [r3, #0]
 800b520:	e16c      	b.n	800b7fc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b526:	2b02      	cmp	r3, #2
 800b528:	d11b      	bne.n	800b562 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b538:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	681a      	ldr	r2, [r3, #0]
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b548:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b54a:	2300      	movs	r3, #0
 800b54c:	61bb      	str	r3, [r7, #24]
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	695b      	ldr	r3, [r3, #20]
 800b554:	61bb      	str	r3, [r7, #24]
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	699b      	ldr	r3, [r3, #24]
 800b55c:	61bb      	str	r3, [r7, #24]
 800b55e:	69bb      	ldr	r3, [r7, #24]
 800b560:	e14c      	b.n	800b7fc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	681a      	ldr	r2, [r3, #0]
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b570:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b572:	2300      	movs	r3, #0
 800b574:	617b      	str	r3, [r7, #20]
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	695b      	ldr	r3, [r3, #20]
 800b57c:	617b      	str	r3, [r7, #20]
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	699b      	ldr	r3, [r3, #24]
 800b584:	617b      	str	r3, [r7, #20]
 800b586:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800b588:	e138      	b.n	800b7fc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b58e:	2b03      	cmp	r3, #3
 800b590:	f200 80f1 	bhi.w	800b776 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b598:	2b01      	cmp	r3, #1
 800b59a:	d123      	bne.n	800b5e4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b59c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b59e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	f000 fbed 	bl	800bd80 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b5a6:	4603      	mov	r3, r0
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d001      	beq.n	800b5b0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e139      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	691a      	ldr	r2, [r3, #16]
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5ba:	b2d2      	uxtb	r2, r2
 800b5bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5c2:	1c5a      	adds	r2, r3, #1
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5cc:	3b01      	subs	r3, #1
 800b5ce:	b29a      	uxth	r2, r3
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b5d8:	b29b      	uxth	r3, r3
 800b5da:	3b01      	subs	r3, #1
 800b5dc:	b29a      	uxth	r2, r3
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b5e2:	e10b      	b.n	800b7fc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b5e8:	2b02      	cmp	r3, #2
 800b5ea:	d14e      	bne.n	800b68a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b5ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5ee:	9300      	str	r3, [sp, #0]
 800b5f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	4906      	ldr	r1, [pc, #24]	; (800b610 <HAL_I2C_Master_Receive+0x22c>)
 800b5f6:	68f8      	ldr	r0, [r7, #12]
 800b5f8:	f000 fa6a 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d008      	beq.n	800b614 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800b602:	2301      	movs	r3, #1
 800b604:	e10e      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
 800b606:	bf00      	nop
 800b608:	00100002 	.word	0x00100002
 800b60c:	ffff0000 	.word	0xffff0000
 800b610:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b622:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	691a      	ldr	r2, [r3, #16]
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b62e:	b2d2      	uxtb	r2, r2
 800b630:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b636:	1c5a      	adds	r2, r3, #1
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b640:	3b01      	subs	r3, #1
 800b642:	b29a      	uxth	r2, r3
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	3b01      	subs	r3, #1
 800b650:	b29a      	uxth	r2, r3
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	691a      	ldr	r2, [r3, #16]
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b660:	b2d2      	uxtb	r2, r2
 800b662:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b668:	1c5a      	adds	r2, r3, #1
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b672:	3b01      	subs	r3, #1
 800b674:	b29a      	uxth	r2, r3
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b67e:	b29b      	uxth	r3, r3
 800b680:	3b01      	subs	r3, #1
 800b682:	b29a      	uxth	r2, r3
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b688:	e0b8      	b.n	800b7fc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b68a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b68c:	9300      	str	r3, [sp, #0]
 800b68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b690:	2200      	movs	r2, #0
 800b692:	4966      	ldr	r1, [pc, #408]	; (800b82c <HAL_I2C_Master_Receive+0x448>)
 800b694:	68f8      	ldr	r0, [r7, #12]
 800b696:	f000 fa1b 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800b69a:	4603      	mov	r3, r0
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d001      	beq.n	800b6a4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	e0bf      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	681a      	ldr	r2, [r3, #0]
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b6b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	691a      	ldr	r2, [r3, #16]
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6be:	b2d2      	uxtb	r2, r2
 800b6c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6c6:	1c5a      	adds	r2, r3, #1
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b6d0:	3b01      	subs	r3, #1
 800b6d2:	b29a      	uxth	r2, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b6dc:	b29b      	uxth	r3, r3
 800b6de:	3b01      	subs	r3, #1
 800b6e0:	b29a      	uxth	r2, r3
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800b6e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6e8:	9300      	str	r3, [sp, #0]
 800b6ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	494f      	ldr	r1, [pc, #316]	; (800b82c <HAL_I2C_Master_Receive+0x448>)
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	f000 f9ed 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d001      	beq.n	800b700 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	e091      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	681a      	ldr	r2, [r3, #0]
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b70e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	691a      	ldr	r2, [r3, #16]
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b71a:	b2d2      	uxtb	r2, r2
 800b71c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b722:	1c5a      	adds	r2, r3, #1
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b72c:	3b01      	subs	r3, #1
 800b72e:	b29a      	uxth	r2, r3
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b738:	b29b      	uxth	r3, r3
 800b73a:	3b01      	subs	r3, #1
 800b73c:	b29a      	uxth	r2, r3
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	691a      	ldr	r2, [r3, #16]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b74c:	b2d2      	uxtb	r2, r2
 800b74e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b754:	1c5a      	adds	r2, r3, #1
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b75e:	3b01      	subs	r3, #1
 800b760:	b29a      	uxth	r2, r3
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	3b01      	subs	r3, #1
 800b76e:	b29a      	uxth	r2, r3
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b774:	e042      	b.n	800b7fc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b778:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b77a:	68f8      	ldr	r0, [r7, #12]
 800b77c:	f000 fb00 	bl	800bd80 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b780:	4603      	mov	r3, r0
 800b782:	2b00      	cmp	r3, #0
 800b784:	d001      	beq.n	800b78a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800b786:	2301      	movs	r3, #1
 800b788:	e04c      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	691a      	ldr	r2, [r3, #16]
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b794:	b2d2      	uxtb	r2, r2
 800b796:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b79c:	1c5a      	adds	r2, r3, #1
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7a6:	3b01      	subs	r3, #1
 800b7a8:	b29a      	uxth	r2, r3
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7b2:	b29b      	uxth	r3, r3
 800b7b4:	3b01      	subs	r3, #1
 800b7b6:	b29a      	uxth	r2, r3
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	695b      	ldr	r3, [r3, #20]
 800b7c2:	f003 0304 	and.w	r3, r3, #4
 800b7c6:	2b04      	cmp	r3, #4
 800b7c8:	d118      	bne.n	800b7fc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	691a      	ldr	r2, [r3, #16]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7d4:	b2d2      	uxtb	r2, r2
 800b7d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7dc:	1c5a      	adds	r2, r3, #1
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7e6:	3b01      	subs	r3, #1
 800b7e8:	b29a      	uxth	r2, r3
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7f2:	b29b      	uxth	r3, r3
 800b7f4:	3b01      	subs	r3, #1
 800b7f6:	b29a      	uxth	r2, r3
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b800:	2b00      	cmp	r3, #0
 800b802:	f47f aec2 	bne.w	800b58a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	2220      	movs	r2, #32
 800b80a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	2200      	movs	r2, #0
 800b812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	2200      	movs	r2, #0
 800b81a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800b81e:	2300      	movs	r3, #0
 800b820:	e000      	b.n	800b824 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800b822:	2302      	movs	r3, #2
  }
}
 800b824:	4618      	mov	r0, r3
 800b826:	3728      	adds	r7, #40	; 0x28
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}
 800b82c:	00010004 	.word	0x00010004

0800b830 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b088      	sub	sp, #32
 800b834:	af02      	add	r7, sp, #8
 800b836:	60f8      	str	r0, [r7, #12]
 800b838:	607a      	str	r2, [r7, #4]
 800b83a:	603b      	str	r3, [r7, #0]
 800b83c:	460b      	mov	r3, r1
 800b83e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b844:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	2b08      	cmp	r3, #8
 800b84a:	d006      	beq.n	800b85a <I2C_MasterRequestWrite+0x2a>
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	2b01      	cmp	r3, #1
 800b850:	d003      	beq.n	800b85a <I2C_MasterRequestWrite+0x2a>
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b858:	d108      	bne.n	800b86c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	681a      	ldr	r2, [r3, #0]
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b868:	601a      	str	r2, [r3, #0]
 800b86a:	e00b      	b.n	800b884 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b870:	2b12      	cmp	r3, #18
 800b872:	d107      	bne.n	800b884 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	681a      	ldr	r2, [r3, #0]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b882:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	9300      	str	r3, [sp, #0]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2200      	movs	r2, #0
 800b88c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b890:	68f8      	ldr	r0, [r7, #12]
 800b892:	f000 f91d 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800b896:	4603      	mov	r3, r0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00d      	beq.n	800b8b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b8aa:	d103      	bne.n	800b8b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b8b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	e035      	b.n	800b924 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	691b      	ldr	r3, [r3, #16]
 800b8bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b8c0:	d108      	bne.n	800b8d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800b8c2:	897b      	ldrh	r3, [r7, #10]
 800b8c4:	b2db      	uxtb	r3, r3
 800b8c6:	461a      	mov	r2, r3
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800b8d0:	611a      	str	r2, [r3, #16]
 800b8d2:	e01b      	b.n	800b90c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800b8d4:	897b      	ldrh	r3, [r7, #10]
 800b8d6:	11db      	asrs	r3, r3, #7
 800b8d8:	b2db      	uxtb	r3, r3
 800b8da:	f003 0306 	and.w	r3, r3, #6
 800b8de:	b2db      	uxtb	r3, r3
 800b8e0:	f063 030f 	orn	r3, r3, #15
 800b8e4:	b2da      	uxtb	r2, r3
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	687a      	ldr	r2, [r7, #4]
 800b8f0:	490e      	ldr	r1, [pc, #56]	; (800b92c <I2C_MasterRequestWrite+0xfc>)
 800b8f2:	68f8      	ldr	r0, [r7, #12]
 800b8f4:	f000 f943 	bl	800bb7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d001      	beq.n	800b902 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800b8fe:	2301      	movs	r3, #1
 800b900:	e010      	b.n	800b924 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800b902:	897b      	ldrh	r3, [r7, #10]
 800b904:	b2da      	uxtb	r2, r3
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	4907      	ldr	r1, [pc, #28]	; (800b930 <I2C_MasterRequestWrite+0x100>)
 800b912:	68f8      	ldr	r0, [r7, #12]
 800b914:	f000 f933 	bl	800bb7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800b918:	4603      	mov	r3, r0
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d001      	beq.n	800b922 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800b91e:	2301      	movs	r3, #1
 800b920:	e000      	b.n	800b924 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800b922:	2300      	movs	r3, #0
}
 800b924:	4618      	mov	r0, r3
 800b926:	3718      	adds	r7, #24
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}
 800b92c:	00010008 	.word	0x00010008
 800b930:	00010002 	.word	0x00010002

0800b934 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b088      	sub	sp, #32
 800b938:	af02      	add	r7, sp, #8
 800b93a:	60f8      	str	r0, [r7, #12]
 800b93c:	607a      	str	r2, [r7, #4]
 800b93e:	603b      	str	r3, [r7, #0]
 800b940:	460b      	mov	r3, r1
 800b942:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b948:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	681a      	ldr	r2, [r3, #0]
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b958:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800b95a:	697b      	ldr	r3, [r7, #20]
 800b95c:	2b08      	cmp	r3, #8
 800b95e:	d006      	beq.n	800b96e <I2C_MasterRequestRead+0x3a>
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	2b01      	cmp	r3, #1
 800b964:	d003      	beq.n	800b96e <I2C_MasterRequestRead+0x3a>
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b96c:	d108      	bne.n	800b980 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	681a      	ldr	r2, [r3, #0]
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b97c:	601a      	str	r2, [r3, #0]
 800b97e:	e00b      	b.n	800b998 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b984:	2b11      	cmp	r3, #17
 800b986:	d107      	bne.n	800b998 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b996:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	9300      	str	r3, [sp, #0]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800b9a4:	68f8      	ldr	r0, [r7, #12]
 800b9a6:	f000 f893 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d00d      	beq.n	800b9cc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b9be:	d103      	bne.n	800b9c8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b9c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800b9c8:	2303      	movs	r3, #3
 800b9ca:	e079      	b.n	800bac0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	691b      	ldr	r3, [r3, #16]
 800b9d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b9d4:	d108      	bne.n	800b9e8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800b9d6:	897b      	ldrh	r3, [r7, #10]
 800b9d8:	b2db      	uxtb	r3, r3
 800b9da:	f043 0301 	orr.w	r3, r3, #1
 800b9de:	b2da      	uxtb	r2, r3
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	611a      	str	r2, [r3, #16]
 800b9e6:	e05f      	b.n	800baa8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800b9e8:	897b      	ldrh	r3, [r7, #10]
 800b9ea:	11db      	asrs	r3, r3, #7
 800b9ec:	b2db      	uxtb	r3, r3
 800b9ee:	f003 0306 	and.w	r3, r3, #6
 800b9f2:	b2db      	uxtb	r3, r3
 800b9f4:	f063 030f 	orn	r3, r3, #15
 800b9f8:	b2da      	uxtb	r2, r3
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	4930      	ldr	r1, [pc, #192]	; (800bac8 <I2C_MasterRequestRead+0x194>)
 800ba06:	68f8      	ldr	r0, [r7, #12]
 800ba08:	f000 f8b9 	bl	800bb7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d001      	beq.n	800ba16 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800ba12:	2301      	movs	r3, #1
 800ba14:	e054      	b.n	800bac0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800ba16:	897b      	ldrh	r3, [r7, #10]
 800ba18:	b2da      	uxtb	r2, r3
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	687a      	ldr	r2, [r7, #4]
 800ba24:	4929      	ldr	r1, [pc, #164]	; (800bacc <I2C_MasterRequestRead+0x198>)
 800ba26:	68f8      	ldr	r0, [r7, #12]
 800ba28:	f000 f8a9 	bl	800bb7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d001      	beq.n	800ba36 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800ba32:	2301      	movs	r3, #1
 800ba34:	e044      	b.n	800bac0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ba36:	2300      	movs	r3, #0
 800ba38:	613b      	str	r3, [r7, #16]
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	695b      	ldr	r3, [r3, #20]
 800ba40:	613b      	str	r3, [r7, #16]
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	699b      	ldr	r3, [r3, #24]
 800ba48:	613b      	str	r3, [r7, #16]
 800ba4a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	681a      	ldr	r2, [r3, #0]
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba5a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	9300      	str	r3, [sp, #0]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f000 f831 	bl	800bad0 <I2C_WaitOnFlagUntilTimeout>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d00d      	beq.n	800ba90 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba82:	d103      	bne.n	800ba8c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba8a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800ba8c:	2303      	movs	r3, #3
 800ba8e:	e017      	b.n	800bac0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800ba90:	897b      	ldrh	r3, [r7, #10]
 800ba92:	11db      	asrs	r3, r3, #7
 800ba94:	b2db      	uxtb	r3, r3
 800ba96:	f003 0306 	and.w	r3, r3, #6
 800ba9a:	b2db      	uxtb	r3, r3
 800ba9c:	f063 030e 	orn	r3, r3, #14
 800baa0:	b2da      	uxtb	r2, r3
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	687a      	ldr	r2, [r7, #4]
 800baac:	4907      	ldr	r1, [pc, #28]	; (800bacc <I2C_MasterRequestRead+0x198>)
 800baae:	68f8      	ldr	r0, [r7, #12]
 800bab0:	f000 f865 	bl	800bb7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800bab4:	4603      	mov	r3, r0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d001      	beq.n	800babe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800baba:	2301      	movs	r3, #1
 800babc:	e000      	b.n	800bac0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800babe:	2300      	movs	r3, #0
}
 800bac0:	4618      	mov	r0, r3
 800bac2:	3718      	adds	r7, #24
 800bac4:	46bd      	mov	sp, r7
 800bac6:	bd80      	pop	{r7, pc}
 800bac8:	00010008 	.word	0x00010008
 800bacc:	00010002 	.word	0x00010002

0800bad0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b084      	sub	sp, #16
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	60f8      	str	r0, [r7, #12]
 800bad8:	60b9      	str	r1, [r7, #8]
 800bada:	603b      	str	r3, [r7, #0]
 800badc:	4613      	mov	r3, r2
 800bade:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bae0:	e025      	b.n	800bb2e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bae8:	d021      	beq.n	800bb2e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800baea:	f7fd ff89 	bl	8009a00 <HAL_GetTick>
 800baee:	4602      	mov	r2, r0
 800baf0:	69bb      	ldr	r3, [r7, #24]
 800baf2:	1ad3      	subs	r3, r2, r3
 800baf4:	683a      	ldr	r2, [r7, #0]
 800baf6:	429a      	cmp	r2, r3
 800baf8:	d302      	bcc.n	800bb00 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d116      	bne.n	800bb2e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	2200      	movs	r2, #0
 800bb04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	2220      	movs	r2, #32
 800bb0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	2200      	movs	r2, #0
 800bb12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb1a:	f043 0220 	orr.w	r2, r3, #32
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	2200      	movs	r2, #0
 800bb26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	e023      	b.n	800bb76 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	0c1b      	lsrs	r3, r3, #16
 800bb32:	b2db      	uxtb	r3, r3
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	d10d      	bne.n	800bb54 <I2C_WaitOnFlagUntilTimeout+0x84>
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	695b      	ldr	r3, [r3, #20]
 800bb3e:	43da      	mvns	r2, r3
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	4013      	ands	r3, r2
 800bb44:	b29b      	uxth	r3, r3
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	bf0c      	ite	eq
 800bb4a:	2301      	moveq	r3, #1
 800bb4c:	2300      	movne	r3, #0
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	461a      	mov	r2, r3
 800bb52:	e00c      	b.n	800bb6e <I2C_WaitOnFlagUntilTimeout+0x9e>
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	699b      	ldr	r3, [r3, #24]
 800bb5a:	43da      	mvns	r2, r3
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	4013      	ands	r3, r2
 800bb60:	b29b      	uxth	r3, r3
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	bf0c      	ite	eq
 800bb66:	2301      	moveq	r3, #1
 800bb68:	2300      	movne	r3, #0
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	461a      	mov	r2, r3
 800bb6e:	79fb      	ldrb	r3, [r7, #7]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d0b6      	beq.n	800bae2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bb74:	2300      	movs	r3, #0
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}

0800bb7e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800bb7e:	b580      	push	{r7, lr}
 800bb80:	b084      	sub	sp, #16
 800bb82:	af00      	add	r7, sp, #0
 800bb84:	60f8      	str	r0, [r7, #12]
 800bb86:	60b9      	str	r1, [r7, #8]
 800bb88:	607a      	str	r2, [r7, #4]
 800bb8a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bb8c:	e051      	b.n	800bc32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	695b      	ldr	r3, [r3, #20]
 800bb94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb9c:	d123      	bne.n	800bbe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bbac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800bbb6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	2200      	movs	r2, #0
 800bbbc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2220      	movs	r2, #32
 800bbc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	2200      	movs	r2, #0
 800bbca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbd2:	f043 0204 	orr.w	r2, r3, #4
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	2200      	movs	r2, #0
 800bbde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e046      	b.n	800bc74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbec:	d021      	beq.n	800bc32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bbee:	f7fd ff07 	bl	8009a00 <HAL_GetTick>
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	1ad3      	subs	r3, r2, r3
 800bbf8:	687a      	ldr	r2, [r7, #4]
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d302      	bcc.n	800bc04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d116      	bne.n	800bc32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2200      	movs	r2, #0
 800bc08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	2220      	movs	r2, #32
 800bc0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2200      	movs	r2, #0
 800bc16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc1e:	f043 0220 	orr.w	r2, r3, #32
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bc2e:	2301      	movs	r3, #1
 800bc30:	e020      	b.n	800bc74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	0c1b      	lsrs	r3, r3, #16
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	2b01      	cmp	r3, #1
 800bc3a:	d10c      	bne.n	800bc56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	695b      	ldr	r3, [r3, #20]
 800bc42:	43da      	mvns	r2, r3
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	4013      	ands	r3, r2
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	bf14      	ite	ne
 800bc4e:	2301      	movne	r3, #1
 800bc50:	2300      	moveq	r3, #0
 800bc52:	b2db      	uxtb	r3, r3
 800bc54:	e00b      	b.n	800bc6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	699b      	ldr	r3, [r3, #24]
 800bc5c:	43da      	mvns	r2, r3
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	4013      	ands	r3, r2
 800bc62:	b29b      	uxth	r3, r3
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	bf14      	ite	ne
 800bc68:	2301      	movne	r3, #1
 800bc6a:	2300      	moveq	r3, #0
 800bc6c:	b2db      	uxtb	r3, r3
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d18d      	bne.n	800bb8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800bc72:	2300      	movs	r3, #0
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3710      	adds	r7, #16
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b084      	sub	sp, #16
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	60f8      	str	r0, [r7, #12]
 800bc84:	60b9      	str	r1, [r7, #8]
 800bc86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bc88:	e02d      	b.n	800bce6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bc8a:	68f8      	ldr	r0, [r7, #12]
 800bc8c:	f000 f8ce 	bl	800be2c <I2C_IsAcknowledgeFailed>
 800bc90:	4603      	mov	r3, r0
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d001      	beq.n	800bc9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bc96:	2301      	movs	r3, #1
 800bc98:	e02d      	b.n	800bcf6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bca0:	d021      	beq.n	800bce6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bca2:	f7fd fead 	bl	8009a00 <HAL_GetTick>
 800bca6:	4602      	mov	r2, r0
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	1ad3      	subs	r3, r2, r3
 800bcac:	68ba      	ldr	r2, [r7, #8]
 800bcae:	429a      	cmp	r2, r3
 800bcb0:	d302      	bcc.n	800bcb8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800bcb2:	68bb      	ldr	r3, [r7, #8]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d116      	bne.n	800bce6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	2200      	movs	r2, #0
 800bcbc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	2220      	movs	r2, #32
 800bcc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcd2:	f043 0220 	orr.w	r2, r3, #32
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bce2:	2301      	movs	r3, #1
 800bce4:	e007      	b.n	800bcf6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	695b      	ldr	r3, [r3, #20]
 800bcec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bcf0:	2b80      	cmp	r3, #128	; 0x80
 800bcf2:	d1ca      	bne.n	800bc8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bcf4:	2300      	movs	r3, #0
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3710      	adds	r7, #16
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}

0800bcfe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bcfe:	b580      	push	{r7, lr}
 800bd00:	b084      	sub	sp, #16
 800bd02:	af00      	add	r7, sp, #0
 800bd04:	60f8      	str	r0, [r7, #12]
 800bd06:	60b9      	str	r1, [r7, #8]
 800bd08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bd0a:	e02d      	b.n	800bd68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800bd0c:	68f8      	ldr	r0, [r7, #12]
 800bd0e:	f000 f88d 	bl	800be2c <I2C_IsAcknowledgeFailed>
 800bd12:	4603      	mov	r3, r0
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d001      	beq.n	800bd1c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800bd18:	2301      	movs	r3, #1
 800bd1a:	e02d      	b.n	800bd78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bd1c:	68bb      	ldr	r3, [r7, #8]
 800bd1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd22:	d021      	beq.n	800bd68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd24:	f7fd fe6c 	bl	8009a00 <HAL_GetTick>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	1ad3      	subs	r3, r2, r3
 800bd2e:	68ba      	ldr	r2, [r7, #8]
 800bd30:	429a      	cmp	r2, r3
 800bd32:	d302      	bcc.n	800bd3a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d116      	bne.n	800bd68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	2220      	movs	r2, #32
 800bd44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd54:	f043 0220 	orr.w	r2, r3, #32
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800bd64:	2301      	movs	r3, #1
 800bd66:	e007      	b.n	800bd78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	695b      	ldr	r3, [r3, #20]
 800bd6e:	f003 0304 	and.w	r3, r3, #4
 800bd72:	2b04      	cmp	r3, #4
 800bd74:	d1ca      	bne.n	800bd0c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bd76:	2300      	movs	r3, #0
}
 800bd78:	4618      	mov	r0, r3
 800bd7a:	3710      	adds	r7, #16
 800bd7c:	46bd      	mov	sp, r7
 800bd7e:	bd80      	pop	{r7, pc}

0800bd80 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	b084      	sub	sp, #16
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	60f8      	str	r0, [r7, #12]
 800bd88:	60b9      	str	r1, [r7, #8]
 800bd8a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800bd8c:	e042      	b.n	800be14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	695b      	ldr	r3, [r3, #20]
 800bd94:	f003 0310 	and.w	r3, r3, #16
 800bd98:	2b10      	cmp	r3, #16
 800bd9a:	d119      	bne.n	800bdd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f06f 0210 	mvn.w	r2, #16
 800bda4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2220      	movs	r2, #32
 800bdb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	e029      	b.n	800be24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdd0:	f7fd fe16 	bl	8009a00 <HAL_GetTick>
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	1ad3      	subs	r3, r2, r3
 800bdda:	68ba      	ldr	r2, [r7, #8]
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d302      	bcc.n	800bde6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d116      	bne.n	800be14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	2200      	movs	r2, #0
 800bdea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	2220      	movs	r2, #32
 800bdf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be00:	f043 0220 	orr.w	r2, r3, #32
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	2200      	movs	r2, #0
 800be0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800be10:	2301      	movs	r3, #1
 800be12:	e007      	b.n	800be24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	695b      	ldr	r3, [r3, #20]
 800be1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be1e:	2b40      	cmp	r3, #64	; 0x40
 800be20:	d1b5      	bne.n	800bd8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800be22:	2300      	movs	r3, #0
}
 800be24:	4618      	mov	r0, r3
 800be26:	3710      	adds	r7, #16
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}

0800be2c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800be2c:	b480      	push	{r7}
 800be2e:	b083      	sub	sp, #12
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	695b      	ldr	r3, [r3, #20]
 800be3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800be42:	d11b      	bne.n	800be7c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800be4c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2200      	movs	r2, #0
 800be52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	2220      	movs	r2, #32
 800be58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2200      	movs	r2, #0
 800be60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be68:	f043 0204 	orr.w	r2, r3, #4
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2200      	movs	r2, #0
 800be74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800be78:	2301      	movs	r3, #1
 800be7a:	e000      	b.n	800be7e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800be7c:	2300      	movs	r3, #0
}
 800be7e:	4618      	mov	r0, r3
 800be80:	370c      	adds	r7, #12
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr
	...

0800be8c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b082      	sub	sp, #8
 800be90:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800be92:	2300      	movs	r3, #0
 800be94:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800be96:	2300      	movs	r3, #0
 800be98:	603b      	str	r3, [r7, #0]
 800be9a:	4b20      	ldr	r3, [pc, #128]	; (800bf1c <HAL_PWREx_EnableOverDrive+0x90>)
 800be9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be9e:	4a1f      	ldr	r2, [pc, #124]	; (800bf1c <HAL_PWREx_EnableOverDrive+0x90>)
 800bea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bea4:	6413      	str	r3, [r2, #64]	; 0x40
 800bea6:	4b1d      	ldr	r3, [pc, #116]	; (800bf1c <HAL_PWREx_EnableOverDrive+0x90>)
 800bea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800beae:	603b      	str	r3, [r7, #0]
 800beb0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800beb2:	4b1b      	ldr	r3, [pc, #108]	; (800bf20 <HAL_PWREx_EnableOverDrive+0x94>)
 800beb4:	2201      	movs	r2, #1
 800beb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800beb8:	f7fd fda2 	bl	8009a00 <HAL_GetTick>
 800bebc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bebe:	e009      	b.n	800bed4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bec0:	f7fd fd9e 	bl	8009a00 <HAL_GetTick>
 800bec4:	4602      	mov	r2, r0
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	1ad3      	subs	r3, r2, r3
 800beca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bece:	d901      	bls.n	800bed4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800bed0:	2303      	movs	r3, #3
 800bed2:	e01f      	b.n	800bf14 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bed4:	4b13      	ldr	r3, [pc, #76]	; (800bf24 <HAL_PWREx_EnableOverDrive+0x98>)
 800bed6:	685b      	ldr	r3, [r3, #4]
 800bed8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bedc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bee0:	d1ee      	bne.n	800bec0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800bee2:	4b11      	ldr	r3, [pc, #68]	; (800bf28 <HAL_PWREx_EnableOverDrive+0x9c>)
 800bee4:	2201      	movs	r2, #1
 800bee6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bee8:	f7fd fd8a 	bl	8009a00 <HAL_GetTick>
 800beec:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800beee:	e009      	b.n	800bf04 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bef0:	f7fd fd86 	bl	8009a00 <HAL_GetTick>
 800bef4:	4602      	mov	r2, r0
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	1ad3      	subs	r3, r2, r3
 800befa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800befe:	d901      	bls.n	800bf04 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800bf00:	2303      	movs	r3, #3
 800bf02:	e007      	b.n	800bf14 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bf04:	4b07      	ldr	r3, [pc, #28]	; (800bf24 <HAL_PWREx_EnableOverDrive+0x98>)
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bf10:	d1ee      	bne.n	800bef0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800bf12:	2300      	movs	r3, #0
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3708      	adds	r7, #8
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	40023800 	.word	0x40023800
 800bf20:	420e0040 	.word	0x420e0040
 800bf24:	40007000 	.word	0x40007000
 800bf28:	420e0044 	.word	0x420e0044

0800bf2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b084      	sub	sp, #16
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d101      	bne.n	800bf40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	e0cc      	b.n	800c0da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bf40:	4b68      	ldr	r3, [pc, #416]	; (800c0e4 <HAL_RCC_ClockConfig+0x1b8>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	f003 030f 	and.w	r3, r3, #15
 800bf48:	683a      	ldr	r2, [r7, #0]
 800bf4a:	429a      	cmp	r2, r3
 800bf4c:	d90c      	bls.n	800bf68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bf4e:	4b65      	ldr	r3, [pc, #404]	; (800c0e4 <HAL_RCC_ClockConfig+0x1b8>)
 800bf50:	683a      	ldr	r2, [r7, #0]
 800bf52:	b2d2      	uxtb	r2, r2
 800bf54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bf56:	4b63      	ldr	r3, [pc, #396]	; (800c0e4 <HAL_RCC_ClockConfig+0x1b8>)
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f003 030f 	and.w	r3, r3, #15
 800bf5e:	683a      	ldr	r2, [r7, #0]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d001      	beq.n	800bf68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800bf64:	2301      	movs	r3, #1
 800bf66:	e0b8      	b.n	800c0da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	f003 0302 	and.w	r3, r3, #2
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d020      	beq.n	800bfb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f003 0304 	and.w	r3, r3, #4
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d005      	beq.n	800bf8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800bf80:	4b59      	ldr	r3, [pc, #356]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf82:	689b      	ldr	r3, [r3, #8]
 800bf84:	4a58      	ldr	r2, [pc, #352]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800bf8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	f003 0308 	and.w	r3, r3, #8
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d005      	beq.n	800bfa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800bf98:	4b53      	ldr	r3, [pc, #332]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf9a:	689b      	ldr	r3, [r3, #8]
 800bf9c:	4a52      	ldr	r2, [pc, #328]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bf9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800bfa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bfa4:	4b50      	ldr	r3, [pc, #320]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	689b      	ldr	r3, [r3, #8]
 800bfb0:	494d      	ldr	r1, [pc, #308]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfb2:	4313      	orrs	r3, r2
 800bfb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f003 0301 	and.w	r3, r3, #1
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d044      	beq.n	800c04c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	685b      	ldr	r3, [r3, #4]
 800bfc6:	2b01      	cmp	r3, #1
 800bfc8:	d107      	bne.n	800bfda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bfca:	4b47      	ldr	r3, [pc, #284]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d119      	bne.n	800c00a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	e07f      	b.n	800c0da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	2b02      	cmp	r3, #2
 800bfe0:	d003      	beq.n	800bfea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800bfe6:	2b03      	cmp	r3, #3
 800bfe8:	d107      	bne.n	800bffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bfea:	4b3f      	ldr	r3, [pc, #252]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d109      	bne.n	800c00a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800bff6:	2301      	movs	r3, #1
 800bff8:	e06f      	b.n	800c0da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bffa:	4b3b      	ldr	r3, [pc, #236]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f003 0302 	and.w	r3, r3, #2
 800c002:	2b00      	cmp	r3, #0
 800c004:	d101      	bne.n	800c00a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c006:	2301      	movs	r3, #1
 800c008:	e067      	b.n	800c0da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c00a:	4b37      	ldr	r3, [pc, #220]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c00c:	689b      	ldr	r3, [r3, #8]
 800c00e:	f023 0203 	bic.w	r2, r3, #3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	685b      	ldr	r3, [r3, #4]
 800c016:	4934      	ldr	r1, [pc, #208]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c018:	4313      	orrs	r3, r2
 800c01a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c01c:	f7fd fcf0 	bl	8009a00 <HAL_GetTick>
 800c020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c022:	e00a      	b.n	800c03a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c024:	f7fd fcec 	bl	8009a00 <HAL_GetTick>
 800c028:	4602      	mov	r2, r0
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	1ad3      	subs	r3, r2, r3
 800c02e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c032:	4293      	cmp	r3, r2
 800c034:	d901      	bls.n	800c03a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c036:	2303      	movs	r3, #3
 800c038:	e04f      	b.n	800c0da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c03a:	4b2b      	ldr	r3, [pc, #172]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c03c:	689b      	ldr	r3, [r3, #8]
 800c03e:	f003 020c 	and.w	r2, r3, #12
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	685b      	ldr	r3, [r3, #4]
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	429a      	cmp	r2, r3
 800c04a:	d1eb      	bne.n	800c024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c04c:	4b25      	ldr	r3, [pc, #148]	; (800c0e4 <HAL_RCC_ClockConfig+0x1b8>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	f003 030f 	and.w	r3, r3, #15
 800c054:	683a      	ldr	r2, [r7, #0]
 800c056:	429a      	cmp	r2, r3
 800c058:	d20c      	bcs.n	800c074 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c05a:	4b22      	ldr	r3, [pc, #136]	; (800c0e4 <HAL_RCC_ClockConfig+0x1b8>)
 800c05c:	683a      	ldr	r2, [r7, #0]
 800c05e:	b2d2      	uxtb	r2, r2
 800c060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c062:	4b20      	ldr	r3, [pc, #128]	; (800c0e4 <HAL_RCC_ClockConfig+0x1b8>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f003 030f 	and.w	r3, r3, #15
 800c06a:	683a      	ldr	r2, [r7, #0]
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d001      	beq.n	800c074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e032      	b.n	800c0da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	f003 0304 	and.w	r3, r3, #4
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d008      	beq.n	800c092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c080:	4b19      	ldr	r3, [pc, #100]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c082:	689b      	ldr	r3, [r3, #8]
 800c084:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	68db      	ldr	r3, [r3, #12]
 800c08c:	4916      	ldr	r1, [pc, #88]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c08e:	4313      	orrs	r3, r2
 800c090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f003 0308 	and.w	r3, r3, #8
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d009      	beq.n	800c0b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c09e:	4b12      	ldr	r3, [pc, #72]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c0a0:	689b      	ldr	r3, [r3, #8]
 800c0a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	00db      	lsls	r3, r3, #3
 800c0ac:	490e      	ldr	r1, [pc, #56]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c0b2:	f000 f821 	bl	800c0f8 <HAL_RCC_GetSysClockFreq>
 800c0b6:	4601      	mov	r1, r0
 800c0b8:	4b0b      	ldr	r3, [pc, #44]	; (800c0e8 <HAL_RCC_ClockConfig+0x1bc>)
 800c0ba:	689b      	ldr	r3, [r3, #8]
 800c0bc:	091b      	lsrs	r3, r3, #4
 800c0be:	f003 030f 	and.w	r3, r3, #15
 800c0c2:	4a0a      	ldr	r2, [pc, #40]	; (800c0ec <HAL_RCC_ClockConfig+0x1c0>)
 800c0c4:	5cd3      	ldrb	r3, [r2, r3]
 800c0c6:	fa21 f303 	lsr.w	r3, r1, r3
 800c0ca:	4a09      	ldr	r2, [pc, #36]	; (800c0f0 <HAL_RCC_ClockConfig+0x1c4>)
 800c0cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c0ce:	4b09      	ldr	r3, [pc, #36]	; (800c0f4 <HAL_RCC_ClockConfig+0x1c8>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f7fd fc50 	bl	8009978 <HAL_InitTick>

  return HAL_OK;
 800c0d8:	2300      	movs	r3, #0
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3710      	adds	r7, #16
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	bd80      	pop	{r7, pc}
 800c0e2:	bf00      	nop
 800c0e4:	40023c00 	.word	0x40023c00
 800c0e8:	40023800 	.word	0x40023800
 800c0ec:	08018c60 	.word	0x08018c60
 800c0f0:	20000000 	.word	0x20000000
 800c0f4:	20000004 	.word	0x20000004

0800c0f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c0f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0fa:	b085      	sub	sp, #20
 800c0fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c0fe:	2300      	movs	r3, #0
 800c100:	607b      	str	r3, [r7, #4]
 800c102:	2300      	movs	r3, #0
 800c104:	60fb      	str	r3, [r7, #12]
 800c106:	2300      	movs	r3, #0
 800c108:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c10a:	2300      	movs	r3, #0
 800c10c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c10e:	4b63      	ldr	r3, [pc, #396]	; (800c29c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c110:	689b      	ldr	r3, [r3, #8]
 800c112:	f003 030c 	and.w	r3, r3, #12
 800c116:	2b04      	cmp	r3, #4
 800c118:	d007      	beq.n	800c12a <HAL_RCC_GetSysClockFreq+0x32>
 800c11a:	2b08      	cmp	r3, #8
 800c11c:	d008      	beq.n	800c130 <HAL_RCC_GetSysClockFreq+0x38>
 800c11e:	2b00      	cmp	r3, #0
 800c120:	f040 80b4 	bne.w	800c28c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c124:	4b5e      	ldr	r3, [pc, #376]	; (800c2a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c126:	60bb      	str	r3, [r7, #8]
       break;
 800c128:	e0b3      	b.n	800c292 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c12a:	4b5d      	ldr	r3, [pc, #372]	; (800c2a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c12c:	60bb      	str	r3, [r7, #8]
      break;
 800c12e:	e0b0      	b.n	800c292 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c130:	4b5a      	ldr	r3, [pc, #360]	; (800c29c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c132:	685b      	ldr	r3, [r3, #4]
 800c134:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c138:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c13a:	4b58      	ldr	r3, [pc, #352]	; (800c29c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c13c:	685b      	ldr	r3, [r3, #4]
 800c13e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c142:	2b00      	cmp	r3, #0
 800c144:	d04a      	beq.n	800c1dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c146:	4b55      	ldr	r3, [pc, #340]	; (800c29c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c148:	685b      	ldr	r3, [r3, #4]
 800c14a:	099b      	lsrs	r3, r3, #6
 800c14c:	f04f 0400 	mov.w	r4, #0
 800c150:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c154:	f04f 0200 	mov.w	r2, #0
 800c158:	ea03 0501 	and.w	r5, r3, r1
 800c15c:	ea04 0602 	and.w	r6, r4, r2
 800c160:	4629      	mov	r1, r5
 800c162:	4632      	mov	r2, r6
 800c164:	f04f 0300 	mov.w	r3, #0
 800c168:	f04f 0400 	mov.w	r4, #0
 800c16c:	0154      	lsls	r4, r2, #5
 800c16e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c172:	014b      	lsls	r3, r1, #5
 800c174:	4619      	mov	r1, r3
 800c176:	4622      	mov	r2, r4
 800c178:	1b49      	subs	r1, r1, r5
 800c17a:	eb62 0206 	sbc.w	r2, r2, r6
 800c17e:	f04f 0300 	mov.w	r3, #0
 800c182:	f04f 0400 	mov.w	r4, #0
 800c186:	0194      	lsls	r4, r2, #6
 800c188:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c18c:	018b      	lsls	r3, r1, #6
 800c18e:	1a5b      	subs	r3, r3, r1
 800c190:	eb64 0402 	sbc.w	r4, r4, r2
 800c194:	f04f 0100 	mov.w	r1, #0
 800c198:	f04f 0200 	mov.w	r2, #0
 800c19c:	00e2      	lsls	r2, r4, #3
 800c19e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c1a2:	00d9      	lsls	r1, r3, #3
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	4614      	mov	r4, r2
 800c1a8:	195b      	adds	r3, r3, r5
 800c1aa:	eb44 0406 	adc.w	r4, r4, r6
 800c1ae:	f04f 0100 	mov.w	r1, #0
 800c1b2:	f04f 0200 	mov.w	r2, #0
 800c1b6:	02a2      	lsls	r2, r4, #10
 800c1b8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c1bc:	0299      	lsls	r1, r3, #10
 800c1be:	460b      	mov	r3, r1
 800c1c0:	4614      	mov	r4, r2
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	4621      	mov	r1, r4
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f04f 0400 	mov.w	r4, #0
 800c1cc:	461a      	mov	r2, r3
 800c1ce:	4623      	mov	r3, r4
 800c1d0:	f7f4 fd72 	bl	8000cb8 <__aeabi_uldivmod>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	460c      	mov	r4, r1
 800c1d8:	60fb      	str	r3, [r7, #12]
 800c1da:	e049      	b.n	800c270 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c1dc:	4b2f      	ldr	r3, [pc, #188]	; (800c29c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c1de:	685b      	ldr	r3, [r3, #4]
 800c1e0:	099b      	lsrs	r3, r3, #6
 800c1e2:	f04f 0400 	mov.w	r4, #0
 800c1e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c1ea:	f04f 0200 	mov.w	r2, #0
 800c1ee:	ea03 0501 	and.w	r5, r3, r1
 800c1f2:	ea04 0602 	and.w	r6, r4, r2
 800c1f6:	4629      	mov	r1, r5
 800c1f8:	4632      	mov	r2, r6
 800c1fa:	f04f 0300 	mov.w	r3, #0
 800c1fe:	f04f 0400 	mov.w	r4, #0
 800c202:	0154      	lsls	r4, r2, #5
 800c204:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c208:	014b      	lsls	r3, r1, #5
 800c20a:	4619      	mov	r1, r3
 800c20c:	4622      	mov	r2, r4
 800c20e:	1b49      	subs	r1, r1, r5
 800c210:	eb62 0206 	sbc.w	r2, r2, r6
 800c214:	f04f 0300 	mov.w	r3, #0
 800c218:	f04f 0400 	mov.w	r4, #0
 800c21c:	0194      	lsls	r4, r2, #6
 800c21e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c222:	018b      	lsls	r3, r1, #6
 800c224:	1a5b      	subs	r3, r3, r1
 800c226:	eb64 0402 	sbc.w	r4, r4, r2
 800c22a:	f04f 0100 	mov.w	r1, #0
 800c22e:	f04f 0200 	mov.w	r2, #0
 800c232:	00e2      	lsls	r2, r4, #3
 800c234:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c238:	00d9      	lsls	r1, r3, #3
 800c23a:	460b      	mov	r3, r1
 800c23c:	4614      	mov	r4, r2
 800c23e:	195b      	adds	r3, r3, r5
 800c240:	eb44 0406 	adc.w	r4, r4, r6
 800c244:	f04f 0100 	mov.w	r1, #0
 800c248:	f04f 0200 	mov.w	r2, #0
 800c24c:	02a2      	lsls	r2, r4, #10
 800c24e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c252:	0299      	lsls	r1, r3, #10
 800c254:	460b      	mov	r3, r1
 800c256:	4614      	mov	r4, r2
 800c258:	4618      	mov	r0, r3
 800c25a:	4621      	mov	r1, r4
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	f04f 0400 	mov.w	r4, #0
 800c262:	461a      	mov	r2, r3
 800c264:	4623      	mov	r3, r4
 800c266:	f7f4 fd27 	bl	8000cb8 <__aeabi_uldivmod>
 800c26a:	4603      	mov	r3, r0
 800c26c:	460c      	mov	r4, r1
 800c26e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c270:	4b0a      	ldr	r3, [pc, #40]	; (800c29c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c272:	685b      	ldr	r3, [r3, #4]
 800c274:	0c1b      	lsrs	r3, r3, #16
 800c276:	f003 0303 	and.w	r3, r3, #3
 800c27a:	3301      	adds	r3, #1
 800c27c:	005b      	lsls	r3, r3, #1
 800c27e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c280:	68fa      	ldr	r2, [r7, #12]
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	fbb2 f3f3 	udiv	r3, r2, r3
 800c288:	60bb      	str	r3, [r7, #8]
      break;
 800c28a:	e002      	b.n	800c292 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c28c:	4b04      	ldr	r3, [pc, #16]	; (800c2a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c28e:	60bb      	str	r3, [r7, #8]
      break;
 800c290:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c292:	68bb      	ldr	r3, [r7, #8]
}
 800c294:	4618      	mov	r0, r3
 800c296:	3714      	adds	r7, #20
 800c298:	46bd      	mov	sp, r7
 800c29a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c29c:	40023800 	.word	0x40023800
 800c2a0:	00f42400 	.word	0x00f42400

0800c2a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c2a4:	b480      	push	{r7}
 800c2a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c2a8:	4b03      	ldr	r3, [pc, #12]	; (800c2b8 <HAL_RCC_GetHCLKFreq+0x14>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b4:	4770      	bx	lr
 800c2b6:	bf00      	nop
 800c2b8:	20000000 	.word	0x20000000

0800c2bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c2c0:	f7ff fff0 	bl	800c2a4 <HAL_RCC_GetHCLKFreq>
 800c2c4:	4601      	mov	r1, r0
 800c2c6:	4b05      	ldr	r3, [pc, #20]	; (800c2dc <HAL_RCC_GetPCLK1Freq+0x20>)
 800c2c8:	689b      	ldr	r3, [r3, #8]
 800c2ca:	0a9b      	lsrs	r3, r3, #10
 800c2cc:	f003 0307 	and.w	r3, r3, #7
 800c2d0:	4a03      	ldr	r2, [pc, #12]	; (800c2e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c2d2:	5cd3      	ldrb	r3, [r2, r3]
 800c2d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	bd80      	pop	{r7, pc}
 800c2dc:	40023800 	.word	0x40023800
 800c2e0:	08018c70 	.word	0x08018c70

0800c2e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c2e8:	f7ff ffdc 	bl	800c2a4 <HAL_RCC_GetHCLKFreq>
 800c2ec:	4601      	mov	r1, r0
 800c2ee:	4b05      	ldr	r3, [pc, #20]	; (800c304 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c2f0:	689b      	ldr	r3, [r3, #8]
 800c2f2:	0b5b      	lsrs	r3, r3, #13
 800c2f4:	f003 0307 	and.w	r3, r3, #7
 800c2f8:	4a03      	ldr	r2, [pc, #12]	; (800c308 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c2fa:	5cd3      	ldrb	r3, [r2, r3]
 800c2fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c300:	4618      	mov	r0, r3
 800c302:	bd80      	pop	{r7, pc}
 800c304:	40023800 	.word	0x40023800
 800c308:	08018c70 	.word	0x08018c70

0800c30c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b088      	sub	sp, #32
 800c310:	af00      	add	r7, sp, #0
 800c312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c314:	2300      	movs	r3, #0
 800c316:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800c318:	2300      	movs	r3, #0
 800c31a:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800c31c:	2300      	movs	r3, #0
 800c31e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800c320:	2300      	movs	r3, #0
 800c322:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800c324:	2300      	movs	r3, #0
 800c326:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c330:	2b00      	cmp	r3, #0
 800c332:	d00a      	beq.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c334:	4b66      	ldr	r3, [pc, #408]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c336:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c33a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c342:	4963      	ldr	r1, [pc, #396]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c344:	4313      	orrs	r3, r2
 800c346:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c352:	2b00      	cmp	r3, #0
 800c354:	d00a      	beq.n	800c36c <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800c356:	4b5e      	ldr	r3, [pc, #376]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c358:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c35c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c364:	495a      	ldr	r1, [pc, #360]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c366:	4313      	orrs	r3, r2
 800c368:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f003 0301 	and.w	r3, r3, #1
 800c374:	2b00      	cmp	r3, #0
 800c376:	d10b      	bne.n	800c390 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c380:	2b00      	cmp	r3, #0
 800c382:	d105      	bne.n	800c390 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d075      	beq.n	800c47c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c390:	4b50      	ldr	r3, [pc, #320]	; (800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c392:	2200      	movs	r2, #0
 800c394:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c396:	f7fd fb33 	bl	8009a00 <HAL_GetTick>
 800c39a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c39c:	e008      	b.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c39e:	f7fd fb2f 	bl	8009a00 <HAL_GetTick>
 800c3a2:	4602      	mov	r2, r0
 800c3a4:	69fb      	ldr	r3, [r7, #28]
 800c3a6:	1ad3      	subs	r3, r2, r3
 800c3a8:	2b02      	cmp	r3, #2
 800c3aa:	d901      	bls.n	800c3b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c3ac:	2303      	movs	r3, #3
 800c3ae:	e1dc      	b.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c3b0:	4b47      	ldr	r3, [pc, #284]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d1f0      	bne.n	800c39e <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f003 0301 	and.w	r3, r3, #1
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d009      	beq.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	685b      	ldr	r3, [r3, #4]
 800c3cc:	019a      	lsls	r2, r3, #6
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	689b      	ldr	r3, [r3, #8]
 800c3d2:	071b      	lsls	r3, r3, #28
 800c3d4:	493e      	ldr	r1, [pc, #248]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f003 0302 	and.w	r3, r3, #2
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d01f      	beq.n	800c428 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c3e8:	4b39      	ldr	r3, [pc, #228]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c3ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c3ee:	0f1b      	lsrs	r3, r3, #28
 800c3f0:	f003 0307 	and.w	r3, r3, #7
 800c3f4:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	685b      	ldr	r3, [r3, #4]
 800c3fa:	019a      	lsls	r2, r3, #6
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	68db      	ldr	r3, [r3, #12]
 800c400:	061b      	lsls	r3, r3, #24
 800c402:	431a      	orrs	r2, r3
 800c404:	69bb      	ldr	r3, [r7, #24]
 800c406:	071b      	lsls	r3, r3, #28
 800c408:	4931      	ldr	r1, [pc, #196]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c40a:	4313      	orrs	r3, r2
 800c40c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c410:	4b2f      	ldr	r3, [pc, #188]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c412:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c416:	f023 021f 	bic.w	r2, r3, #31
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6a1b      	ldr	r3, [r3, #32]
 800c41e:	3b01      	subs	r3, #1
 800c420:	492b      	ldr	r1, [pc, #172]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c422:	4313      	orrs	r3, r2
 800c424:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c430:	2b00      	cmp	r3, #0
 800c432:	d00d      	beq.n	800c450 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	685b      	ldr	r3, [r3, #4]
 800c438:	019a      	lsls	r2, r3, #6
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	68db      	ldr	r3, [r3, #12]
 800c43e:	061b      	lsls	r3, r3, #24
 800c440:	431a      	orrs	r2, r3
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	689b      	ldr	r3, [r3, #8]
 800c446:	071b      	lsls	r3, r3, #28
 800c448:	4921      	ldr	r1, [pc, #132]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c44a:	4313      	orrs	r3, r2
 800c44c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c450:	4b20      	ldr	r3, [pc, #128]	; (800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800c452:	2201      	movs	r2, #1
 800c454:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c456:	f7fd fad3 	bl	8009a00 <HAL_GetTick>
 800c45a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c45c:	e008      	b.n	800c470 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c45e:	f7fd facf 	bl	8009a00 <HAL_GetTick>
 800c462:	4602      	mov	r2, r0
 800c464:	69fb      	ldr	r3, [r7, #28]
 800c466:	1ad3      	subs	r3, r2, r3
 800c468:	2b02      	cmp	r3, #2
 800c46a:	d901      	bls.n	800c470 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c46c:	2303      	movs	r3, #3
 800c46e:	e17c      	b.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c470:	4b17      	ldr	r3, [pc, #92]	; (800c4d0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d0f0      	beq.n	800c45e <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	f003 0304 	and.w	r3, r3, #4
 800c484:	2b00      	cmp	r3, #0
 800c486:	d112      	bne.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c490:	2b00      	cmp	r3, #0
 800c492:	d10c      	bne.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	f000 80ce 	beq.w	800c63e <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800c4a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c4aa:	f040 80c8 	bne.w	800c63e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c4ae:	4b0a      	ldr	r3, [pc, #40]	; (800c4d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c4b4:	f7fd faa4 	bl	8009a00 <HAL_GetTick>
 800c4b8:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c4ba:	e00f      	b.n	800c4dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c4bc:	f7fd faa0 	bl	8009a00 <HAL_GetTick>
 800c4c0:	4602      	mov	r2, r0
 800c4c2:	69fb      	ldr	r3, [r7, #28]
 800c4c4:	1ad3      	subs	r3, r2, r3
 800c4c6:	2b02      	cmp	r3, #2
 800c4c8:	d908      	bls.n	800c4dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c4ca:	2303      	movs	r3, #3
 800c4cc:	e14d      	b.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800c4ce:	bf00      	nop
 800c4d0:	40023800 	.word	0x40023800
 800c4d4:	42470068 	.word	0x42470068
 800c4d8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c4dc:	4ba5      	ldr	r3, [pc, #660]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c4e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4e8:	d0e8      	beq.n	800c4bc <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f003 0304 	and.w	r3, r3, #4
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d02e      	beq.n	800c554 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c4f6:	4b9f      	ldr	r3, [pc, #636]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c4f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4fc:	0c1b      	lsrs	r3, r3, #16
 800c4fe:	f003 0303 	and.w	r3, r3, #3
 800c502:	3301      	adds	r3, #1
 800c504:	005b      	lsls	r3, r3, #1
 800c506:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c508:	4b9a      	ldr	r3, [pc, #616]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c50a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c50e:	0f1b      	lsrs	r3, r3, #28
 800c510:	f003 0307 	and.w	r3, r3, #7
 800c514:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	691b      	ldr	r3, [r3, #16]
 800c51a:	019a      	lsls	r2, r3, #6
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	085b      	lsrs	r3, r3, #1
 800c520:	3b01      	subs	r3, #1
 800c522:	041b      	lsls	r3, r3, #16
 800c524:	431a      	orrs	r2, r3
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	699b      	ldr	r3, [r3, #24]
 800c52a:	061b      	lsls	r3, r3, #24
 800c52c:	431a      	orrs	r2, r3
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	071b      	lsls	r3, r3, #28
 800c532:	4990      	ldr	r1, [pc, #576]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c534:	4313      	orrs	r3, r2
 800c536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c53a:	4b8e      	ldr	r3, [pc, #568]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c53c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c540:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c548:	3b01      	subs	r3, #1
 800c54a:	021b      	lsls	r3, r3, #8
 800c54c:	4989      	ldr	r1, [pc, #548]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c54e:	4313      	orrs	r3, r2
 800c550:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	f003 0308 	and.w	r3, r3, #8
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d02c      	beq.n	800c5ba <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800c560:	4b84      	ldr	r3, [pc, #528]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c566:	0c1b      	lsrs	r3, r3, #16
 800c568:	f003 0303 	and.w	r3, r3, #3
 800c56c:	3301      	adds	r3, #1
 800c56e:	005b      	lsls	r3, r3, #1
 800c570:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c572:	4b80      	ldr	r3, [pc, #512]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c578:	0e1b      	lsrs	r3, r3, #24
 800c57a:	f003 030f 	and.w	r3, r3, #15
 800c57e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	691b      	ldr	r3, [r3, #16]
 800c584:	019a      	lsls	r2, r3, #6
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	085b      	lsrs	r3, r3, #1
 800c58a:	3b01      	subs	r3, #1
 800c58c:	041b      	lsls	r3, r3, #16
 800c58e:	431a      	orrs	r2, r3
 800c590:	693b      	ldr	r3, [r7, #16]
 800c592:	061b      	lsls	r3, r3, #24
 800c594:	431a      	orrs	r2, r3
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	69db      	ldr	r3, [r3, #28]
 800c59a:	071b      	lsls	r3, r3, #28
 800c59c:	4975      	ldr	r1, [pc, #468]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c59e:	4313      	orrs	r3, r2
 800c5a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c5a4:	4b73      	ldr	r3, [pc, #460]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c5aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5b2:	4970      	ldr	r1, [pc, #448]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d024      	beq.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800c5ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c5ce:	d11f      	bne.n	800c610 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c5d0:	4b68      	ldr	r3, [pc, #416]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5d6:	0e1b      	lsrs	r3, r3, #24
 800c5d8:	f003 030f 	and.w	r3, r3, #15
 800c5dc:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c5de:	4b65      	ldr	r3, [pc, #404]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c5e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5e4:	0f1b      	lsrs	r3, r3, #28
 800c5e6:	f003 0307 	and.w	r3, r3, #7
 800c5ea:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	691b      	ldr	r3, [r3, #16]
 800c5f0:	019a      	lsls	r2, r3, #6
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	695b      	ldr	r3, [r3, #20]
 800c5f6:	085b      	lsrs	r3, r3, #1
 800c5f8:	3b01      	subs	r3, #1
 800c5fa:	041b      	lsls	r3, r3, #16
 800c5fc:	431a      	orrs	r2, r3
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	061b      	lsls	r3, r3, #24
 800c602:	431a      	orrs	r2, r3
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	071b      	lsls	r3, r3, #28
 800c608:	495a      	ldr	r1, [pc, #360]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c60a:	4313      	orrs	r3, r2
 800c60c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c610:	4b59      	ldr	r3, [pc, #356]	; (800c778 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800c612:	2201      	movs	r2, #1
 800c614:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c616:	f7fd f9f3 	bl	8009a00 <HAL_GetTick>
 800c61a:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c61c:	e008      	b.n	800c630 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c61e:	f7fd f9ef 	bl	8009a00 <HAL_GetTick>
 800c622:	4602      	mov	r2, r0
 800c624:	69fb      	ldr	r3, [r7, #28]
 800c626:	1ad3      	subs	r3, r2, r3
 800c628:	2b02      	cmp	r3, #2
 800c62a:	d901      	bls.n	800c630 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c62c:	2303      	movs	r3, #3
 800c62e:	e09c      	b.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c630:	4b50      	ldr	r3, [pc, #320]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c638:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c63c:	d1ef      	bne.n	800c61e <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f003 0320 	and.w	r3, r3, #32
 800c646:	2b00      	cmp	r3, #0
 800c648:	f000 8083 	beq.w	800c752 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c64c:	2300      	movs	r3, #0
 800c64e:	60bb      	str	r3, [r7, #8]
 800c650:	4b48      	ldr	r3, [pc, #288]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c654:	4a47      	ldr	r2, [pc, #284]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c656:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c65a:	6413      	str	r3, [r2, #64]	; 0x40
 800c65c:	4b45      	ldr	r3, [pc, #276]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c65e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c664:	60bb      	str	r3, [r7, #8]
 800c666:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c668:	4b44      	ldr	r3, [pc, #272]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4a43      	ldr	r2, [pc, #268]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c66e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c672:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c674:	f7fd f9c4 	bl	8009a00 <HAL_GetTick>
 800c678:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c67a:	e008      	b.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c67c:	f7fd f9c0 	bl	8009a00 <HAL_GetTick>
 800c680:	4602      	mov	r2, r0
 800c682:	69fb      	ldr	r3, [r7, #28]
 800c684:	1ad3      	subs	r3, r2, r3
 800c686:	2b02      	cmp	r3, #2
 800c688:	d901      	bls.n	800c68e <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800c68a:	2303      	movs	r3, #3
 800c68c:	e06d      	b.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c68e:	4b3b      	ldr	r3, [pc, #236]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c696:	2b00      	cmp	r3, #0
 800c698:	d0f0      	beq.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c69a:	4b36      	ldr	r3, [pc, #216]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c69c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c69e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6a2:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c6a4:	69bb      	ldr	r3, [r7, #24]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d02f      	beq.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6b2:	69ba      	ldr	r2, [r7, #24]
 800c6b4:	429a      	cmp	r2, r3
 800c6b6:	d028      	beq.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c6b8:	4b2e      	ldr	r3, [pc, #184]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c6c0:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c6c2:	4b2f      	ldr	r3, [pc, #188]	; (800c780 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c6c4:	2201      	movs	r2, #1
 800c6c6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c6c8:	4b2d      	ldr	r3, [pc, #180]	; (800c780 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c6ce:	4a29      	ldr	r2, [pc, #164]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6d0:	69bb      	ldr	r3, [r7, #24]
 800c6d2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c6d4:	4b27      	ldr	r3, [pc, #156]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c6d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6d8:	f003 0301 	and.w	r3, r3, #1
 800c6dc:	2b01      	cmp	r3, #1
 800c6de:	d114      	bne.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c6e0:	f7fd f98e 	bl	8009a00 <HAL_GetTick>
 800c6e4:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c6e6:	e00a      	b.n	800c6fe <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c6e8:	f7fd f98a 	bl	8009a00 <HAL_GetTick>
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	69fb      	ldr	r3, [r7, #28]
 800c6f0:	1ad3      	subs	r3, r2, r3
 800c6f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800c6f6:	4293      	cmp	r3, r2
 800c6f8:	d901      	bls.n	800c6fe <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800c6fa:	2303      	movs	r3, #3
 800c6fc:	e035      	b.n	800c76a <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c6fe:	4b1d      	ldr	r3, [pc, #116]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c702:	f003 0302 	and.w	r3, r3, #2
 800c706:	2b00      	cmp	r3, #0
 800c708:	d0ee      	beq.n	800c6e8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c70e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c712:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c716:	d10d      	bne.n	800c734 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800c718:	4b16      	ldr	r3, [pc, #88]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c71a:	689b      	ldr	r3, [r3, #8]
 800c71c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c724:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c72c:	4911      	ldr	r1, [pc, #68]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c72e:	4313      	orrs	r3, r2
 800c730:	608b      	str	r3, [r1, #8]
 800c732:	e005      	b.n	800c740 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800c734:	4b0f      	ldr	r3, [pc, #60]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c736:	689b      	ldr	r3, [r3, #8]
 800c738:	4a0e      	ldr	r2, [pc, #56]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c73a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c73e:	6093      	str	r3, [r2, #8]
 800c740:	4b0c      	ldr	r3, [pc, #48]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c742:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c74c:	4909      	ldr	r1, [pc, #36]	; (800c774 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800c74e:	4313      	orrs	r3, r2
 800c750:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 0310 	and.w	r3, r3, #16
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d004      	beq.n	800c768 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800c764:	4b07      	ldr	r3, [pc, #28]	; (800c784 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800c766:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c768:	2300      	movs	r3, #0
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3720      	adds	r7, #32
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}
 800c772:	bf00      	nop
 800c774:	40023800 	.word	0x40023800
 800c778:	42470070 	.word	0x42470070
 800c77c:	40007000 	.word	0x40007000
 800c780:	42470e40 	.word	0x42470e40
 800c784:	424711e0 	.word	0x424711e0

0800c788 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c788:	b580      	push	{r7, lr}
 800c78a:	b086      	sub	sp, #24
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c790:	2300      	movs	r3, #0
 800c792:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f003 0301 	and.w	r3, r3, #1
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d075      	beq.n	800c88c <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c7a0:	4ba2      	ldr	r3, [pc, #648]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c7a2:	689b      	ldr	r3, [r3, #8]
 800c7a4:	f003 030c 	and.w	r3, r3, #12
 800c7a8:	2b04      	cmp	r3, #4
 800c7aa:	d00c      	beq.n	800c7c6 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c7ac:	4b9f      	ldr	r3, [pc, #636]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c7ae:	689b      	ldr	r3, [r3, #8]
 800c7b0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800c7b4:	2b08      	cmp	r3, #8
 800c7b6:	d112      	bne.n	800c7de <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800c7b8:	4b9c      	ldr	r3, [pc, #624]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c7c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c7c4:	d10b      	bne.n	800c7de <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c7c6:	4b99      	ldr	r3, [pc, #612]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d05b      	beq.n	800c88a <HAL_RCC_OscConfig+0x102>
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	685b      	ldr	r3, [r3, #4]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d157      	bne.n	800c88a <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800c7da:	2301      	movs	r3, #1
 800c7dc:	e20b      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	685b      	ldr	r3, [r3, #4]
 800c7e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c7e6:	d106      	bne.n	800c7f6 <HAL_RCC_OscConfig+0x6e>
 800c7e8:	4b90      	ldr	r3, [pc, #576]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	4a8f      	ldr	r2, [pc, #572]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c7ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c7f2:	6013      	str	r3, [r2, #0]
 800c7f4:	e01d      	b.n	800c832 <HAL_RCC_OscConfig+0xaa>
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	685b      	ldr	r3, [r3, #4]
 800c7fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c7fe:	d10c      	bne.n	800c81a <HAL_RCC_OscConfig+0x92>
 800c800:	4b8a      	ldr	r3, [pc, #552]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	4a89      	ldr	r2, [pc, #548]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c806:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c80a:	6013      	str	r3, [r2, #0]
 800c80c:	4b87      	ldr	r3, [pc, #540]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	4a86      	ldr	r2, [pc, #536]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c812:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c816:	6013      	str	r3, [r2, #0]
 800c818:	e00b      	b.n	800c832 <HAL_RCC_OscConfig+0xaa>
 800c81a:	4b84      	ldr	r3, [pc, #528]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	4a83      	ldr	r2, [pc, #524]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c820:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c824:	6013      	str	r3, [r2, #0]
 800c826:	4b81      	ldr	r3, [pc, #516]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a80      	ldr	r2, [pc, #512]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c82c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c830:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d013      	beq.n	800c862 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c83a:	f7fd f8e1 	bl	8009a00 <HAL_GetTick>
 800c83e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c840:	e008      	b.n	800c854 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c842:	f7fd f8dd 	bl	8009a00 <HAL_GetTick>
 800c846:	4602      	mov	r2, r0
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	1ad3      	subs	r3, r2, r3
 800c84c:	2b64      	cmp	r3, #100	; 0x64
 800c84e:	d901      	bls.n	800c854 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800c850:	2303      	movs	r3, #3
 800c852:	e1d0      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c854:	4b75      	ldr	r3, [pc, #468]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d0f0      	beq.n	800c842 <HAL_RCC_OscConfig+0xba>
 800c860:	e014      	b.n	800c88c <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c862:	f7fd f8cd 	bl	8009a00 <HAL_GetTick>
 800c866:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c868:	e008      	b.n	800c87c <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800c86a:	f7fd f8c9 	bl	8009a00 <HAL_GetTick>
 800c86e:	4602      	mov	r2, r0
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	1ad3      	subs	r3, r2, r3
 800c874:	2b64      	cmp	r3, #100	; 0x64
 800c876:	d901      	bls.n	800c87c <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800c878:	2303      	movs	r3, #3
 800c87a:	e1bc      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800c87c:	4b6b      	ldr	r3, [pc, #428]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c884:	2b00      	cmp	r3, #0
 800c886:	d1f0      	bne.n	800c86a <HAL_RCC_OscConfig+0xe2>
 800c888:	e000      	b.n	800c88c <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c88a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	f003 0302 	and.w	r3, r3, #2
 800c894:	2b00      	cmp	r3, #0
 800c896:	d063      	beq.n	800c960 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c898:	4b64      	ldr	r3, [pc, #400]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c89a:	689b      	ldr	r3, [r3, #8]
 800c89c:	f003 030c 	and.w	r3, r3, #12
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d00b      	beq.n	800c8bc <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c8a4:	4b61      	ldr	r3, [pc, #388]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c8a6:	689b      	ldr	r3, [r3, #8]
 800c8a8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800c8ac:	2b08      	cmp	r3, #8
 800c8ae:	d11c      	bne.n	800c8ea <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800c8b0:	4b5e      	ldr	r3, [pc, #376]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c8b2:	685b      	ldr	r3, [r3, #4]
 800c8b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d116      	bne.n	800c8ea <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c8bc:	4b5b      	ldr	r3, [pc, #364]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f003 0302 	and.w	r3, r3, #2
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d005      	beq.n	800c8d4 <HAL_RCC_OscConfig+0x14c>
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	68db      	ldr	r3, [r3, #12]
 800c8cc:	2b01      	cmp	r3, #1
 800c8ce:	d001      	beq.n	800c8d4 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800c8d0:	2301      	movs	r3, #1
 800c8d2:	e190      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c8d4:	4b55      	ldr	r3, [pc, #340]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	691b      	ldr	r3, [r3, #16]
 800c8e0:	00db      	lsls	r3, r3, #3
 800c8e2:	4952      	ldr	r1, [pc, #328]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c8e4:	4313      	orrs	r3, r2
 800c8e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800c8e8:	e03a      	b.n	800c960 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	68db      	ldr	r3, [r3, #12]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d020      	beq.n	800c934 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c8f2:	4b4f      	ldr	r3, [pc, #316]	; (800ca30 <HAL_RCC_OscConfig+0x2a8>)
 800c8f4:	2201      	movs	r2, #1
 800c8f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8f8:	f7fd f882 	bl	8009a00 <HAL_GetTick>
 800c8fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c8fe:	e008      	b.n	800c912 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c900:	f7fd f87e 	bl	8009a00 <HAL_GetTick>
 800c904:	4602      	mov	r2, r0
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	1ad3      	subs	r3, r2, r3
 800c90a:	2b02      	cmp	r3, #2
 800c90c:	d901      	bls.n	800c912 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800c90e:	2303      	movs	r3, #3
 800c910:	e171      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c912:	4b46      	ldr	r3, [pc, #280]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f003 0302 	and.w	r3, r3, #2
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d0f0      	beq.n	800c900 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c91e:	4b43      	ldr	r3, [pc, #268]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	691b      	ldr	r3, [r3, #16]
 800c92a:	00db      	lsls	r3, r3, #3
 800c92c:	493f      	ldr	r1, [pc, #252]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c92e:	4313      	orrs	r3, r2
 800c930:	600b      	str	r3, [r1, #0]
 800c932:	e015      	b.n	800c960 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c934:	4b3e      	ldr	r3, [pc, #248]	; (800ca30 <HAL_RCC_OscConfig+0x2a8>)
 800c936:	2200      	movs	r2, #0
 800c938:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c93a:	f7fd f861 	bl	8009a00 <HAL_GetTick>
 800c93e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c940:	e008      	b.n	800c954 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800c942:	f7fd f85d 	bl	8009a00 <HAL_GetTick>
 800c946:	4602      	mov	r2, r0
 800c948:	693b      	ldr	r3, [r7, #16]
 800c94a:	1ad3      	subs	r3, r2, r3
 800c94c:	2b02      	cmp	r3, #2
 800c94e:	d901      	bls.n	800c954 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800c950:	2303      	movs	r3, #3
 800c952:	e150      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800c954:	4b35      	ldr	r3, [pc, #212]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	f003 0302 	and.w	r3, r3, #2
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d1f0      	bne.n	800c942 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f003 0308 	and.w	r3, r3, #8
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d030      	beq.n	800c9ce <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	695b      	ldr	r3, [r3, #20]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d016      	beq.n	800c9a2 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800c974:	4b2f      	ldr	r3, [pc, #188]	; (800ca34 <HAL_RCC_OscConfig+0x2ac>)
 800c976:	2201      	movs	r2, #1
 800c978:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c97a:	f7fd f841 	bl	8009a00 <HAL_GetTick>
 800c97e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c980:	e008      	b.n	800c994 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c982:	f7fd f83d 	bl	8009a00 <HAL_GetTick>
 800c986:	4602      	mov	r2, r0
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	1ad3      	subs	r3, r2, r3
 800c98c:	2b02      	cmp	r3, #2
 800c98e:	d901      	bls.n	800c994 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800c990:	2303      	movs	r3, #3
 800c992:	e130      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800c994:	4b25      	ldr	r3, [pc, #148]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c998:	f003 0302 	and.w	r3, r3, #2
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d0f0      	beq.n	800c982 <HAL_RCC_OscConfig+0x1fa>
 800c9a0:	e015      	b.n	800c9ce <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800c9a2:	4b24      	ldr	r3, [pc, #144]	; (800ca34 <HAL_RCC_OscConfig+0x2ac>)
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c9a8:	f7fd f82a 	bl	8009a00 <HAL_GetTick>
 800c9ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c9ae:	e008      	b.n	800c9c2 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800c9b0:	f7fd f826 	bl	8009a00 <HAL_GetTick>
 800c9b4:	4602      	mov	r2, r0
 800c9b6:	693b      	ldr	r3, [r7, #16]
 800c9b8:	1ad3      	subs	r3, r2, r3
 800c9ba:	2b02      	cmp	r3, #2
 800c9bc:	d901      	bls.n	800c9c2 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800c9be:	2303      	movs	r3, #3
 800c9c0:	e119      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800c9c2:	4b1a      	ldr	r3, [pc, #104]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c9c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c9c6:	f003 0302 	and.w	r3, r3, #2
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d1f0      	bne.n	800c9b0 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	f003 0304 	and.w	r3, r3, #4
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	f000 809f 	beq.w	800cb1a <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c9dc:	2300      	movs	r3, #0
 800c9de:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c9e0:	4b12      	ldr	r3, [pc, #72]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c9e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d10f      	bne.n	800ca0c <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	60fb      	str	r3, [r7, #12]
 800c9f0:	4b0e      	ldr	r3, [pc, #56]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9f4:	4a0d      	ldr	r2, [pc, #52]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c9f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c9fa:	6413      	str	r3, [r2, #64]	; 0x40
 800c9fc:	4b0b      	ldr	r3, [pc, #44]	; (800ca2c <HAL_RCC_OscConfig+0x2a4>)
 800c9fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ca04:	60fb      	str	r3, [r7, #12]
 800ca06:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ca0c:	4b0a      	ldr	r3, [pc, #40]	; (800ca38 <HAL_RCC_OscConfig+0x2b0>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d120      	bne.n	800ca5a <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ca18:	4b07      	ldr	r3, [pc, #28]	; (800ca38 <HAL_RCC_OscConfig+0x2b0>)
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	4a06      	ldr	r2, [pc, #24]	; (800ca38 <HAL_RCC_OscConfig+0x2b0>)
 800ca1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ca24:	f7fc ffec 	bl	8009a00 <HAL_GetTick>
 800ca28:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ca2a:	e010      	b.n	800ca4e <HAL_RCC_OscConfig+0x2c6>
 800ca2c:	40023800 	.word	0x40023800
 800ca30:	42470000 	.word	0x42470000
 800ca34:	42470e80 	.word	0x42470e80
 800ca38:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ca3c:	f7fc ffe0 	bl	8009a00 <HAL_GetTick>
 800ca40:	4602      	mov	r2, r0
 800ca42:	693b      	ldr	r3, [r7, #16]
 800ca44:	1ad3      	subs	r3, r2, r3
 800ca46:	2b02      	cmp	r3, #2
 800ca48:	d901      	bls.n	800ca4e <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800ca4a:	2303      	movs	r3, #3
 800ca4c:	e0d3      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ca4e:	4b6c      	ldr	r3, [pc, #432]	; (800cc00 <HAL_RCC_OscConfig+0x478>)
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d0f0      	beq.n	800ca3c <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	689b      	ldr	r3, [r3, #8]
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	d106      	bne.n	800ca70 <HAL_RCC_OscConfig+0x2e8>
 800ca62:	4b68      	ldr	r3, [pc, #416]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ca66:	4a67      	ldr	r2, [pc, #412]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca68:	f043 0301 	orr.w	r3, r3, #1
 800ca6c:	6713      	str	r3, [r2, #112]	; 0x70
 800ca6e:	e01c      	b.n	800caaa <HAL_RCC_OscConfig+0x322>
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	689b      	ldr	r3, [r3, #8]
 800ca74:	2b05      	cmp	r3, #5
 800ca76:	d10c      	bne.n	800ca92 <HAL_RCC_OscConfig+0x30a>
 800ca78:	4b62      	ldr	r3, [pc, #392]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ca7c:	4a61      	ldr	r2, [pc, #388]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca7e:	f043 0304 	orr.w	r3, r3, #4
 800ca82:	6713      	str	r3, [r2, #112]	; 0x70
 800ca84:	4b5f      	ldr	r3, [pc, #380]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ca88:	4a5e      	ldr	r2, [pc, #376]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca8a:	f043 0301 	orr.w	r3, r3, #1
 800ca8e:	6713      	str	r3, [r2, #112]	; 0x70
 800ca90:	e00b      	b.n	800caaa <HAL_RCC_OscConfig+0x322>
 800ca92:	4b5c      	ldr	r3, [pc, #368]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ca96:	4a5b      	ldr	r2, [pc, #364]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800ca98:	f023 0301 	bic.w	r3, r3, #1
 800ca9c:	6713      	str	r3, [r2, #112]	; 0x70
 800ca9e:	4b59      	ldr	r3, [pc, #356]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800caa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800caa2:	4a58      	ldr	r2, [pc, #352]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800caa4:	f023 0304 	bic.w	r3, r3, #4
 800caa8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	689b      	ldr	r3, [r3, #8]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d015      	beq.n	800cade <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cab2:	f7fc ffa5 	bl	8009a00 <HAL_GetTick>
 800cab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cab8:	e00a      	b.n	800cad0 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800caba:	f7fc ffa1 	bl	8009a00 <HAL_GetTick>
 800cabe:	4602      	mov	r2, r0
 800cac0:	693b      	ldr	r3, [r7, #16]
 800cac2:	1ad3      	subs	r3, r2, r3
 800cac4:	f241 3288 	movw	r2, #5000	; 0x1388
 800cac8:	4293      	cmp	r3, r2
 800caca:	d901      	bls.n	800cad0 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800cacc:	2303      	movs	r3, #3
 800cace:	e092      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800cad0:	4b4c      	ldr	r3, [pc, #304]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cad4:	f003 0302 	and.w	r3, r3, #2
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d0ee      	beq.n	800caba <HAL_RCC_OscConfig+0x332>
 800cadc:	e014      	b.n	800cb08 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cade:	f7fc ff8f 	bl	8009a00 <HAL_GetTick>
 800cae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cae4:	e00a      	b.n	800cafc <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800cae6:	f7fc ff8b 	bl	8009a00 <HAL_GetTick>
 800caea:	4602      	mov	r2, r0
 800caec:	693b      	ldr	r3, [r7, #16]
 800caee:	1ad3      	subs	r3, r2, r3
 800caf0:	f241 3288 	movw	r2, #5000	; 0x1388
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d901      	bls.n	800cafc <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800caf8:	2303      	movs	r3, #3
 800cafa:	e07c      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800cafc:	4b41      	ldr	r3, [pc, #260]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cafe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800cb00:	f003 0302 	and.w	r3, r3, #2
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d1ee      	bne.n	800cae6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cb08:	7dfb      	ldrb	r3, [r7, #23]
 800cb0a:	2b01      	cmp	r3, #1
 800cb0c:	d105      	bne.n	800cb1a <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cb0e:	4b3d      	ldr	r3, [pc, #244]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cb10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb12:	4a3c      	ldr	r2, [pc, #240]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cb14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cb18:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	699b      	ldr	r3, [r3, #24]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d068      	beq.n	800cbf4 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800cb22:	4b38      	ldr	r3, [pc, #224]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cb24:	689b      	ldr	r3, [r3, #8]
 800cb26:	f003 030c 	and.w	r3, r3, #12
 800cb2a:	2b08      	cmp	r3, #8
 800cb2c:	d060      	beq.n	800cbf0 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	699b      	ldr	r3, [r3, #24]
 800cb32:	2b02      	cmp	r3, #2
 800cb34:	d145      	bne.n	800cbc2 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cb36:	4b34      	ldr	r3, [pc, #208]	; (800cc08 <HAL_RCC_OscConfig+0x480>)
 800cb38:	2200      	movs	r2, #0
 800cb3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb3c:	f7fc ff60 	bl	8009a00 <HAL_GetTick>
 800cb40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cb42:	e008      	b.n	800cb56 <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cb44:	f7fc ff5c 	bl	8009a00 <HAL_GetTick>
 800cb48:	4602      	mov	r2, r0
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	1ad3      	subs	r3, r2, r3
 800cb4e:	2b02      	cmp	r3, #2
 800cb50:	d901      	bls.n	800cb56 <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800cb52:	2303      	movs	r3, #3
 800cb54:	e04f      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cb56:	4b2b      	ldr	r3, [pc, #172]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d1f0      	bne.n	800cb44 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	69da      	ldr	r2, [r3, #28]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6a1b      	ldr	r3, [r3, #32]
 800cb6a:	431a      	orrs	r2, r3
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb70:	019b      	lsls	r3, r3, #6
 800cb72:	431a      	orrs	r2, r3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb78:	085b      	lsrs	r3, r3, #1
 800cb7a:	3b01      	subs	r3, #1
 800cb7c:	041b      	lsls	r3, r3, #16
 800cb7e:	431a      	orrs	r2, r3
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb84:	061b      	lsls	r3, r3, #24
 800cb86:	431a      	orrs	r2, r3
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb8c:	071b      	lsls	r3, r3, #28
 800cb8e:	491d      	ldr	r1, [pc, #116]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cb90:	4313      	orrs	r3, r2
 800cb92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800cb94:	4b1c      	ldr	r3, [pc, #112]	; (800cc08 <HAL_RCC_OscConfig+0x480>)
 800cb96:	2201      	movs	r2, #1
 800cb98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cb9a:	f7fc ff31 	bl	8009a00 <HAL_GetTick>
 800cb9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cba0:	e008      	b.n	800cbb4 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cba2:	f7fc ff2d 	bl	8009a00 <HAL_GetTick>
 800cba6:	4602      	mov	r2, r0
 800cba8:	693b      	ldr	r3, [r7, #16]
 800cbaa:	1ad3      	subs	r3, r2, r3
 800cbac:	2b02      	cmp	r3, #2
 800cbae:	d901      	bls.n	800cbb4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800cbb0:	2303      	movs	r3, #3
 800cbb2:	e020      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800cbb4:	4b13      	ldr	r3, [pc, #76]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d0f0      	beq.n	800cba2 <HAL_RCC_OscConfig+0x41a>
 800cbc0:	e018      	b.n	800cbf4 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cbc2:	4b11      	ldr	r3, [pc, #68]	; (800cc08 <HAL_RCC_OscConfig+0x480>)
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cbc8:	f7fc ff1a 	bl	8009a00 <HAL_GetTick>
 800cbcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cbce:	e008      	b.n	800cbe2 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800cbd0:	f7fc ff16 	bl	8009a00 <HAL_GetTick>
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	693b      	ldr	r3, [r7, #16]
 800cbd8:	1ad3      	subs	r3, r2, r3
 800cbda:	2b02      	cmp	r3, #2
 800cbdc:	d901      	bls.n	800cbe2 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800cbde:	2303      	movs	r3, #3
 800cbe0:	e009      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800cbe2:	4b08      	ldr	r3, [pc, #32]	; (800cc04 <HAL_RCC_OscConfig+0x47c>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d1f0      	bne.n	800cbd0 <HAL_RCC_OscConfig+0x448>
 800cbee:	e001      	b.n	800cbf4 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	e000      	b.n	800cbf6 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800cbf4:	2300      	movs	r3, #0
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3718      	adds	r7, #24
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	40007000 	.word	0x40007000
 800cc04:	40023800 	.word	0x40023800
 800cc08:	42470060 	.word	0x42470060

0800cc0c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b082      	sub	sp, #8
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d101      	bne.n	800cc1e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	e022      	b.n	800cc64 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cc24:	b2db      	uxtb	r3, r3
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d105      	bne.n	800cc36 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cc30:	6878      	ldr	r0, [r7, #4]
 800cc32:	f7fa f87d 	bl	8006d30 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2203      	movs	r2, #3
 800cc3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f000 f814 	bl	800cc6c <HAL_SD_InitCard>
 800cc44:	4603      	mov	r3, r0
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d001      	beq.n	800cc4e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	e00a      	b.n	800cc64 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2200      	movs	r2, #0
 800cc52:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	2200      	movs	r2, #0
 800cc58:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	2201      	movs	r2, #1
 800cc5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800cc62:	2300      	movs	r3, #0
}
 800cc64:	4618      	mov	r0, r3
 800cc66:	3708      	adds	r7, #8
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}

0800cc6c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cc6c:	b5b0      	push	{r4, r5, r7, lr}
 800cc6e:	b08e      	sub	sp, #56	; 0x38
 800cc70:	af04      	add	r7, sp, #16
 800cc72:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800cc74:	2300      	movs	r3, #0
 800cc76:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800cc78:	2300      	movs	r3, #0
 800cc7a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800cc80:	2300      	movs	r3, #0
 800cc82:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800cc84:	2300      	movs	r3, #0
 800cc86:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800cc88:	2376      	movs	r3, #118	; 0x76
 800cc8a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681d      	ldr	r5, [r3, #0]
 800cc90:	466c      	mov	r4, sp
 800cc92:	f107 0314 	add.w	r3, r7, #20
 800cc96:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cc9a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800cc9e:	f107 0308 	add.w	r3, r7, #8
 800cca2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800cca4:	4628      	mov	r0, r5
 800cca6:	f003 fa87 	bl	80101b8 <SDIO_Init>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800ccb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d001      	beq.n	800ccbc <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800ccb8:	2301      	movs	r3, #1
 800ccba:	e031      	b.n	800cd20 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800ccbc:	4b1a      	ldr	r3, [pc, #104]	; (800cd28 <HAL_SD_InitCard+0xbc>)
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f003 fabf 	bl	801024a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800cccc:	4b16      	ldr	r3, [pc, #88]	; (800cd28 <HAL_SD_InitCard+0xbc>)
 800ccce:	2201      	movs	r2, #1
 800ccd0:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ccd2:	6878      	ldr	r0, [r7, #4]
 800ccd4:	f000 ffc6 	bl	800dc64 <SD_PowerON>
 800ccd8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ccda:	6a3b      	ldr	r3, [r7, #32]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d00b      	beq.n	800ccf8 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2201      	movs	r2, #1
 800cce4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ccec:	6a3b      	ldr	r3, [r7, #32]
 800ccee:	431a      	orrs	r2, r3
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ccf4:	2301      	movs	r3, #1
 800ccf6:	e013      	b.n	800cd20 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f000 fee5 	bl	800dac8 <SD_InitCard>
 800ccfe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800cd00:	6a3b      	ldr	r3, [r7, #32]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d00b      	beq.n	800cd1e <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	2201      	movs	r2, #1
 800cd0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cd12:	6a3b      	ldr	r3, [r7, #32]
 800cd14:	431a      	orrs	r2, r3
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cd1a:	2301      	movs	r3, #1
 800cd1c:	e000      	b.n	800cd20 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800cd1e:	2300      	movs	r3, #0
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3728      	adds	r7, #40	; 0x28
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bdb0      	pop	{r4, r5, r7, pc}
 800cd28:	422580a0 	.word	0x422580a0

0800cd2c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cd2c:	b580      	push	{r7, lr}
 800cd2e:	b08c      	sub	sp, #48	; 0x30
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	60f8      	str	r0, [r7, #12]
 800cd34:	60b9      	str	r1, [r7, #8]
 800cd36:	607a      	str	r2, [r7, #4]
 800cd38:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800cd3e:	68bb      	ldr	r3, [r7, #8]
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d107      	bne.n	800cd54 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd48:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cd50:	2301      	movs	r3, #1
 800cd52:	e0c7      	b.n	800cee4 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cd5a:	b2db      	uxtb	r3, r3
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	f040 80c0 	bne.w	800cee2 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	2200      	movs	r2, #0
 800cd66:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cd68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cd6a:	683b      	ldr	r3, [r7, #0]
 800cd6c:	441a      	add	r2, r3
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cd72:	429a      	cmp	r2, r3
 800cd74:	d907      	bls.n	800cd86 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd7a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cd82:	2301      	movs	r3, #1
 800cd84:	e0ae      	b.n	800cee4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	2203      	movs	r2, #3
 800cd8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	2200      	movs	r2, #0
 800cd94:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800cda4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdaa:	4a50      	ldr	r2, [pc, #320]	; (800ceec <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800cdac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdb2:	4a4f      	ldr	r2, [pc, #316]	; (800cef0 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800cdb4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cdba:	2200      	movs	r2, #0
 800cdbc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	3380      	adds	r3, #128	; 0x80
 800cdc8:	4619      	mov	r1, r3
 800cdca:	68ba      	ldr	r2, [r7, #8]
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	025b      	lsls	r3, r3, #9
 800cdd0:	089b      	lsrs	r3, r3, #2
 800cdd2:	f7fd fc07 	bl	800a5e4 <HAL_DMA_Start_IT>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d017      	beq.n	800ce0c <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800cdea:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	4a40      	ldr	r2, [pc, #256]	; (800cef4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cdf2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdf8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ce08:	2301      	movs	r3, #1
 800ce0a:	e06b      	b.n	800cee4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800ce0c:	4b3a      	ldr	r3, [pc, #232]	; (800cef8 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800ce0e:	2201      	movs	r2, #1
 800ce10:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	d002      	beq.n	800ce20 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800ce1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce1c:	025b      	lsls	r3, r3, #9
 800ce1e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ce28:	4618      	mov	r0, r3
 800ce2a:	f003 faa1 	bl	8010370 <SDMMC_CmdBlockLength>
 800ce2e:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800ce30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d00f      	beq.n	800ce56 <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	4a2e      	ldr	r2, [pc, #184]	; (800cef4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ce3c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce44:	431a      	orrs	r2, r3
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e046      	b.n	800cee4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800ce56:	f04f 33ff 	mov.w	r3, #4294967295
 800ce5a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	025b      	lsls	r3, r3, #9
 800ce60:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800ce62:	2390      	movs	r3, #144	; 0x90
 800ce64:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800ce66:	2302      	movs	r3, #2
 800ce68:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f107 0210 	add.w	r2, r7, #16
 800ce7a:	4611      	mov	r1, r2
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	f003 fa4b 	bl	8010318 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	2b01      	cmp	r3, #1
 800ce86:	d90a      	bls.n	800ce9e <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	2282      	movs	r2, #130	; 0x82
 800ce8c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce94:	4618      	mov	r0, r3
 800ce96:	f003 faaf 	bl	80103f8 <SDMMC_CmdReadMultiBlock>
 800ce9a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ce9c:	e009      	b.n	800ceb2 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	2281      	movs	r2, #129	; 0x81
 800cea2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ceaa:	4618      	mov	r0, r3
 800ceac:	f003 fa82 	bl	80103b4 <SDMMC_CmdReadSingleBlock>
 800ceb0:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800ceb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d012      	beq.n	800cede <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	4a0d      	ldr	r2, [pc, #52]	; (800cef4 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800cebe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cec6:	431a      	orrs	r2, r3
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	2201      	movs	r2, #1
 800ced0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	2200      	movs	r2, #0
 800ced8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800ceda:	2301      	movs	r3, #1
 800cedc:	e002      	b.n	800cee4 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800cede:	2300      	movs	r3, #0
 800cee0:	e000      	b.n	800cee4 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800cee2:	2302      	movs	r3, #2
  }
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3730      	adds	r7, #48	; 0x30
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}
 800ceec:	0800d8d7 	.word	0x0800d8d7
 800cef0:	0800d949 	.word	0x0800d949
 800cef4:	004005ff 	.word	0x004005ff
 800cef8:	4225858c 	.word	0x4225858c

0800cefc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b08c      	sub	sp, #48	; 0x30
 800cf00:	af00      	add	r7, sp, #0
 800cf02:	60f8      	str	r0, [r7, #12]
 800cf04:	60b9      	str	r1, [r7, #8]
 800cf06:	607a      	str	r2, [r7, #4]
 800cf08:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d107      	bne.n	800cf24 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf18:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800cf20:	2301      	movs	r3, #1
 800cf22:	e0ca      	b.n	800d0ba <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cf2a:	b2db      	uxtb	r3, r3
 800cf2c:	2b01      	cmp	r3, #1
 800cf2e:	f040 80c3 	bne.w	800d0b8 <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	2200      	movs	r2, #0
 800cf36:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800cf38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	441a      	add	r2, r3
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d907      	bls.n	800cf56 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf4a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800cf52:	2301      	movs	r3, #1
 800cf54:	e0b1      	b.n	800d0ba <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	2203      	movs	r2, #3
 800cf5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	2200      	movs	r2, #0
 800cf64:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f042 021a 	orr.w	r2, r2, #26
 800cf74:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf7a:	4a52      	ldr	r2, [pc, #328]	; (800d0c4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800cf7c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf82:	4a51      	ldr	r2, [pc, #324]	; (800d0c8 <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800cf84:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cf92:	2b01      	cmp	r3, #1
 800cf94:	d002      	beq.n	800cf9c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800cf96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf98:	025b      	lsls	r3, r3, #9
 800cf9a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f003 f9e3 	bl	8010370 <SDMMC_CmdBlockLength>
 800cfaa:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800cfac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d00f      	beq.n	800cfd2 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	4a45      	ldr	r2, [pc, #276]	; (800d0cc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800cfb8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cfbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfc0:	431a      	orrs	r2, r3
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	2201      	movs	r2, #1
 800cfca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800cfce:	2301      	movs	r3, #1
 800cfd0:	e073      	b.n	800d0ba <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	2b01      	cmp	r3, #1
 800cfd6:	d90a      	bls.n	800cfee <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	22a0      	movs	r2, #160	; 0xa0
 800cfdc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cfe4:	4618      	mov	r0, r3
 800cfe6:	f003 fa4b 	bl	8010480 <SDMMC_CmdWriteMultiBlock>
 800cfea:	62f8      	str	r0, [r7, #44]	; 0x2c
 800cfec:	e009      	b.n	800d002 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800cfee:	68fb      	ldr	r3, [r7, #12]
 800cff0:	2290      	movs	r2, #144	; 0x90
 800cff2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cffa:	4618      	mov	r0, r3
 800cffc:	f003 fa1e 	bl	801043c <SDMMC_CmdWriteSingleBlock>
 800d000:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800d002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d004:	2b00      	cmp	r3, #0
 800d006:	d012      	beq.n	800d02e <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	4a2f      	ldr	r2, [pc, #188]	; (800d0cc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d00e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d016:	431a      	orrs	r2, r3
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	2201      	movs	r2, #1
 800d020:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	2200      	movs	r2, #0
 800d028:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d02a:	2301      	movs	r3, #1
 800d02c:	e045      	b.n	800d0ba <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800d02e:	4b28      	ldr	r3, [pc, #160]	; (800d0d0 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800d030:	2201      	movs	r2, #1
 800d032:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800d038:	68b9      	ldr	r1, [r7, #8]
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	3380      	adds	r3, #128	; 0x80
 800d040:	461a      	mov	r2, r3
 800d042:	683b      	ldr	r3, [r7, #0]
 800d044:	025b      	lsls	r3, r3, #9
 800d046:	089b      	lsrs	r3, r3, #2
 800d048:	f7fd facc 	bl	800a5e4 <HAL_DMA_Start_IT>
 800d04c:	4603      	mov	r3, r0
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d01a      	beq.n	800d088 <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	f022 021a 	bic.w	r2, r2, #26
 800d060:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	4a19      	ldr	r2, [pc, #100]	; (800d0cc <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800d068:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d06e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	2201      	movs	r2, #1
 800d07a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	2200      	movs	r2, #0
 800d082:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800d084:	2301      	movs	r3, #1
 800d086:	e018      	b.n	800d0ba <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d088:	f04f 33ff 	mov.w	r3, #4294967295
 800d08c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	025b      	lsls	r3, r3, #9
 800d092:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800d094:	2390      	movs	r3, #144	; 0x90
 800d096:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800d098:	2300      	movs	r3, #0
 800d09a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800d09c:	2300      	movs	r3, #0
 800d09e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800d0a0:	2301      	movs	r3, #1
 800d0a2:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	f107 0210 	add.w	r2, r7, #16
 800d0ac:	4611      	mov	r1, r2
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f003 f932 	bl	8010318 <SDIO_ConfigData>

      return HAL_OK;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	e000      	b.n	800d0ba <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800d0b8:	2302      	movs	r3, #2
  }
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3730      	adds	r7, #48	; 0x30
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}
 800d0c2:	bf00      	nop
 800d0c4:	0800d8ad 	.word	0x0800d8ad
 800d0c8:	0800d949 	.word	0x0800d949
 800d0cc:	004005ff 	.word	0x004005ff
 800d0d0:	4225858c 	.word	0x4225858c

0800d0d4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b084      	sub	sp, #16
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d0e0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d0e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d008      	beq.n	800d102 <HAL_SD_IRQHandler+0x2e>
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	f003 0308 	and.w	r3, r3, #8
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d003      	beq.n	800d102 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d0fa:	6878      	ldr	r0, [r7, #4]
 800d0fc:	f000 ffc8 	bl	800e090 <SD_Read_IT>
 800d100:	e155      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	f000 808f 	beq.w	800d230 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d11a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d122:	687a      	ldr	r2, [r7, #4]
 800d124:	6812      	ldr	r2, [r2, #0]
 800d126:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800d12a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800d12e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	f022 0201 	bic.w	r2, r2, #1
 800d13e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	f003 0308 	and.w	r3, r3, #8
 800d146:	2b00      	cmp	r3, #0
 800d148:	d039      	beq.n	800d1be <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f003 0302 	and.w	r3, r3, #2
 800d150:	2b00      	cmp	r3, #0
 800d152:	d104      	bne.n	800d15e <HAL_SD_IRQHandler+0x8a>
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	f003 0320 	and.w	r3, r3, #32
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d011      	beq.n	800d182 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	4618      	mov	r0, r3
 800d164:	f003 f9ae 	bl	80104c4 <SDMMC_CmdStopTransfer>
 800d168:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d16a:	68bb      	ldr	r3, [r7, #8]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d008      	beq.n	800d182 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d174:	68bb      	ldr	r3, [r7, #8]
 800d176:	431a      	orrs	r2, r3
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f000 f91f 	bl	800d3c0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	f240 523a 	movw	r2, #1338	; 0x53a
 800d18a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2201      	movs	r2, #1
 800d190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2200      	movs	r2, #0
 800d198:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	f003 0301 	and.w	r3, r3, #1
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d104      	bne.n	800d1ae <HAL_SD_IRQHandler+0xda>
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	f003 0302 	and.w	r3, r3, #2
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d003      	beq.n	800d1b6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f003 fe04 	bl	8010dbc <HAL_SD_RxCpltCallback>
 800d1b4:	e0fb      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f003 fdf6 	bl	8010da8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d1bc:	e0f7      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	f000 80f2 	beq.w	800d3ae <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f003 0320 	and.w	r3, r3, #32
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d011      	beq.n	800d1f8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f003 f973 	bl	80104c4 <SDMMC_CmdStopTransfer>
 800d1de:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800d1e0:	68bb      	ldr	r3, [r7, #8]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d008      	beq.n	800d1f8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	431a      	orrs	r2, r3
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f000 f8e4 	bl	800d3c0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	f003 0301 	and.w	r3, r3, #1
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	f040 80d5 	bne.w	800d3ae <HAL_SD_IRQHandler+0x2da>
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f003 0302 	and.w	r3, r3, #2
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	f040 80cf 	bne.w	800d3ae <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	f022 0208 	bic.w	r2, r2, #8
 800d21e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2201      	movs	r2, #1
 800d224:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800d228:	6878      	ldr	r0, [r7, #4]
 800d22a:	f003 fdbd 	bl	8010da8 <HAL_SD_TxCpltCallback>
}
 800d22e:	e0be      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d236:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d008      	beq.n	800d250 <HAL_SD_IRQHandler+0x17c>
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	f003 0308 	and.w	r3, r3, #8
 800d244:	2b00      	cmp	r3, #0
 800d246:	d003      	beq.n	800d250 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800d248:	6878      	ldr	r0, [r7, #4]
 800d24a:	f000 ff72 	bl	800e132 <SD_Write_IT>
 800d24e:	e0ae      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d256:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	f000 80a7 	beq.w	800d3ae <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d266:	f003 0302 	and.w	r3, r3, #2
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d005      	beq.n	800d27a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d272:	f043 0202 	orr.w	r2, r3, #2
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d280:	f003 0308 	and.w	r3, r3, #8
 800d284:	2b00      	cmp	r3, #0
 800d286:	d005      	beq.n	800d294 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d28c:	f043 0208 	orr.w	r2, r3, #8
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d29a:	f003 0320 	and.w	r3, r3, #32
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d005      	beq.n	800d2ae <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2a6:	f043 0220 	orr.w	r2, r3, #32
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2b4:	f003 0310 	and.w	r3, r3, #16
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d005      	beq.n	800d2c8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2c0:	f043 0210 	orr.w	r2, r3, #16
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f240 523a 	movw	r2, #1338	; 0x53a
 800d2d0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d2e0:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	f003 f8ec 	bl	80104c4 <SDMMC_CmdStopTransfer>
 800d2ec:	4602      	mov	r2, r0
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2f2:	431a      	orrs	r2, r3
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	f003 0308 	and.w	r3, r3, #8
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d00a      	beq.n	800d318 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2201      	movs	r2, #1
 800d306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2200      	movs	r2, #0
 800d30e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f000 f855 	bl	800d3c0 <HAL_SD_ErrorCallback>
}
 800d316:	e04a      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d045      	beq.n	800d3ae <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	f003 0310 	and.w	r3, r3, #16
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d104      	bne.n	800d336 <HAL_SD_IRQHandler+0x262>
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	f003 0320 	and.w	r3, r3, #32
 800d332:	2b00      	cmp	r3, #0
 800d334:	d011      	beq.n	800d35a <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d33a:	4a1f      	ldr	r2, [pc, #124]	; (800d3b8 <HAL_SD_IRQHandler+0x2e4>)
 800d33c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d342:	4618      	mov	r0, r3
 800d344:	f7fd f9a6 	bl	800a694 <HAL_DMA_Abort_IT>
 800d348:	4603      	mov	r3, r0
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d02f      	beq.n	800d3ae <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d352:	4618      	mov	r0, r3
 800d354:	f000 fb4a 	bl	800d9ec <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800d358:	e029      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	f003 0301 	and.w	r3, r3, #1
 800d360:	2b00      	cmp	r3, #0
 800d362:	d104      	bne.n	800d36e <HAL_SD_IRQHandler+0x29a>
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	f003 0302 	and.w	r3, r3, #2
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d011      	beq.n	800d392 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d372:	4a12      	ldr	r2, [pc, #72]	; (800d3bc <HAL_SD_IRQHandler+0x2e8>)
 800d374:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d37a:	4618      	mov	r0, r3
 800d37c:	f7fd f98a 	bl	800a694 <HAL_DMA_Abort_IT>
 800d380:	4603      	mov	r3, r0
 800d382:	2b00      	cmp	r3, #0
 800d384:	d013      	beq.n	800d3ae <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d38a:	4618      	mov	r0, r3
 800d38c:	f000 fb65 	bl	800da5a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800d390:	e00d      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	2200      	movs	r2, #0
 800d396:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	2201      	movs	r2, #1
 800d39c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800d3a6:	6878      	ldr	r0, [r7, #4]
 800d3a8:	f003 fcf4 	bl	8010d94 <HAL_SD_AbortCallback>
}
 800d3ac:	e7ff      	b.n	800d3ae <HAL_SD_IRQHandler+0x2da>
 800d3ae:	bf00      	nop
 800d3b0:	3710      	adds	r7, #16
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	bd80      	pop	{r7, pc}
 800d3b6:	bf00      	nop
 800d3b8:	0800d9ed 	.word	0x0800d9ed
 800d3bc:	0800da5b 	.word	0x0800da5b

0800d3c0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b083      	sub	sp, #12
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d3c8:	bf00      	nop
 800d3ca:	370c      	adds	r7, #12
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d2:	4770      	bx	lr

0800d3d4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	b083      	sub	sp, #12
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
 800d3dc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d3e2:	0f9b      	lsrs	r3, r3, #30
 800d3e4:	b2da      	uxtb	r2, r3
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d3ee:	0e9b      	lsrs	r3, r3, #26
 800d3f0:	b2db      	uxtb	r3, r3
 800d3f2:	f003 030f 	and.w	r3, r3, #15
 800d3f6:	b2da      	uxtb	r2, r3
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d400:	0e1b      	lsrs	r3, r3, #24
 800d402:	b2db      	uxtb	r3, r3
 800d404:	f003 0303 	and.w	r3, r3, #3
 800d408:	b2da      	uxtb	r2, r3
 800d40a:	683b      	ldr	r3, [r7, #0]
 800d40c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d412:	0c1b      	lsrs	r3, r3, #16
 800d414:	b2da      	uxtb	r2, r3
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d41e:	0a1b      	lsrs	r3, r3, #8
 800d420:	b2da      	uxtb	r2, r3
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d42a:	b2da      	uxtb	r2, r3
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d434:	0d1b      	lsrs	r3, r3, #20
 800d436:	b29a      	uxth	r2, r3
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d440:	0c1b      	lsrs	r3, r3, #16
 800d442:	b2db      	uxtb	r3, r3
 800d444:	f003 030f 	and.w	r3, r3, #15
 800d448:	b2da      	uxtb	r2, r3
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d452:	0bdb      	lsrs	r3, r3, #15
 800d454:	b2db      	uxtb	r3, r3
 800d456:	f003 0301 	and.w	r3, r3, #1
 800d45a:	b2da      	uxtb	r2, r3
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d464:	0b9b      	lsrs	r3, r3, #14
 800d466:	b2db      	uxtb	r3, r3
 800d468:	f003 0301 	and.w	r3, r3, #1
 800d46c:	b2da      	uxtb	r2, r3
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d476:	0b5b      	lsrs	r3, r3, #13
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	f003 0301 	and.w	r3, r3, #1
 800d47e:	b2da      	uxtb	r2, r3
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d488:	0b1b      	lsrs	r3, r3, #12
 800d48a:	b2db      	uxtb	r3, r3
 800d48c:	f003 0301 	and.w	r3, r3, #1
 800d490:	b2da      	uxtb	r2, r3
 800d492:	683b      	ldr	r3, [r7, #0]
 800d494:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d496:	683b      	ldr	r3, [r7, #0]
 800d498:	2200      	movs	r2, #0
 800d49a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d163      	bne.n	800d56c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d4a8:	009a      	lsls	r2, r3, #2
 800d4aa:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d4ae:	4013      	ands	r3, r2
 800d4b0:	687a      	ldr	r2, [r7, #4]
 800d4b2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800d4b4:	0f92      	lsrs	r2, r2, #30
 800d4b6:	431a      	orrs	r2, r3
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4c0:	0edb      	lsrs	r3, r3, #27
 800d4c2:	b2db      	uxtb	r3, r3
 800d4c4:	f003 0307 	and.w	r3, r3, #7
 800d4c8:	b2da      	uxtb	r2, r3
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4d2:	0e1b      	lsrs	r3, r3, #24
 800d4d4:	b2db      	uxtb	r3, r3
 800d4d6:	f003 0307 	and.w	r3, r3, #7
 800d4da:	b2da      	uxtb	r2, r3
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4e4:	0d5b      	lsrs	r3, r3, #21
 800d4e6:	b2db      	uxtb	r3, r3
 800d4e8:	f003 0307 	and.w	r3, r3, #7
 800d4ec:	b2da      	uxtb	r2, r3
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d4f6:	0c9b      	lsrs	r3, r3, #18
 800d4f8:	b2db      	uxtb	r3, r3
 800d4fa:	f003 0307 	and.w	r3, r3, #7
 800d4fe:	b2da      	uxtb	r2, r3
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d508:	0bdb      	lsrs	r3, r3, #15
 800d50a:	b2db      	uxtb	r3, r3
 800d50c:	f003 0307 	and.w	r3, r3, #7
 800d510:	b2da      	uxtb	r2, r3
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	691b      	ldr	r3, [r3, #16]
 800d51a:	1c5a      	adds	r2, r3, #1
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	7e1b      	ldrb	r3, [r3, #24]
 800d524:	b2db      	uxtb	r3, r3
 800d526:	f003 0307 	and.w	r3, r3, #7
 800d52a:	3302      	adds	r3, #2
 800d52c:	2201      	movs	r2, #1
 800d52e:	fa02 f303 	lsl.w	r3, r2, r3
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800d536:	fb02 f203 	mul.w	r2, r2, r3
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	7a1b      	ldrb	r3, [r3, #8]
 800d542:	b2db      	uxtb	r3, r3
 800d544:	f003 030f 	and.w	r3, r3, #15
 800d548:	2201      	movs	r2, #1
 800d54a:	409a      	lsls	r2, r3
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d554:	687a      	ldr	r2, [r7, #4]
 800d556:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800d558:	0a52      	lsrs	r2, r2, #9
 800d55a:	fb02 f203 	mul.w	r2, r2, r3
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d568:	661a      	str	r2, [r3, #96]	; 0x60
 800d56a:	e031      	b.n	800d5d0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d570:	2b01      	cmp	r3, #1
 800d572:	d11d      	bne.n	800d5b0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d578:	041b      	lsls	r3, r3, #16
 800d57a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d582:	0c1b      	lsrs	r3, r3, #16
 800d584:	431a      	orrs	r2, r3
 800d586:	683b      	ldr	r3, [r7, #0]
 800d588:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	691b      	ldr	r3, [r3, #16]
 800d58e:	3301      	adds	r3, #1
 800d590:	029a      	lsls	r2, r3, #10
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d5a4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	661a      	str	r2, [r3, #96]	; 0x60
 800d5ae:	e00f      	b.n	800d5d0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a58      	ldr	r2, [pc, #352]	; (800d718 <HAL_SD_GetCardCSD+0x344>)
 800d5b6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5bc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	e09d      	b.n	800d70c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5d4:	0b9b      	lsrs	r3, r3, #14
 800d5d6:	b2db      	uxtb	r3, r3
 800d5d8:	f003 0301 	and.w	r3, r3, #1
 800d5dc:	b2da      	uxtb	r2, r3
 800d5de:	683b      	ldr	r3, [r7, #0]
 800d5e0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5e6:	09db      	lsrs	r3, r3, #7
 800d5e8:	b2db      	uxtb	r3, r3
 800d5ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5ee:	b2da      	uxtb	r2, r3
 800d5f0:	683b      	ldr	r3, [r7, #0]
 800d5f2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d5f8:	b2db      	uxtb	r3, r3
 800d5fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d5fe:	b2da      	uxtb	r2, r3
 800d600:	683b      	ldr	r3, [r7, #0]
 800d602:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d608:	0fdb      	lsrs	r3, r3, #31
 800d60a:	b2da      	uxtb	r2, r3
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d614:	0f5b      	lsrs	r3, r3, #29
 800d616:	b2db      	uxtb	r3, r3
 800d618:	f003 0303 	and.w	r3, r3, #3
 800d61c:	b2da      	uxtb	r2, r3
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d626:	0e9b      	lsrs	r3, r3, #26
 800d628:	b2db      	uxtb	r3, r3
 800d62a:	f003 0307 	and.w	r3, r3, #7
 800d62e:	b2da      	uxtb	r2, r3
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d638:	0d9b      	lsrs	r3, r3, #22
 800d63a:	b2db      	uxtb	r3, r3
 800d63c:	f003 030f 	and.w	r3, r3, #15
 800d640:	b2da      	uxtb	r2, r3
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d64a:	0d5b      	lsrs	r3, r3, #21
 800d64c:	b2db      	uxtb	r3, r3
 800d64e:	f003 0301 	and.w	r3, r3, #1
 800d652:	b2da      	uxtb	r2, r3
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	2200      	movs	r2, #0
 800d65e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d666:	0c1b      	lsrs	r3, r3, #16
 800d668:	b2db      	uxtb	r3, r3
 800d66a:	f003 0301 	and.w	r3, r3, #1
 800d66e:	b2da      	uxtb	r2, r3
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d67a:	0bdb      	lsrs	r3, r3, #15
 800d67c:	b2db      	uxtb	r3, r3
 800d67e:	f003 0301 	and.w	r3, r3, #1
 800d682:	b2da      	uxtb	r2, r3
 800d684:	683b      	ldr	r3, [r7, #0]
 800d686:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d68e:	0b9b      	lsrs	r3, r3, #14
 800d690:	b2db      	uxtb	r3, r3
 800d692:	f003 0301 	and.w	r3, r3, #1
 800d696:	b2da      	uxtb	r2, r3
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6a2:	0b5b      	lsrs	r3, r3, #13
 800d6a4:	b2db      	uxtb	r3, r3
 800d6a6:	f003 0301 	and.w	r3, r3, #1
 800d6aa:	b2da      	uxtb	r2, r3
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6b6:	0b1b      	lsrs	r3, r3, #12
 800d6b8:	b2db      	uxtb	r3, r3
 800d6ba:	f003 0301 	and.w	r3, r3, #1
 800d6be:	b2da      	uxtb	r2, r3
 800d6c0:	683b      	ldr	r3, [r7, #0]
 800d6c2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6ca:	0a9b      	lsrs	r3, r3, #10
 800d6cc:	b2db      	uxtb	r3, r3
 800d6ce:	f003 0303 	and.w	r3, r3, #3
 800d6d2:	b2da      	uxtb	r2, r3
 800d6d4:	683b      	ldr	r3, [r7, #0]
 800d6d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6de:	0a1b      	lsrs	r3, r3, #8
 800d6e0:	b2db      	uxtb	r3, r3
 800d6e2:	f003 0303 	and.w	r3, r3, #3
 800d6e6:	b2da      	uxtb	r2, r3
 800d6e8:	683b      	ldr	r3, [r7, #0]
 800d6ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d6f2:	085b      	lsrs	r3, r3, #1
 800d6f4:	b2db      	uxtb	r3, r3
 800d6f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6fa:	b2da      	uxtb	r2, r3
 800d6fc:	683b      	ldr	r3, [r7, #0]
 800d6fe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800d702:	683b      	ldr	r3, [r7, #0]
 800d704:	2201      	movs	r2, #1
 800d706:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800d70a:	2300      	movs	r3, #0
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	370c      	adds	r7, #12
 800d710:	46bd      	mov	sp, r7
 800d712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d716:	4770      	bx	lr
 800d718:	004005ff 	.word	0x004005ff

0800d71c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800d71c:	b480      	push	{r7}
 800d71e:	b083      	sub	sp, #12
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
 800d724:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d72a:	683b      	ldr	r3, [r7, #0]
 800d72c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d732:	683b      	ldr	r3, [r7, #0]
 800d734:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d742:	683b      	ldr	r3, [r7, #0]
 800d744:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	370c      	adds	r7, #12
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr

0800d774 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800d774:	b5b0      	push	{r4, r5, r7, lr}
 800d776:	b08e      	sub	sp, #56	; 0x38
 800d778:	af04      	add	r7, sp, #16
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	2203      	movs	r2, #3
 800d782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d78a:	2b03      	cmp	r3, #3
 800d78c:	d02e      	beq.n	800d7ec <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800d78e:	683b      	ldr	r3, [r7, #0]
 800d790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d794:	d106      	bne.n	800d7a4 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d79a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	639a      	str	r2, [r3, #56]	; 0x38
 800d7a2:	e029      	b.n	800d7f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800d7a4:	683b      	ldr	r3, [r7, #0]
 800d7a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d7aa:	d10a      	bne.n	800d7c2 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f000 fb0f 	bl	800ddd0 <SD_WideBus_Enable>
 800d7b2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7ba:	431a      	orrs	r2, r3
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	639a      	str	r2, [r3, #56]	; 0x38
 800d7c0:	e01a      	b.n	800d7f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800d7c2:	683b      	ldr	r3, [r7, #0]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d10a      	bne.n	800d7de <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	f000 fb4c 	bl	800de66 <SD_WideBus_Disable>
 800d7ce:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7d6:	431a      	orrs	r2, r3
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	639a      	str	r2, [r3, #56]	; 0x38
 800d7dc:	e00c      	b.n	800d7f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7e2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	639a      	str	r2, [r3, #56]	; 0x38
 800d7ea:	e005      	b.n	800d7f8 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d009      	beq.n	800d814 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	4a18      	ldr	r2, [pc, #96]	; (800d868 <HAL_SD_ConfigWideBusOperation+0xf4>)
 800d806:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2201      	movs	r2, #1
 800d80c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d810:	2301      	movs	r3, #1
 800d812:	e024      	b.n	800d85e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	685b      	ldr	r3, [r3, #4]
 800d818:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	689b      	ldr	r3, [r3, #8]
 800d81e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	68db      	ldr	r3, [r3, #12]
 800d824:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	695b      	ldr	r3, [r3, #20]
 800d82e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	699b      	ldr	r3, [r3, #24]
 800d834:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	681d      	ldr	r5, [r3, #0]
 800d83a:	466c      	mov	r4, sp
 800d83c:	f107 0318 	add.w	r3, r7, #24
 800d840:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d844:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d848:	f107 030c 	add.w	r3, r7, #12
 800d84c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d84e:	4628      	mov	r0, r5
 800d850:	f002 fcb2 	bl	80101b8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2201      	movs	r2, #1
 800d858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800d85c:	2300      	movs	r3, #0
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3728      	adds	r7, #40	; 0x28
 800d862:	46bd      	mov	sp, r7
 800d864:	bdb0      	pop	{r4, r5, r7, pc}
 800d866:	bf00      	nop
 800d868:	004005ff 	.word	0x004005ff

0800d86c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	b086      	sub	sp, #24
 800d870:	af00      	add	r7, sp, #0
 800d872:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800d874:	2300      	movs	r3, #0
 800d876:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800d878:	f107 030c 	add.w	r3, r7, #12
 800d87c:	4619      	mov	r1, r3
 800d87e:	6878      	ldr	r0, [r7, #4]
 800d880:	f000 fa7e 	bl	800dd80 <SD_SendStatus>
 800d884:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800d886:	697b      	ldr	r3, [r7, #20]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d005      	beq.n	800d898 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	431a      	orrs	r2, r3
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	0a5b      	lsrs	r3, r3, #9
 800d89c:	f003 030f 	and.w	r3, r3, #15
 800d8a0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800d8a2:	693b      	ldr	r3, [r7, #16]
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3718      	adds	r7, #24
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}

0800d8ac <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	b085      	sub	sp, #20
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8b8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d8c8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800d8ca:	bf00      	nop
 800d8cc:	3714      	adds	r7, #20
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d4:	4770      	bx	lr

0800d8d6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d8d6:	b580      	push	{r7, lr}
 800d8d8:	b084      	sub	sp, #16
 800d8da:	af00      	add	r7, sp, #0
 800d8dc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8e2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8e8:	2b82      	cmp	r3, #130	; 0x82
 800d8ea:	d111      	bne.n	800d910 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f002 fde7 	bl	80104c4 <SDMMC_CmdStopTransfer>
 800d8f6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800d8f8:	68bb      	ldr	r3, [r7, #8]
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d008      	beq.n	800d910 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d902:	68bb      	ldr	r3, [r7, #8]
 800d904:	431a      	orrs	r2, r3
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800d90a:	68f8      	ldr	r0, [r7, #12]
 800d90c:	f7ff fd58 	bl	800d3c0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	f022 0208 	bic.w	r2, r2, #8
 800d91e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f240 523a 	movw	r2, #1338	; 0x53a
 800d928:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	2201      	movs	r2, #1
 800d92e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	2200      	movs	r2, #0
 800d936:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800d938:	68f8      	ldr	r0, [r7, #12]
 800d93a:	f003 fa3f 	bl	8010dbc <HAL_SD_RxCpltCallback>
#endif
}
 800d93e:	bf00      	nop
 800d940:	3710      	adds	r7, #16
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}
	...

0800d948 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b086      	sub	sp, #24
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d954:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800d956:	6878      	ldr	r0, [r7, #4]
 800d958:	f7fd f848 	bl	800a9ec <HAL_DMA_GetError>
 800d95c:	4603      	mov	r3, r0
 800d95e:	2b02      	cmp	r3, #2
 800d960:	d03e      	beq.n	800d9e0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800d962:	697b      	ldr	r3, [r7, #20]
 800d964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d968:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800d96a:	697b      	ldr	r3, [r7, #20]
 800d96c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d96e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d970:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800d972:	693b      	ldr	r3, [r7, #16]
 800d974:	2b01      	cmp	r3, #1
 800d976:	d002      	beq.n	800d97e <SD_DMAError+0x36>
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	2b01      	cmp	r3, #1
 800d97c:	d12d      	bne.n	800d9da <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800d97e:	697b      	ldr	r3, [r7, #20]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	4a19      	ldr	r2, [pc, #100]	; (800d9e8 <SD_DMAError+0xa0>)
 800d984:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800d986:	697b      	ldr	r3, [r7, #20]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d98c:	697b      	ldr	r3, [r7, #20]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d994:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800d996:	697b      	ldr	r3, [r7, #20]
 800d998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d99a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d99e:	697b      	ldr	r3, [r7, #20]
 800d9a0:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800d9a2:	6978      	ldr	r0, [r7, #20]
 800d9a4:	f7ff ff62 	bl	800d86c <HAL_SD_GetCardState>
 800d9a8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	2b06      	cmp	r3, #6
 800d9ae:	d002      	beq.n	800d9b6 <SD_DMAError+0x6e>
 800d9b0:	68bb      	ldr	r3, [r7, #8]
 800d9b2:	2b05      	cmp	r3, #5
 800d9b4:	d10a      	bne.n	800d9cc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d9b6:	697b      	ldr	r3, [r7, #20]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f002 fd82 	bl	80104c4 <SDMMC_CmdStopTransfer>
 800d9c0:	4602      	mov	r2, r0
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9c6:	431a      	orrs	r2, r3
 800d9c8:	697b      	ldr	r3, [r7, #20]
 800d9ca:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800d9d4:	697b      	ldr	r3, [r7, #20]
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800d9da:	6978      	ldr	r0, [r7, #20]
 800d9dc:	f7ff fcf0 	bl	800d3c0 <HAL_SD_ErrorCallback>
#endif
  }
}
 800d9e0:	bf00      	nop
 800d9e2:	3718      	adds	r7, #24
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	004005ff 	.word	0x004005ff

0800d9ec <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b084      	sub	sp, #16
 800d9f0:	af00      	add	r7, sp, #0
 800d9f2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9f8:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	f240 523a 	movw	r2, #1338	; 0x53a
 800da02:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800da04:	68f8      	ldr	r0, [r7, #12]
 800da06:	f7ff ff31 	bl	800d86c <HAL_SD_GetCardState>
 800da0a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	2201      	movs	r2, #1
 800da10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	2200      	movs	r2, #0
 800da18:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800da1a:	68bb      	ldr	r3, [r7, #8]
 800da1c:	2b06      	cmp	r3, #6
 800da1e:	d002      	beq.n	800da26 <SD_DMATxAbort+0x3a>
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	2b05      	cmp	r3, #5
 800da24:	d10a      	bne.n	800da3c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	4618      	mov	r0, r3
 800da2c:	f002 fd4a 	bl	80104c4 <SDMMC_CmdStopTransfer>
 800da30:	4602      	mov	r2, r0
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da36:	431a      	orrs	r2, r3
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da40:	2b00      	cmp	r3, #0
 800da42:	d103      	bne.n	800da4c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800da44:	68f8      	ldr	r0, [r7, #12]
 800da46:	f003 f9a5 	bl	8010d94 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800da4a:	e002      	b.n	800da52 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800da4c:	68f8      	ldr	r0, [r7, #12]
 800da4e:	f7ff fcb7 	bl	800d3c0 <HAL_SD_ErrorCallback>
}
 800da52:	bf00      	nop
 800da54:	3710      	adds	r7, #16
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}

0800da5a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800da5a:	b580      	push	{r7, lr}
 800da5c:	b084      	sub	sp, #16
 800da5e:	af00      	add	r7, sp, #0
 800da60:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da66:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	f240 523a 	movw	r2, #1338	; 0x53a
 800da70:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800da72:	68f8      	ldr	r0, [r7, #12]
 800da74:	f7ff fefa 	bl	800d86c <HAL_SD_GetCardState>
 800da78:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	2201      	movs	r2, #1
 800da7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	2200      	movs	r2, #0
 800da86:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800da88:	68bb      	ldr	r3, [r7, #8]
 800da8a:	2b06      	cmp	r3, #6
 800da8c:	d002      	beq.n	800da94 <SD_DMARxAbort+0x3a>
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	2b05      	cmp	r3, #5
 800da92:	d10a      	bne.n	800daaa <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	4618      	mov	r0, r3
 800da9a:	f002 fd13 	bl	80104c4 <SDMMC_CmdStopTransfer>
 800da9e:	4602      	mov	r2, r0
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800daa4:	431a      	orrs	r2, r3
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d103      	bne.n	800daba <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800dab2:	68f8      	ldr	r0, [r7, #12]
 800dab4:	f003 f96e 	bl	8010d94 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800dab8:	e002      	b.n	800dac0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800daba:	68f8      	ldr	r0, [r7, #12]
 800dabc:	f7ff fc80 	bl	800d3c0 <HAL_SD_ErrorCallback>
}
 800dac0:	bf00      	nop
 800dac2:	3710      	adds	r7, #16
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dac8:	b5b0      	push	{r4, r5, r7, lr}
 800daca:	b094      	sub	sp, #80	; 0x50
 800dacc:	af04      	add	r7, sp, #16
 800dace:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800dad0:	2301      	movs	r3, #1
 800dad2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	4618      	mov	r0, r3
 800dada:	f002 fbc5 	bl	8010268 <SDIO_GetPowerState>
 800dade:	4603      	mov	r3, r0
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d102      	bne.n	800daea <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800dae4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800dae8:	e0b7      	b.n	800dc5a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800daee:	2b03      	cmp	r3, #3
 800daf0:	d02f      	beq.n	800db52 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	4618      	mov	r0, r3
 800daf8:	f002 fdee 	bl	80106d8 <SDMMC_CmdSendCID>
 800dafc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800dafe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db00:	2b00      	cmp	r3, #0
 800db02:	d001      	beq.n	800db08 <SD_InitCard+0x40>
    {
      return errorstate;
 800db04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db06:	e0a8      	b.n	800dc5a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	2100      	movs	r1, #0
 800db0e:	4618      	mov	r0, r3
 800db10:	f002 fbef 	bl	80102f2 <SDIO_GetResponse>
 800db14:	4602      	mov	r2, r0
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	2104      	movs	r1, #4
 800db20:	4618      	mov	r0, r3
 800db22:	f002 fbe6 	bl	80102f2 <SDIO_GetResponse>
 800db26:	4602      	mov	r2, r0
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	2108      	movs	r1, #8
 800db32:	4618      	mov	r0, r3
 800db34:	f002 fbdd 	bl	80102f2 <SDIO_GetResponse>
 800db38:	4602      	mov	r2, r0
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	210c      	movs	r1, #12
 800db44:	4618      	mov	r0, r3
 800db46:	f002 fbd4 	bl	80102f2 <SDIO_GetResponse>
 800db4a:	4602      	mov	r2, r0
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db56:	2b03      	cmp	r3, #3
 800db58:	d00d      	beq.n	800db76 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	f107 020e 	add.w	r2, r7, #14
 800db62:	4611      	mov	r1, r2
 800db64:	4618      	mov	r0, r3
 800db66:	f002 fdf4 	bl	8010752 <SDMMC_CmdSetRelAdd>
 800db6a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800db6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d001      	beq.n	800db76 <SD_InitCard+0xae>
    {
      return errorstate;
 800db72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db74:	e071      	b.n	800dc5a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db7a:	2b03      	cmp	r3, #3
 800db7c:	d036      	beq.n	800dbec <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800db7e:	89fb      	ldrh	r3, [r7, #14]
 800db80:	461a      	mov	r2, r3
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681a      	ldr	r2, [r3, #0]
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db8e:	041b      	lsls	r3, r3, #16
 800db90:	4619      	mov	r1, r3
 800db92:	4610      	mov	r0, r2
 800db94:	f002 fdbe 	bl	8010714 <SDMMC_CmdSendCSD>
 800db98:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800db9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d001      	beq.n	800dba4 <SD_InitCard+0xdc>
    {
      return errorstate;
 800dba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dba2:	e05a      	b.n	800dc5a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	2100      	movs	r1, #0
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f002 fba1 	bl	80102f2 <SDIO_GetResponse>
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	2104      	movs	r1, #4
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	f002 fb98 	bl	80102f2 <SDIO_GetResponse>
 800dbc2:	4602      	mov	r2, r0
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	2108      	movs	r1, #8
 800dbce:	4618      	mov	r0, r3
 800dbd0:	f002 fb8f 	bl	80102f2 <SDIO_GetResponse>
 800dbd4:	4602      	mov	r2, r0
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	210c      	movs	r1, #12
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	f002 fb86 	bl	80102f2 <SDIO_GetResponse>
 800dbe6:	4602      	mov	r2, r0
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	2104      	movs	r1, #4
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	f002 fb7d 	bl	80102f2 <SDIO_GetResponse>
 800dbf8:	4603      	mov	r3, r0
 800dbfa:	0d1a      	lsrs	r2, r3, #20
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800dc00:	f107 0310 	add.w	r3, r7, #16
 800dc04:	4619      	mov	r1, r3
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f7ff fbe4 	bl	800d3d4 <HAL_SD_GetCardCSD>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d002      	beq.n	800dc18 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dc12:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dc16:	e020      	b.n	800dc5a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	6819      	ldr	r1, [r3, #0]
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc20:	041b      	lsls	r3, r3, #16
 800dc22:	f04f 0400 	mov.w	r4, #0
 800dc26:	461a      	mov	r2, r3
 800dc28:	4623      	mov	r3, r4
 800dc2a:	4608      	mov	r0, r1
 800dc2c:	f002 fc6c 	bl	8010508 <SDMMC_CmdSelDesel>
 800dc30:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	d001      	beq.n	800dc3c <SD_InitCard+0x174>
  {
    return errorstate;
 800dc38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800dc3a:	e00e      	b.n	800dc5a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	681d      	ldr	r5, [r3, #0]
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	466c      	mov	r4, sp
 800dc44:	f103 0210 	add.w	r2, r3, #16
 800dc48:	ca07      	ldmia	r2, {r0, r1, r2}
 800dc4a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800dc4e:	3304      	adds	r3, #4
 800dc50:	cb0e      	ldmia	r3, {r1, r2, r3}
 800dc52:	4628      	mov	r0, r5
 800dc54:	f002 fab0 	bl	80101b8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800dc58:	2300      	movs	r3, #0
}
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	3740      	adds	r7, #64	; 0x40
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800dc64 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b086      	sub	sp, #24
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800dc6c:	2300      	movs	r3, #0
 800dc6e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800dc70:	2300      	movs	r3, #0
 800dc72:	617b      	str	r3, [r7, #20]
 800dc74:	2300      	movs	r3, #0
 800dc76:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	f002 fc66 	bl	801054e <SDMMC_CmdGoIdleState>
 800dc82:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d001      	beq.n	800dc8e <SD_PowerON+0x2a>
  {
    return errorstate;
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	e072      	b.n	800dd74 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	4618      	mov	r0, r3
 800dc94:	f002 fc79 	bl	801058a <SDMMC_CmdOperCond>
 800dc98:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d00d      	beq.n	800dcbc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	2200      	movs	r2, #0
 800dca4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4618      	mov	r0, r3
 800dcac:	f002 fc4f 	bl	801054e <SDMMC_CmdGoIdleState>
 800dcb0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	d004      	beq.n	800dcc2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	e05b      	b.n	800dd74 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2201      	movs	r2, #1
 800dcc0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800dcc6:	2b01      	cmp	r3, #1
 800dcc8:	d137      	bne.n	800dd3a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	2100      	movs	r1, #0
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f002 fc79 	bl	80105c8 <SDMMC_CmdAppCommand>
 800dcd6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d02d      	beq.n	800dd3a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dcde:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dce2:	e047      	b.n	800dd74 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	2100      	movs	r1, #0
 800dcea:	4618      	mov	r0, r3
 800dcec:	f002 fc6c 	bl	80105c8 <SDMMC_CmdAppCommand>
 800dcf0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d001      	beq.n	800dcfc <SD_PowerON+0x98>
    {
      return errorstate;
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	e03b      	b.n	800dd74 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	491e      	ldr	r1, [pc, #120]	; (800dd7c <SD_PowerON+0x118>)
 800dd02:	4618      	mov	r0, r3
 800dd04:	f002 fc82 	bl	801060c <SDMMC_CmdAppOperCommand>
 800dd08:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d002      	beq.n	800dd16 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dd10:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dd14:	e02e      	b.n	800dd74 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	2100      	movs	r1, #0
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f002 fae8 	bl	80102f2 <SDIO_GetResponse>
 800dd22:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800dd24:	697b      	ldr	r3, [r7, #20]
 800dd26:	0fdb      	lsrs	r3, r3, #31
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d101      	bne.n	800dd30 <SD_PowerON+0xcc>
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e000      	b.n	800dd32 <SD_PowerON+0xce>
 800dd30:	2300      	movs	r3, #0
 800dd32:	613b      	str	r3, [r7, #16]

    count++;
 800dd34:	68bb      	ldr	r3, [r7, #8]
 800dd36:	3301      	adds	r3, #1
 800dd38:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800dd3a:	68bb      	ldr	r3, [r7, #8]
 800dd3c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dd40:	4293      	cmp	r3, r2
 800dd42:	d802      	bhi.n	800dd4a <SD_PowerON+0xe6>
 800dd44:	693b      	ldr	r3, [r7, #16]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d0cc      	beq.n	800dce4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800dd50:	4293      	cmp	r3, r2
 800dd52:	d902      	bls.n	800dd5a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800dd54:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800dd58:	e00c      	b.n	800dd74 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800dd5a:	697b      	ldr	r3, [r7, #20]
 800dd5c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d003      	beq.n	800dd6c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2201      	movs	r2, #1
 800dd68:	645a      	str	r2, [r3, #68]	; 0x44
 800dd6a:	e002      	b.n	800dd72 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2200      	movs	r2, #0
 800dd70:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800dd72:	2300      	movs	r3, #0
}
 800dd74:	4618      	mov	r0, r3
 800dd76:	3718      	adds	r7, #24
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	bd80      	pop	{r7, pc}
 800dd7c:	c1100000 	.word	0xc1100000

0800dd80 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b084      	sub	sp, #16
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
 800dd88:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d102      	bne.n	800dd96 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800dd90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800dd94:	e018      	b.n	800ddc8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd9e:	041b      	lsls	r3, r3, #16
 800dda0:	4619      	mov	r1, r3
 800dda2:	4610      	mov	r0, r2
 800dda4:	f002 fcf6 	bl	8010794 <SDMMC_CmdSendStatus>
 800dda8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d001      	beq.n	800ddb4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	e009      	b.n	800ddc8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2100      	movs	r1, #0
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f002 fa99 	bl	80102f2 <SDIO_GetResponse>
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	683b      	ldr	r3, [r7, #0]
 800ddc4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800ddc6:	2300      	movs	r3, #0
}
 800ddc8:	4618      	mov	r0, r3
 800ddca:	3710      	adds	r7, #16
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	bd80      	pop	{r7, pc}

0800ddd0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b086      	sub	sp, #24
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800ddd8:	2300      	movs	r3, #0
 800ddda:	60fb      	str	r3, [r7, #12]
 800dddc:	2300      	movs	r3, #0
 800ddde:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	2100      	movs	r1, #0
 800dde6:	4618      	mov	r0, r3
 800dde8:	f002 fa83 	bl	80102f2 <SDIO_GetResponse>
 800ddec:	4603      	mov	r3, r0
 800ddee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ddf2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ddf6:	d102      	bne.n	800ddfe <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800ddf8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ddfc:	e02f      	b.n	800de5e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800ddfe:	f107 030c 	add.w	r3, r7, #12
 800de02:	4619      	mov	r1, r3
 800de04:	6878      	ldr	r0, [r7, #4]
 800de06:	f000 f879 	bl	800defc <SD_FindSCR>
 800de0a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800de0c:	697b      	ldr	r3, [r7, #20]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d001      	beq.n	800de16 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800de12:	697b      	ldr	r3, [r7, #20]
 800de14:	e023      	b.n	800de5e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800de16:	693b      	ldr	r3, [r7, #16]
 800de18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d01c      	beq.n	800de5a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681a      	ldr	r2, [r3, #0]
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de28:	041b      	lsls	r3, r3, #16
 800de2a:	4619      	mov	r1, r3
 800de2c:	4610      	mov	r0, r2
 800de2e:	f002 fbcb 	bl	80105c8 <SDMMC_CmdAppCommand>
 800de32:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800de34:	697b      	ldr	r3, [r7, #20]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d001      	beq.n	800de3e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800de3a:	697b      	ldr	r3, [r7, #20]
 800de3c:	e00f      	b.n	800de5e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	2102      	movs	r1, #2
 800de44:	4618      	mov	r0, r3
 800de46:	f002 fc04 	bl	8010652 <SDMMC_CmdBusWidth>
 800de4a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800de4c:	697b      	ldr	r3, [r7, #20]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d001      	beq.n	800de56 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800de52:	697b      	ldr	r3, [r7, #20]
 800de54:	e003      	b.n	800de5e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800de56:	2300      	movs	r3, #0
 800de58:	e001      	b.n	800de5e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800de5a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800de5e:	4618      	mov	r0, r3
 800de60:	3718      	adds	r7, #24
 800de62:	46bd      	mov	sp, r7
 800de64:	bd80      	pop	{r7, pc}

0800de66 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800de66:	b580      	push	{r7, lr}
 800de68:	b086      	sub	sp, #24
 800de6a:	af00      	add	r7, sp, #0
 800de6c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800de6e:	2300      	movs	r3, #0
 800de70:	60fb      	str	r3, [r7, #12]
 800de72:	2300      	movs	r3, #0
 800de74:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	2100      	movs	r1, #0
 800de7c:	4618      	mov	r0, r3
 800de7e:	f002 fa38 	bl	80102f2 <SDIO_GetResponse>
 800de82:	4603      	mov	r3, r0
 800de84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800de8c:	d102      	bne.n	800de94 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800de8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800de92:	e02f      	b.n	800def4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800de94:	f107 030c 	add.w	r3, r7, #12
 800de98:	4619      	mov	r1, r3
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f000 f82e 	bl	800defc <SD_FindSCR>
 800dea0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d001      	beq.n	800deac <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800dea8:	697b      	ldr	r3, [r7, #20]
 800deaa:	e023      	b.n	800def4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800deac:	693b      	ldr	r3, [r7, #16]
 800deae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d01c      	beq.n	800def0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800debe:	041b      	lsls	r3, r3, #16
 800dec0:	4619      	mov	r1, r3
 800dec2:	4610      	mov	r0, r2
 800dec4:	f002 fb80 	bl	80105c8 <SDMMC_CmdAppCommand>
 800dec8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800deca:	697b      	ldr	r3, [r7, #20]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d001      	beq.n	800ded4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800ded0:	697b      	ldr	r3, [r7, #20]
 800ded2:	e00f      	b.n	800def4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	2100      	movs	r1, #0
 800deda:	4618      	mov	r0, r3
 800dedc:	f002 fbb9 	bl	8010652 <SDMMC_CmdBusWidth>
 800dee0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d001      	beq.n	800deec <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	e003      	b.n	800def4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800deec:	2300      	movs	r3, #0
 800deee:	e001      	b.n	800def4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800def0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800def4:	4618      	mov	r0, r3
 800def6:	3718      	adds	r7, #24
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}

0800defc <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800defc:	b590      	push	{r4, r7, lr}
 800defe:	b08f      	sub	sp, #60	; 0x3c
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
 800df04:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800df06:	f7fb fd7b 	bl	8009a00 <HAL_GetTick>
 800df0a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800df0c:	2300      	movs	r3, #0
 800df0e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800df10:	2300      	movs	r3, #0
 800df12:	60bb      	str	r3, [r7, #8]
 800df14:	2300      	movs	r3, #0
 800df16:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	2108      	movs	r1, #8
 800df22:	4618      	mov	r0, r3
 800df24:	f002 fa24 	bl	8010370 <SDMMC_CmdBlockLength>
 800df28:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800df2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d001      	beq.n	800df34 <SD_FindSCR+0x38>
  {
    return errorstate;
 800df30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df32:	e0a9      	b.n	800e088 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681a      	ldr	r2, [r3, #0]
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df3c:	041b      	lsls	r3, r3, #16
 800df3e:	4619      	mov	r1, r3
 800df40:	4610      	mov	r0, r2
 800df42:	f002 fb41 	bl	80105c8 <SDMMC_CmdAppCommand>
 800df46:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800df48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d001      	beq.n	800df52 <SD_FindSCR+0x56>
  {
    return errorstate;
 800df4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df50:	e09a      	b.n	800e088 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800df52:	f04f 33ff 	mov.w	r3, #4294967295
 800df56:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800df58:	2308      	movs	r3, #8
 800df5a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800df5c:	2330      	movs	r3, #48	; 0x30
 800df5e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800df60:	2302      	movs	r3, #2
 800df62:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800df64:	2300      	movs	r3, #0
 800df66:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800df68:	2301      	movs	r3, #1
 800df6a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	f107 0210 	add.w	r2, r7, #16
 800df74:	4611      	mov	r1, r2
 800df76:	4618      	mov	r0, r3
 800df78:	f002 f9ce 	bl	8010318 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	4618      	mov	r0, r3
 800df82:	f002 fb88 	bl	8010696 <SDMMC_CmdSendSCR>
 800df86:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800df88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d022      	beq.n	800dfd4 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800df8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df90:	e07a      	b.n	800e088 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d00e      	beq.n	800dfbe <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6819      	ldr	r1, [r3, #0]
 800dfa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dfa6:	009b      	lsls	r3, r3, #2
 800dfa8:	f107 0208 	add.w	r2, r7, #8
 800dfac:	18d4      	adds	r4, r2, r3
 800dfae:	4608      	mov	r0, r1
 800dfb0:	f002 f92d 	bl	801020e <SDIO_ReadFIFO>
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	6023      	str	r3, [r4, #0]
      index++;
 800dfb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dfba:	3301      	adds	r3, #1
 800dfbc:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800dfbe:	f7fb fd1f 	bl	8009a00 <HAL_GetTick>
 800dfc2:	4602      	mov	r2, r0
 800dfc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfc6:	1ad3      	subs	r3, r2, r3
 800dfc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfcc:	d102      	bne.n	800dfd4 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800dfce:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800dfd2:	e059      	b.n	800e088 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dfda:	f240 432a 	movw	r3, #1066	; 0x42a
 800dfde:	4013      	ands	r3, r2
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d0d6      	beq.n	800df92 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dfea:	f003 0308 	and.w	r3, r3, #8
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d005      	beq.n	800dffe <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	2208      	movs	r2, #8
 800dff8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800dffa:	2308      	movs	r3, #8
 800dffc:	e044      	b.n	800e088 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e004:	f003 0302 	and.w	r3, r3, #2
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d005      	beq.n	800e018 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	2202      	movs	r2, #2
 800e012:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e014:	2302      	movs	r3, #2
 800e016:	e037      	b.n	800e088 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e01e:	f003 0320 	and.w	r3, r3, #32
 800e022:	2b00      	cmp	r3, #0
 800e024:	d005      	beq.n	800e032 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	2220      	movs	r2, #32
 800e02c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e02e:	2320      	movs	r3, #32
 800e030:	e02a      	b.n	800e088 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	f240 523a 	movw	r2, #1338	; 0x53a
 800e03a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	061a      	lsls	r2, r3, #24
 800e040:	68fb      	ldr	r3, [r7, #12]
 800e042:	021b      	lsls	r3, r3, #8
 800e044:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e048:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	0a1b      	lsrs	r3, r3, #8
 800e04e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e052:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	0e1b      	lsrs	r3, r3, #24
 800e058:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e05a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e05c:	601a      	str	r2, [r3, #0]
    scr++;
 800e05e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e060:	3304      	adds	r3, #4
 800e062:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e064:	68bb      	ldr	r3, [r7, #8]
 800e066:	061a      	lsls	r2, r3, #24
 800e068:	68bb      	ldr	r3, [r7, #8]
 800e06a:	021b      	lsls	r3, r3, #8
 800e06c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e070:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	0a1b      	lsrs	r3, r3, #8
 800e076:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e07a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	0e1b      	lsrs	r3, r3, #24
 800e080:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e084:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e086:	2300      	movs	r3, #0
}
 800e088:	4618      	mov	r0, r3
 800e08a:	373c      	adds	r7, #60	; 0x3c
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd90      	pop	{r4, r7, pc}

0800e090 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b086      	sub	sp, #24
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e09c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0a2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e0a4:	693b      	ldr	r3, [r7, #16]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d03f      	beq.n	800e12a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	617b      	str	r3, [r7, #20]
 800e0ae:	e033      	b.n	800e118 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	681b      	ldr	r3, [r3, #0]
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	f002 f8aa 	bl	801020e <SDIO_ReadFIFO>
 800e0ba:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	b2da      	uxtb	r2, r3
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	3301      	adds	r3, #1
 800e0c8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e0ca:	693b      	ldr	r3, [r7, #16]
 800e0cc:	3b01      	subs	r3, #1
 800e0ce:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e0d0:	68bb      	ldr	r3, [r7, #8]
 800e0d2:	0a1b      	lsrs	r3, r3, #8
 800e0d4:	b2da      	uxtb	r2, r3
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	3301      	adds	r3, #1
 800e0de:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e0e0:	693b      	ldr	r3, [r7, #16]
 800e0e2:	3b01      	subs	r3, #1
 800e0e4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e0e6:	68bb      	ldr	r3, [r7, #8]
 800e0e8:	0c1b      	lsrs	r3, r3, #16
 800e0ea:	b2da      	uxtb	r2, r3
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	3301      	adds	r3, #1
 800e0f4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e0f6:	693b      	ldr	r3, [r7, #16]
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e0fc:	68bb      	ldr	r3, [r7, #8]
 800e0fe:	0e1b      	lsrs	r3, r3, #24
 800e100:	b2da      	uxtb	r2, r3
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	3301      	adds	r3, #1
 800e10a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e10c:	693b      	ldr	r3, [r7, #16]
 800e10e:	3b01      	subs	r3, #1
 800e110:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800e112:	697b      	ldr	r3, [r7, #20]
 800e114:	3301      	adds	r3, #1
 800e116:	617b      	str	r3, [r7, #20]
 800e118:	697b      	ldr	r3, [r7, #20]
 800e11a:	2b07      	cmp	r3, #7
 800e11c:	d9c8      	bls.n	800e0b0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	68fa      	ldr	r2, [r7, #12]
 800e122:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	693a      	ldr	r2, [r7, #16]
 800e128:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800e12a:	bf00      	nop
 800e12c:	3718      	adds	r7, #24
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}

0800e132 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e132:	b580      	push	{r7, lr}
 800e134:	b086      	sub	sp, #24
 800e136:	af00      	add	r7, sp, #0
 800e138:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6a1b      	ldr	r3, [r3, #32]
 800e13e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e144:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800e146:	693b      	ldr	r3, [r7, #16]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d043      	beq.n	800e1d4 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800e14c:	2300      	movs	r3, #0
 800e14e:	617b      	str	r3, [r7, #20]
 800e150:	e037      	b.n	800e1c2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	781b      	ldrb	r3, [r3, #0]
 800e156:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	3301      	adds	r3, #1
 800e15c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e15e:	693b      	ldr	r3, [r7, #16]
 800e160:	3b01      	subs	r3, #1
 800e162:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	781b      	ldrb	r3, [r3, #0]
 800e168:	021a      	lsls	r2, r3, #8
 800e16a:	68bb      	ldr	r3, [r7, #8]
 800e16c:	4313      	orrs	r3, r2
 800e16e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	3301      	adds	r3, #1
 800e174:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e176:	693b      	ldr	r3, [r7, #16]
 800e178:	3b01      	subs	r3, #1
 800e17a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	781b      	ldrb	r3, [r3, #0]
 800e180:	041a      	lsls	r2, r3, #16
 800e182:	68bb      	ldr	r3, [r7, #8]
 800e184:	4313      	orrs	r3, r2
 800e186:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	3301      	adds	r3, #1
 800e18c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e18e:	693b      	ldr	r3, [r7, #16]
 800e190:	3b01      	subs	r3, #1
 800e192:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	781b      	ldrb	r3, [r3, #0]
 800e198:	061a      	lsls	r2, r3, #24
 800e19a:	68bb      	ldr	r3, [r7, #8]
 800e19c:	4313      	orrs	r3, r2
 800e19e:	60bb      	str	r3, [r7, #8]
      tmp++;
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	3301      	adds	r3, #1
 800e1a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800e1a6:	693b      	ldr	r3, [r7, #16]
 800e1a8:	3b01      	subs	r3, #1
 800e1aa:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	f107 0208 	add.w	r2, r7, #8
 800e1b4:	4611      	mov	r1, r2
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	f002 f836 	bl	8010228 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	3301      	adds	r3, #1
 800e1c0:	617b      	str	r3, [r7, #20]
 800e1c2:	697b      	ldr	r3, [r7, #20]
 800e1c4:	2b07      	cmp	r3, #7
 800e1c6:	d9c4      	bls.n	800e152 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	68fa      	ldr	r2, [r7, #12]
 800e1cc:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	693a      	ldr	r2, [r7, #16]
 800e1d2:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800e1d4:	bf00      	nop
 800e1d6:	3718      	adds	r7, #24
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	bd80      	pop	{r7, pc}

0800e1dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b082      	sub	sp, #8
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d101      	bne.n	800e1ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e1ea:	2301      	movs	r3, #1
 800e1ec:	e056      	b.n	800e29c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	2200      	movs	r2, #0
 800e1f2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e1fa:	b2db      	uxtb	r3, r3
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d106      	bne.n	800e20e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2200      	movs	r2, #0
 800e204:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e208:	6878      	ldr	r0, [r7, #4]
 800e20a:	f7f8 fe83 	bl	8006f14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2202      	movs	r2, #2
 800e212:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	681a      	ldr	r2, [r3, #0]
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e224:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	685a      	ldr	r2, [r3, #4]
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	689b      	ldr	r3, [r3, #8]
 800e22e:	431a      	orrs	r2, r3
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	68db      	ldr	r3, [r3, #12]
 800e234:	431a      	orrs	r2, r3
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	691b      	ldr	r3, [r3, #16]
 800e23a:	431a      	orrs	r2, r3
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	695b      	ldr	r3, [r3, #20]
 800e240:	431a      	orrs	r2, r3
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	699b      	ldr	r3, [r3, #24]
 800e246:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e24a:	431a      	orrs	r2, r3
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	69db      	ldr	r3, [r3, #28]
 800e250:	431a      	orrs	r2, r3
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	6a1b      	ldr	r3, [r3, #32]
 800e256:	ea42 0103 	orr.w	r1, r2, r3
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	430a      	orrs	r2, r1
 800e264:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	699b      	ldr	r3, [r3, #24]
 800e26a:	0c1b      	lsrs	r3, r3, #16
 800e26c:	f003 0104 	and.w	r1, r3, #4
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	430a      	orrs	r2, r1
 800e27a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	69da      	ldr	r2, [r3, #28]
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e28a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2200      	movs	r2, #0
 800e290:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	2201      	movs	r2, #1
 800e296:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800e29a:	2300      	movs	r3, #0
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3708      	adds	r7, #8
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bd80      	pop	{r7, pc}

0800e2a4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b088      	sub	sp, #32
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	60f8      	str	r0, [r7, #12]
 800e2ac:	60b9      	str	r1, [r7, #8]
 800e2ae:	603b      	str	r3, [r7, #0]
 800e2b0:	4613      	mov	r3, r2
 800e2b2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e2be:	2b01      	cmp	r3, #1
 800e2c0:	d101      	bne.n	800e2c6 <HAL_SPI_Transmit+0x22>
 800e2c2:	2302      	movs	r3, #2
 800e2c4:	e11e      	b.n	800e504 <HAL_SPI_Transmit+0x260>
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	2201      	movs	r2, #1
 800e2ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e2ce:	f7fb fb97 	bl	8009a00 <HAL_GetTick>
 800e2d2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e2d4:	88fb      	ldrh	r3, [r7, #6]
 800e2d6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e2de:	b2db      	uxtb	r3, r3
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	d002      	beq.n	800e2ea <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e2e4:	2302      	movs	r3, #2
 800e2e6:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e2e8:	e103      	b.n	800e4f2 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800e2ea:	68bb      	ldr	r3, [r7, #8]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d002      	beq.n	800e2f6 <HAL_SPI_Transmit+0x52>
 800e2f0:	88fb      	ldrh	r3, [r7, #6]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d102      	bne.n	800e2fc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e2f6:	2301      	movs	r3, #1
 800e2f8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e2fa:	e0fa      	b.n	800e4f2 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	2203      	movs	r2, #3
 800e300:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	2200      	movs	r2, #0
 800e308:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	68ba      	ldr	r2, [r7, #8]
 800e30e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	88fa      	ldrh	r2, [r7, #6]
 800e314:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	88fa      	ldrh	r2, [r7, #6]
 800e31a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	2200      	movs	r2, #0
 800e320:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	2200      	movs	r2, #0
 800e326:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	2200      	movs	r2, #0
 800e32c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	2200      	movs	r2, #0
 800e332:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	2200      	movs	r2, #0
 800e338:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	689b      	ldr	r3, [r3, #8]
 800e33e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e342:	d107      	bne.n	800e354 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800e344:	68fb      	ldr	r3, [r7, #12]
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	681a      	ldr	r2, [r3, #0]
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e352:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e35e:	2b40      	cmp	r3, #64	; 0x40
 800e360:	d007      	beq.n	800e372 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	681a      	ldr	r2, [r3, #0]
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e370:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	68db      	ldr	r3, [r3, #12]
 800e376:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e37a:	d14b      	bne.n	800e414 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	685b      	ldr	r3, [r3, #4]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d002      	beq.n	800e38a <HAL_SPI_Transmit+0xe6>
 800e384:	8afb      	ldrh	r3, [r7, #22]
 800e386:	2b01      	cmp	r3, #1
 800e388:	d13e      	bne.n	800e408 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e38e:	881a      	ldrh	r2, [r3, #0]
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e39a:	1c9a      	adds	r2, r3, #2
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	3b01      	subs	r3, #1
 800e3a8:	b29a      	uxth	r2, r3
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e3ae:	e02b      	b.n	800e408 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	689b      	ldr	r3, [r3, #8]
 800e3b6:	f003 0302 	and.w	r3, r3, #2
 800e3ba:	2b02      	cmp	r3, #2
 800e3bc:	d112      	bne.n	800e3e4 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3c2:	881a      	ldrh	r2, [r3, #0]
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e3ce:	1c9a      	adds	r2, r3, #2
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e3d8:	b29b      	uxth	r3, r3
 800e3da:	3b01      	subs	r3, #1
 800e3dc:	b29a      	uxth	r2, r3
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	86da      	strh	r2, [r3, #54]	; 0x36
 800e3e2:	e011      	b.n	800e408 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e3e4:	f7fb fb0c 	bl	8009a00 <HAL_GetTick>
 800e3e8:	4602      	mov	r2, r0
 800e3ea:	69bb      	ldr	r3, [r7, #24]
 800e3ec:	1ad3      	subs	r3, r2, r3
 800e3ee:	683a      	ldr	r2, [r7, #0]
 800e3f0:	429a      	cmp	r2, r3
 800e3f2:	d803      	bhi.n	800e3fc <HAL_SPI_Transmit+0x158>
 800e3f4:	683b      	ldr	r3, [r7, #0]
 800e3f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3fa:	d102      	bne.n	800e402 <HAL_SPI_Transmit+0x15e>
 800e3fc:	683b      	ldr	r3, [r7, #0]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d102      	bne.n	800e408 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800e402:	2303      	movs	r3, #3
 800e404:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e406:	e074      	b.n	800e4f2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e40c:	b29b      	uxth	r3, r3
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d1ce      	bne.n	800e3b0 <HAL_SPI_Transmit+0x10c>
 800e412:	e04c      	b.n	800e4ae <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	685b      	ldr	r3, [r3, #4]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d002      	beq.n	800e422 <HAL_SPI_Transmit+0x17e>
 800e41c:	8afb      	ldrh	r3, [r7, #22]
 800e41e:	2b01      	cmp	r3, #1
 800e420:	d140      	bne.n	800e4a4 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	330c      	adds	r3, #12
 800e42c:	7812      	ldrb	r2, [r2, #0]
 800e42e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e434:	1c5a      	adds	r2, r3, #1
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e43e:	b29b      	uxth	r3, r3
 800e440:	3b01      	subs	r3, #1
 800e442:	b29a      	uxth	r2, r3
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800e448:	e02c      	b.n	800e4a4 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	689b      	ldr	r3, [r3, #8]
 800e450:	f003 0302 	and.w	r3, r3, #2
 800e454:	2b02      	cmp	r3, #2
 800e456:	d113      	bne.n	800e480 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	330c      	adds	r3, #12
 800e462:	7812      	ldrb	r2, [r2, #0]
 800e464:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e46a:	1c5a      	adds	r2, r3, #1
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e474:	b29b      	uxth	r3, r3
 800e476:	3b01      	subs	r3, #1
 800e478:	b29a      	uxth	r2, r3
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	86da      	strh	r2, [r3, #54]	; 0x36
 800e47e:	e011      	b.n	800e4a4 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e480:	f7fb fabe 	bl	8009a00 <HAL_GetTick>
 800e484:	4602      	mov	r2, r0
 800e486:	69bb      	ldr	r3, [r7, #24]
 800e488:	1ad3      	subs	r3, r2, r3
 800e48a:	683a      	ldr	r2, [r7, #0]
 800e48c:	429a      	cmp	r2, r3
 800e48e:	d803      	bhi.n	800e498 <HAL_SPI_Transmit+0x1f4>
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e496:	d102      	bne.n	800e49e <HAL_SPI_Transmit+0x1fa>
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d102      	bne.n	800e4a4 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800e49e:	2303      	movs	r3, #3
 800e4a0:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e4a2:	e026      	b.n	800e4f2 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e4a8:	b29b      	uxth	r3, r3
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d1cd      	bne.n	800e44a <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e4ae:	69ba      	ldr	r2, [r7, #24]
 800e4b0:	6839      	ldr	r1, [r7, #0]
 800e4b2:	68f8      	ldr	r0, [r7, #12]
 800e4b4:	f000 fba4 	bl	800ec00 <SPI_EndRxTxTransaction>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d002      	beq.n	800e4c4 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2220      	movs	r2, #32
 800e4c2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	689b      	ldr	r3, [r3, #8]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d10a      	bne.n	800e4e2 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	613b      	str	r3, [r7, #16]
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	68db      	ldr	r3, [r3, #12]
 800e4d6:	613b      	str	r3, [r7, #16]
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	689b      	ldr	r3, [r3, #8]
 800e4de:	613b      	str	r3, [r7, #16]
 800e4e0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d002      	beq.n	800e4f0 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800e4ea:	2301      	movs	r3, #1
 800e4ec:	77fb      	strb	r3, [r7, #31]
 800e4ee:	e000      	b.n	800e4f2 <HAL_SPI_Transmit+0x24e>
  }

error:
 800e4f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	2201      	movs	r2, #1
 800e4f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	2200      	movs	r2, #0
 800e4fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e502:	7ffb      	ldrb	r3, [r7, #31]
}
 800e504:	4618      	mov	r0, r3
 800e506:	3720      	adds	r7, #32
 800e508:	46bd      	mov	sp, r7
 800e50a:	bd80      	pop	{r7, pc}

0800e50c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b088      	sub	sp, #32
 800e510:	af02      	add	r7, sp, #8
 800e512:	60f8      	str	r0, [r7, #12]
 800e514:	60b9      	str	r1, [r7, #8]
 800e516:	603b      	str	r3, [r7, #0]
 800e518:	4613      	mov	r3, r2
 800e51a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e51c:	2300      	movs	r3, #0
 800e51e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e520:	68fb      	ldr	r3, [r7, #12]
 800e522:	685b      	ldr	r3, [r3, #4]
 800e524:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e528:	d112      	bne.n	800e550 <HAL_SPI_Receive+0x44>
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	689b      	ldr	r3, [r3, #8]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d10e      	bne.n	800e550 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	2204      	movs	r2, #4
 800e536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e53a:	88fa      	ldrh	r2, [r7, #6]
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	9300      	str	r3, [sp, #0]
 800e540:	4613      	mov	r3, r2
 800e542:	68ba      	ldr	r2, [r7, #8]
 800e544:	68b9      	ldr	r1, [r7, #8]
 800e546:	68f8      	ldr	r0, [r7, #12]
 800e548:	f000 f8e9 	bl	800e71e <HAL_SPI_TransmitReceive>
 800e54c:	4603      	mov	r3, r0
 800e54e:	e0e2      	b.n	800e716 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e556:	2b01      	cmp	r3, #1
 800e558:	d101      	bne.n	800e55e <HAL_SPI_Receive+0x52>
 800e55a:	2302      	movs	r3, #2
 800e55c:	e0db      	b.n	800e716 <HAL_SPI_Receive+0x20a>
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	2201      	movs	r2, #1
 800e562:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e566:	f7fb fa4b 	bl	8009a00 <HAL_GetTick>
 800e56a:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e572:	b2db      	uxtb	r3, r3
 800e574:	2b01      	cmp	r3, #1
 800e576:	d002      	beq.n	800e57e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e578:	2302      	movs	r3, #2
 800e57a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e57c:	e0c2      	b.n	800e704 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800e57e:	68bb      	ldr	r3, [r7, #8]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d002      	beq.n	800e58a <HAL_SPI_Receive+0x7e>
 800e584:	88fb      	ldrh	r3, [r7, #6]
 800e586:	2b00      	cmp	r3, #0
 800e588:	d102      	bne.n	800e590 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e58a:	2301      	movs	r3, #1
 800e58c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e58e:	e0b9      	b.n	800e704 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	2204      	movs	r2, #4
 800e594:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	2200      	movs	r2, #0
 800e59c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	68ba      	ldr	r2, [r7, #8]
 800e5a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	88fa      	ldrh	r2, [r7, #6]
 800e5a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	88fa      	ldrh	r2, [r7, #6]
 800e5ae:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	2200      	movs	r2, #0
 800e5b4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	2200      	movs	r2, #0
 800e5c0:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	2200      	movs	r2, #0
 800e5c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e5ce:	68fb      	ldr	r3, [r7, #12]
 800e5d0:	689b      	ldr	r3, [r3, #8]
 800e5d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e5d6:	d107      	bne.n	800e5e8 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	681a      	ldr	r2, [r3, #0]
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e5e6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e5f2:	2b40      	cmp	r3, #64	; 0x40
 800e5f4:	d007      	beq.n	800e606 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	681a      	ldr	r2, [r3, #0]
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e604:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	68db      	ldr	r3, [r3, #12]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d162      	bne.n	800e6d4 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e60e:	e02e      	b.n	800e66e <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	689b      	ldr	r3, [r3, #8]
 800e616:	f003 0301 	and.w	r3, r3, #1
 800e61a:	2b01      	cmp	r3, #1
 800e61c:	d115      	bne.n	800e64a <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e61e:	68fb      	ldr	r3, [r7, #12]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	f103 020c 	add.w	r2, r3, #12
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e62a:	7812      	ldrb	r2, [r2, #0]
 800e62c:	b2d2      	uxtb	r2, r2
 800e62e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e634:	1c5a      	adds	r2, r3, #1
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e63e:	b29b      	uxth	r3, r3
 800e640:	3b01      	subs	r3, #1
 800e642:	b29a      	uxth	r2, r3
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e648:	e011      	b.n	800e66e <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e64a:	f7fb f9d9 	bl	8009a00 <HAL_GetTick>
 800e64e:	4602      	mov	r2, r0
 800e650:	693b      	ldr	r3, [r7, #16]
 800e652:	1ad3      	subs	r3, r2, r3
 800e654:	683a      	ldr	r2, [r7, #0]
 800e656:	429a      	cmp	r2, r3
 800e658:	d803      	bhi.n	800e662 <HAL_SPI_Receive+0x156>
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e660:	d102      	bne.n	800e668 <HAL_SPI_Receive+0x15c>
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d102      	bne.n	800e66e <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800e668:	2303      	movs	r3, #3
 800e66a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e66c:	e04a      	b.n	800e704 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e672:	b29b      	uxth	r3, r3
 800e674:	2b00      	cmp	r3, #0
 800e676:	d1cb      	bne.n	800e610 <HAL_SPI_Receive+0x104>
 800e678:	e031      	b.n	800e6de <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	689b      	ldr	r3, [r3, #8]
 800e680:	f003 0301 	and.w	r3, r3, #1
 800e684:	2b01      	cmp	r3, #1
 800e686:	d113      	bne.n	800e6b0 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	68da      	ldr	r2, [r3, #12]
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e692:	b292      	uxth	r2, r2
 800e694:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e69a:	1c9a      	adds	r2, r3, #2
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e6a4:	b29b      	uxth	r3, r3
 800e6a6:	3b01      	subs	r3, #1
 800e6a8:	b29a      	uxth	r2, r3
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e6ae:	e011      	b.n	800e6d4 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e6b0:	f7fb f9a6 	bl	8009a00 <HAL_GetTick>
 800e6b4:	4602      	mov	r2, r0
 800e6b6:	693b      	ldr	r3, [r7, #16]
 800e6b8:	1ad3      	subs	r3, r2, r3
 800e6ba:	683a      	ldr	r2, [r7, #0]
 800e6bc:	429a      	cmp	r2, r3
 800e6be:	d803      	bhi.n	800e6c8 <HAL_SPI_Receive+0x1bc>
 800e6c0:	683b      	ldr	r3, [r7, #0]
 800e6c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6c6:	d102      	bne.n	800e6ce <HAL_SPI_Receive+0x1c2>
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d102      	bne.n	800e6d4 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800e6ce:	2303      	movs	r3, #3
 800e6d0:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e6d2:	e017      	b.n	800e704 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e6d8:	b29b      	uxth	r3, r3
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d1cd      	bne.n	800e67a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e6de:	693a      	ldr	r2, [r7, #16]
 800e6e0:	6839      	ldr	r1, [r7, #0]
 800e6e2:	68f8      	ldr	r0, [r7, #12]
 800e6e4:	f000 fa27 	bl	800eb36 <SPI_EndRxTransaction>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d002      	beq.n	800e6f4 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	2220      	movs	r2, #32
 800e6f2:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d002      	beq.n	800e702 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800e6fc:	2301      	movs	r3, #1
 800e6fe:	75fb      	strb	r3, [r7, #23]
 800e700:	e000      	b.n	800e704 <HAL_SPI_Receive+0x1f8>
  }

error :
 800e702:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	2201      	movs	r2, #1
 800e708:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	2200      	movs	r2, #0
 800e710:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800e714:	7dfb      	ldrb	r3, [r7, #23]
}
 800e716:	4618      	mov	r0, r3
 800e718:	3718      	adds	r7, #24
 800e71a:	46bd      	mov	sp, r7
 800e71c:	bd80      	pop	{r7, pc}

0800e71e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e71e:	b580      	push	{r7, lr}
 800e720:	b08c      	sub	sp, #48	; 0x30
 800e722:	af00      	add	r7, sp, #0
 800e724:	60f8      	str	r0, [r7, #12]
 800e726:	60b9      	str	r1, [r7, #8]
 800e728:	607a      	str	r2, [r7, #4]
 800e72a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e72c:	2301      	movs	r3, #1
 800e72e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e730:	2300      	movs	r3, #0
 800e732:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e73c:	2b01      	cmp	r3, #1
 800e73e:	d101      	bne.n	800e744 <HAL_SPI_TransmitReceive+0x26>
 800e740:	2302      	movs	r3, #2
 800e742:	e18a      	b.n	800ea5a <HAL_SPI_TransmitReceive+0x33c>
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	2201      	movs	r2, #1
 800e748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e74c:	f7fb f958 	bl	8009a00 <HAL_GetTick>
 800e750:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e758:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800e762:	887b      	ldrh	r3, [r7, #2]
 800e764:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e766:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e76a:	2b01      	cmp	r3, #1
 800e76c:	d00f      	beq.n	800e78e <HAL_SPI_TransmitReceive+0x70>
 800e76e:	69fb      	ldr	r3, [r7, #28]
 800e770:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e774:	d107      	bne.n	800e786 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	689b      	ldr	r3, [r3, #8]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d103      	bne.n	800e786 <HAL_SPI_TransmitReceive+0x68>
 800e77e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e782:	2b04      	cmp	r3, #4
 800e784:	d003      	beq.n	800e78e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800e786:	2302      	movs	r3, #2
 800e788:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e78c:	e15b      	b.n	800ea46 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e78e:	68bb      	ldr	r3, [r7, #8]
 800e790:	2b00      	cmp	r3, #0
 800e792:	d005      	beq.n	800e7a0 <HAL_SPI_TransmitReceive+0x82>
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d002      	beq.n	800e7a0 <HAL_SPI_TransmitReceive+0x82>
 800e79a:	887b      	ldrh	r3, [r7, #2]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d103      	bne.n	800e7a8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800e7a6:	e14e      	b.n	800ea46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e7ae:	b2db      	uxtb	r3, r3
 800e7b0:	2b04      	cmp	r3, #4
 800e7b2:	d003      	beq.n	800e7bc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	2205      	movs	r2, #5
 800e7b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	2200      	movs	r2, #0
 800e7c0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	687a      	ldr	r2, [r7, #4]
 800e7c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	887a      	ldrh	r2, [r7, #2]
 800e7cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	887a      	ldrh	r2, [r7, #2]
 800e7d2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e7d4:	68fb      	ldr	r3, [r7, #12]
 800e7d6:	68ba      	ldr	r2, [r7, #8]
 800e7d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	887a      	ldrh	r2, [r7, #2]
 800e7de:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	887a      	ldrh	r2, [r7, #2]
 800e7e4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e7fc:	2b40      	cmp	r3, #64	; 0x40
 800e7fe:	d007      	beq.n	800e810 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	681a      	ldr	r2, [r3, #0]
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e80e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	68db      	ldr	r3, [r3, #12]
 800e814:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e818:	d178      	bne.n	800e90c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	685b      	ldr	r3, [r3, #4]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d002      	beq.n	800e828 <HAL_SPI_TransmitReceive+0x10a>
 800e822:	8b7b      	ldrh	r3, [r7, #26]
 800e824:	2b01      	cmp	r3, #1
 800e826:	d166      	bne.n	800e8f6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e82c:	881a      	ldrh	r2, [r3, #0]
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e838:	1c9a      	adds	r2, r3, #2
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e842:	b29b      	uxth	r3, r3
 800e844:	3b01      	subs	r3, #1
 800e846:	b29a      	uxth	r2, r3
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e84c:	e053      	b.n	800e8f6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	689b      	ldr	r3, [r3, #8]
 800e854:	f003 0302 	and.w	r3, r3, #2
 800e858:	2b02      	cmp	r3, #2
 800e85a:	d11b      	bne.n	800e894 <HAL_SPI_TransmitReceive+0x176>
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e860:	b29b      	uxth	r3, r3
 800e862:	2b00      	cmp	r3, #0
 800e864:	d016      	beq.n	800e894 <HAL_SPI_TransmitReceive+0x176>
 800e866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e868:	2b01      	cmp	r3, #1
 800e86a:	d113      	bne.n	800e894 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e870:	881a      	ldrh	r2, [r3, #0]
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e87c:	1c9a      	adds	r2, r3, #2
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e886:	b29b      	uxth	r3, r3
 800e888:	3b01      	subs	r3, #1
 800e88a:	b29a      	uxth	r2, r3
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e890:	2300      	movs	r3, #0
 800e892:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	689b      	ldr	r3, [r3, #8]
 800e89a:	f003 0301 	and.w	r3, r3, #1
 800e89e:	2b01      	cmp	r3, #1
 800e8a0:	d119      	bne.n	800e8d6 <HAL_SPI_TransmitReceive+0x1b8>
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8a6:	b29b      	uxth	r3, r3
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d014      	beq.n	800e8d6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	68da      	ldr	r2, [r3, #12]
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8b6:	b292      	uxth	r2, r2
 800e8b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8be:	1c9a      	adds	r2, r3, #2
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8c8:	b29b      	uxth	r3, r3
 800e8ca:	3b01      	subs	r3, #1
 800e8cc:	b29a      	uxth	r2, r3
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e8d6:	f7fb f893 	bl	8009a00 <HAL_GetTick>
 800e8da:	4602      	mov	r2, r0
 800e8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8de:	1ad3      	subs	r3, r2, r3
 800e8e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8e2:	429a      	cmp	r2, r3
 800e8e4:	d807      	bhi.n	800e8f6 <HAL_SPI_TransmitReceive+0x1d8>
 800e8e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8ec:	d003      	beq.n	800e8f6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800e8ee:	2303      	movs	r3, #3
 800e8f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e8f4:	e0a7      	b.n	800ea46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e8fa:	b29b      	uxth	r3, r3
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d1a6      	bne.n	800e84e <HAL_SPI_TransmitReceive+0x130>
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e904:	b29b      	uxth	r3, r3
 800e906:	2b00      	cmp	r3, #0
 800e908:	d1a1      	bne.n	800e84e <HAL_SPI_TransmitReceive+0x130>
 800e90a:	e07c      	b.n	800ea06 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d002      	beq.n	800e91a <HAL_SPI_TransmitReceive+0x1fc>
 800e914:	8b7b      	ldrh	r3, [r7, #26]
 800e916:	2b01      	cmp	r3, #1
 800e918:	d16b      	bne.n	800e9f2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	330c      	adds	r3, #12
 800e924:	7812      	ldrb	r2, [r2, #0]
 800e926:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e92c:	1c5a      	adds	r2, r3, #1
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e936:	b29b      	uxth	r3, r3
 800e938:	3b01      	subs	r3, #1
 800e93a:	b29a      	uxth	r2, r3
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e940:	e057      	b.n	800e9f2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	689b      	ldr	r3, [r3, #8]
 800e948:	f003 0302 	and.w	r3, r3, #2
 800e94c:	2b02      	cmp	r3, #2
 800e94e:	d11c      	bne.n	800e98a <HAL_SPI_TransmitReceive+0x26c>
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e954:	b29b      	uxth	r3, r3
 800e956:	2b00      	cmp	r3, #0
 800e958:	d017      	beq.n	800e98a <HAL_SPI_TransmitReceive+0x26c>
 800e95a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e95c:	2b01      	cmp	r3, #1
 800e95e:	d114      	bne.n	800e98a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	330c      	adds	r3, #12
 800e96a:	7812      	ldrb	r2, [r2, #0]
 800e96c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e972:	1c5a      	adds	r2, r3, #1
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e97c:	b29b      	uxth	r3, r3
 800e97e:	3b01      	subs	r3, #1
 800e980:	b29a      	uxth	r2, r3
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e986:	2300      	movs	r3, #0
 800e988:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	689b      	ldr	r3, [r3, #8]
 800e990:	f003 0301 	and.w	r3, r3, #1
 800e994:	2b01      	cmp	r3, #1
 800e996:	d119      	bne.n	800e9cc <HAL_SPI_TransmitReceive+0x2ae>
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e99c:	b29b      	uxth	r3, r3
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d014      	beq.n	800e9cc <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	68da      	ldr	r2, [r3, #12]
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9ac:	b2d2      	uxtb	r2, r2
 800e9ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e9b4:	1c5a      	adds	r2, r3, #1
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e9be:	b29b      	uxth	r3, r3
 800e9c0:	3b01      	subs	r3, #1
 800e9c2:	b29a      	uxth	r2, r3
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e9cc:	f7fb f818 	bl	8009a00 <HAL_GetTick>
 800e9d0:	4602      	mov	r2, r0
 800e9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d4:	1ad3      	subs	r3, r2, r3
 800e9d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e9d8:	429a      	cmp	r2, r3
 800e9da:	d803      	bhi.n	800e9e4 <HAL_SPI_TransmitReceive+0x2c6>
 800e9dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9e2:	d102      	bne.n	800e9ea <HAL_SPI_TransmitReceive+0x2cc>
 800e9e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e9e6:	2b00      	cmp	r3, #0
 800e9e8:	d103      	bne.n	800e9f2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800e9ea:	2303      	movs	r3, #3
 800e9ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800e9f0:	e029      	b.n	800ea46 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800e9f6:	b29b      	uxth	r3, r3
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d1a2      	bne.n	800e942 <HAL_SPI_TransmitReceive+0x224>
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ea00:	b29b      	uxth	r3, r3
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d19d      	bne.n	800e942 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ea06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea08:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ea0a:	68f8      	ldr	r0, [r7, #12]
 800ea0c:	f000 f8f8 	bl	800ec00 <SPI_EndRxTxTransaction>
 800ea10:	4603      	mov	r3, r0
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d006      	beq.n	800ea24 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ea16:	2301      	movs	r3, #1
 800ea18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	2220      	movs	r2, #32
 800ea20:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ea22:	e010      	b.n	800ea46 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	689b      	ldr	r3, [r3, #8]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d10b      	bne.n	800ea44 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	617b      	str	r3, [r7, #20]
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	68db      	ldr	r3, [r3, #12]
 800ea36:	617b      	str	r3, [r7, #20]
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	689b      	ldr	r3, [r3, #8]
 800ea3e:	617b      	str	r3, [r7, #20]
 800ea40:	697b      	ldr	r3, [r7, #20]
 800ea42:	e000      	b.n	800ea46 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ea44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	2201      	movs	r2, #1
 800ea4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	2200      	movs	r2, #0
 800ea52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ea56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ea5a:	4618      	mov	r0, r3
 800ea5c:	3730      	adds	r7, #48	; 0x30
 800ea5e:	46bd      	mov	sp, r7
 800ea60:	bd80      	pop	{r7, pc}

0800ea62 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ea62:	b580      	push	{r7, lr}
 800ea64:	b084      	sub	sp, #16
 800ea66:	af00      	add	r7, sp, #0
 800ea68:	60f8      	str	r0, [r7, #12]
 800ea6a:	60b9      	str	r1, [r7, #8]
 800ea6c:	603b      	str	r3, [r7, #0]
 800ea6e:	4613      	mov	r3, r2
 800ea70:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ea72:	e04c      	b.n	800eb0e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ea74:	683b      	ldr	r3, [r7, #0]
 800ea76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea7a:	d048      	beq.n	800eb0e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800ea7c:	f7fa ffc0 	bl	8009a00 <HAL_GetTick>
 800ea80:	4602      	mov	r2, r0
 800ea82:	69bb      	ldr	r3, [r7, #24]
 800ea84:	1ad3      	subs	r3, r2, r3
 800ea86:	683a      	ldr	r2, [r7, #0]
 800ea88:	429a      	cmp	r2, r3
 800ea8a:	d902      	bls.n	800ea92 <SPI_WaitFlagStateUntilTimeout+0x30>
 800ea8c:	683b      	ldr	r3, [r7, #0]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d13d      	bne.n	800eb0e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	685a      	ldr	r2, [r3, #4]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800eaa0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	685b      	ldr	r3, [r3, #4]
 800eaa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eaaa:	d111      	bne.n	800ead0 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	689b      	ldr	r3, [r3, #8]
 800eab0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eab4:	d004      	beq.n	800eac0 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	689b      	ldr	r3, [r3, #8]
 800eaba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eabe:	d107      	bne.n	800ead0 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	681a      	ldr	r2, [r3, #0]
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eace:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ead0:	68fb      	ldr	r3, [r7, #12]
 800ead2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ead4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ead8:	d10f      	bne.n	800eafa <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	681a      	ldr	r2, [r3, #0]
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800eae8:	601a      	str	r2, [r3, #0]
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	681a      	ldr	r2, [r3, #0]
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800eaf8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	2201      	movs	r2, #1
 800eafe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2200      	movs	r2, #0
 800eb06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800eb0a:	2303      	movs	r3, #3
 800eb0c:	e00f      	b.n	800eb2e <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	689a      	ldr	r2, [r3, #8]
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	4013      	ands	r3, r2
 800eb18:	68ba      	ldr	r2, [r7, #8]
 800eb1a:	429a      	cmp	r2, r3
 800eb1c:	bf0c      	ite	eq
 800eb1e:	2301      	moveq	r3, #1
 800eb20:	2300      	movne	r3, #0
 800eb22:	b2db      	uxtb	r3, r3
 800eb24:	461a      	mov	r2, r3
 800eb26:	79fb      	ldrb	r3, [r7, #7]
 800eb28:	429a      	cmp	r2, r3
 800eb2a:	d1a3      	bne.n	800ea74 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800eb2c:	2300      	movs	r3, #0
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	3710      	adds	r7, #16
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bd80      	pop	{r7, pc}

0800eb36 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800eb36:	b580      	push	{r7, lr}
 800eb38:	b086      	sub	sp, #24
 800eb3a:	af02      	add	r7, sp, #8
 800eb3c:	60f8      	str	r0, [r7, #12]
 800eb3e:	60b9      	str	r1, [r7, #8]
 800eb40:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	685b      	ldr	r3, [r3, #4]
 800eb46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eb4a:	d111      	bne.n	800eb70 <SPI_EndRxTransaction+0x3a>
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	689b      	ldr	r3, [r3, #8]
 800eb50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eb54:	d004      	beq.n	800eb60 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	689b      	ldr	r3, [r3, #8]
 800eb5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb5e:	d107      	bne.n	800eb70 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	681a      	ldr	r2, [r3, #0]
 800eb66:	68fb      	ldr	r3, [r7, #12]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eb6e:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	685b      	ldr	r3, [r3, #4]
 800eb74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eb78:	d12a      	bne.n	800ebd0 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	689b      	ldr	r3, [r3, #8]
 800eb7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eb82:	d012      	beq.n	800ebaa <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	9300      	str	r3, [sp, #0]
 800eb88:	68bb      	ldr	r3, [r7, #8]
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	2180      	movs	r1, #128	; 0x80
 800eb8e:	68f8      	ldr	r0, [r7, #12]
 800eb90:	f7ff ff67 	bl	800ea62 <SPI_WaitFlagStateUntilTimeout>
 800eb94:	4603      	mov	r3, r0
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d02d      	beq.n	800ebf6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800eb9e:	f043 0220 	orr.w	r2, r3, #32
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800eba6:	2303      	movs	r3, #3
 800eba8:	e026      	b.n	800ebf8 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	9300      	str	r3, [sp, #0]
 800ebae:	68bb      	ldr	r3, [r7, #8]
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	2101      	movs	r1, #1
 800ebb4:	68f8      	ldr	r0, [r7, #12]
 800ebb6:	f7ff ff54 	bl	800ea62 <SPI_WaitFlagStateUntilTimeout>
 800ebba:	4603      	mov	r3, r0
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d01a      	beq.n	800ebf6 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ebc4:	f043 0220 	orr.w	r2, r3, #32
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ebcc:	2303      	movs	r3, #3
 800ebce:	e013      	b.n	800ebf8 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	9300      	str	r3, [sp, #0]
 800ebd4:	68bb      	ldr	r3, [r7, #8]
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	2101      	movs	r1, #1
 800ebda:	68f8      	ldr	r0, [r7, #12]
 800ebdc:	f7ff ff41 	bl	800ea62 <SPI_WaitFlagStateUntilTimeout>
 800ebe0:	4603      	mov	r3, r0
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d007      	beq.n	800ebf6 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ebea:	f043 0220 	orr.w	r2, r3, #32
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ebf2:	2303      	movs	r3, #3
 800ebf4:	e000      	b.n	800ebf8 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ebf6:	2300      	movs	r3, #0
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3710      	adds	r7, #16
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}

0800ec00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b088      	sub	sp, #32
 800ec04:	af02      	add	r7, sp, #8
 800ec06:	60f8      	str	r0, [r7, #12]
 800ec08:	60b9      	str	r1, [r7, #8]
 800ec0a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ec0c:	4b1b      	ldr	r3, [pc, #108]	; (800ec7c <SPI_EndRxTxTransaction+0x7c>)
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	4a1b      	ldr	r2, [pc, #108]	; (800ec80 <SPI_EndRxTxTransaction+0x80>)
 800ec12:	fba2 2303 	umull	r2, r3, r2, r3
 800ec16:	0d5b      	lsrs	r3, r3, #21
 800ec18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ec1c:	fb02 f303 	mul.w	r3, r2, r3
 800ec20:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	685b      	ldr	r3, [r3, #4]
 800ec26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ec2a:	d112      	bne.n	800ec52 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	9300      	str	r3, [sp, #0]
 800ec30:	68bb      	ldr	r3, [r7, #8]
 800ec32:	2200      	movs	r2, #0
 800ec34:	2180      	movs	r1, #128	; 0x80
 800ec36:	68f8      	ldr	r0, [r7, #12]
 800ec38:	f7ff ff13 	bl	800ea62 <SPI_WaitFlagStateUntilTimeout>
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d016      	beq.n	800ec70 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec46:	f043 0220 	orr.w	r2, r3, #32
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ec4e:	2303      	movs	r3, #3
 800ec50:	e00f      	b.n	800ec72 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d00a      	beq.n	800ec6e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800ec58:	697b      	ldr	r3, [r7, #20]
 800ec5a:	3b01      	subs	r3, #1
 800ec5c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	689b      	ldr	r3, [r3, #8]
 800ec64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec68:	2b80      	cmp	r3, #128	; 0x80
 800ec6a:	d0f2      	beq.n	800ec52 <SPI_EndRxTxTransaction+0x52>
 800ec6c:	e000      	b.n	800ec70 <SPI_EndRxTxTransaction+0x70>
        break;
 800ec6e:	bf00      	nop
  }

  return HAL_OK;
 800ec70:	2300      	movs	r3, #0
}
 800ec72:	4618      	mov	r0, r3
 800ec74:	3718      	adds	r7, #24
 800ec76:	46bd      	mov	sp, r7
 800ec78:	bd80      	pop	{r7, pc}
 800ec7a:	bf00      	nop
 800ec7c:	20000000 	.word	0x20000000
 800ec80:	165e9f81 	.word	0x165e9f81

0800ec84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ec84:	b580      	push	{r7, lr}
 800ec86:	b082      	sub	sp, #8
 800ec88:	af00      	add	r7, sp, #0
 800ec8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d101      	bne.n	800ec96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ec92:	2301      	movs	r3, #1
 800ec94:	e01d      	b.n	800ecd2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ec9c:	b2db      	uxtb	r3, r3
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d106      	bne.n	800ecb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	2200      	movs	r2, #0
 800eca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ecaa:	6878      	ldr	r0, [r7, #4]
 800ecac:	f7f8 f9ee 	bl	800708c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	2202      	movs	r2, #2
 800ecb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	681a      	ldr	r2, [r3, #0]
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	3304      	adds	r3, #4
 800ecc0:	4619      	mov	r1, r3
 800ecc2:	4610      	mov	r0, r2
 800ecc4:	f000 fb56 	bl	800f374 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	2201      	movs	r2, #1
 800eccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ecd0:	2300      	movs	r3, #0
}
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	3708      	adds	r7, #8
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}

0800ecda <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ecda:	b480      	push	{r7}
 800ecdc:	b085      	sub	sp, #20
 800ecde:	af00      	add	r7, sp, #0
 800ece0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	68da      	ldr	r2, [r3, #12]
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	f042 0201 	orr.w	r2, r2, #1
 800ecf0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	681b      	ldr	r3, [r3, #0]
 800ecf6:	689b      	ldr	r3, [r3, #8]
 800ecf8:	f003 0307 	and.w	r3, r3, #7
 800ecfc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	2b06      	cmp	r3, #6
 800ed02:	d007      	beq.n	800ed14 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	681a      	ldr	r2, [r3, #0]
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	f042 0201 	orr.w	r2, r2, #1
 800ed12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ed14:	2300      	movs	r3, #0
}
 800ed16:	4618      	mov	r0, r3
 800ed18:	3714      	adds	r7, #20
 800ed1a:	46bd      	mov	sp, r7
 800ed1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed20:	4770      	bx	lr

0800ed22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ed22:	b580      	push	{r7, lr}
 800ed24:	b082      	sub	sp, #8
 800ed26:	af00      	add	r7, sp, #0
 800ed28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	2b00      	cmp	r3, #0
 800ed2e:	d101      	bne.n	800ed34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ed30:	2301      	movs	r3, #1
 800ed32:	e01d      	b.n	800ed70 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ed3a:	b2db      	uxtb	r3, r3
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d106      	bne.n	800ed4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2200      	movs	r2, #0
 800ed44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	f7f8 f92b 	bl	8006fa4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2202      	movs	r2, #2
 800ed52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681a      	ldr	r2, [r3, #0]
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	3304      	adds	r3, #4
 800ed5e:	4619      	mov	r1, r3
 800ed60:	4610      	mov	r0, r2
 800ed62:	f000 fb07 	bl	800f374 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	2201      	movs	r2, #1
 800ed6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ed6e:	2300      	movs	r3, #0
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	3708      	adds	r7, #8
 800ed74:	46bd      	mov	sp, r7
 800ed76:	bd80      	pop	{r7, pc}

0800ed78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ed78:	b580      	push	{r7, lr}
 800ed7a:	b084      	sub	sp, #16
 800ed7c:	af00      	add	r7, sp, #0
 800ed7e:	6078      	str	r0, [r7, #4]
 800ed80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	681b      	ldr	r3, [r3, #0]
 800ed86:	2201      	movs	r2, #1
 800ed88:	6839      	ldr	r1, [r7, #0]
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	f000 fd42 	bl	800f814 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	4a15      	ldr	r2, [pc, #84]	; (800edec <HAL_TIM_PWM_Start+0x74>)
 800ed96:	4293      	cmp	r3, r2
 800ed98:	d004      	beq.n	800eda4 <HAL_TIM_PWM_Start+0x2c>
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	4a14      	ldr	r2, [pc, #80]	; (800edf0 <HAL_TIM_PWM_Start+0x78>)
 800eda0:	4293      	cmp	r3, r2
 800eda2:	d101      	bne.n	800eda8 <HAL_TIM_PWM_Start+0x30>
 800eda4:	2301      	movs	r3, #1
 800eda6:	e000      	b.n	800edaa <HAL_TIM_PWM_Start+0x32>
 800eda8:	2300      	movs	r3, #0
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d007      	beq.n	800edbe <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	681b      	ldr	r3, [r3, #0]
 800edb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800edbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	689b      	ldr	r3, [r3, #8]
 800edc4:	f003 0307 	and.w	r3, r3, #7
 800edc8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	2b06      	cmp	r3, #6
 800edce:	d007      	beq.n	800ede0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	681a      	ldr	r2, [r3, #0]
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	f042 0201 	orr.w	r2, r2, #1
 800edde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ede0:	2300      	movs	r3, #0
}
 800ede2:	4618      	mov	r0, r3
 800ede4:	3710      	adds	r7, #16
 800ede6:	46bd      	mov	sp, r7
 800ede8:	bd80      	pop	{r7, pc}
 800edea:	bf00      	nop
 800edec:	40010000 	.word	0x40010000
 800edf0:	40010400 	.word	0x40010400

0800edf4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b086      	sub	sp, #24
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
 800edfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d101      	bne.n	800ee08 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ee04:	2301      	movs	r3, #1
 800ee06:	e083      	b.n	800ef10 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ee0e:	b2db      	uxtb	r3, r3
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d106      	bne.n	800ee22 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2200      	movs	r2, #0
 800ee18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ee1c:	6878      	ldr	r0, [r7, #4]
 800ee1e:	f7f8 f9c5 	bl	80071ac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	2202      	movs	r2, #2
 800ee26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	689b      	ldr	r3, [r3, #8]
 800ee30:	687a      	ldr	r2, [r7, #4]
 800ee32:	6812      	ldr	r2, [r2, #0]
 800ee34:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ee38:	f023 0307 	bic.w	r3, r3, #7
 800ee3c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	681a      	ldr	r2, [r3, #0]
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	3304      	adds	r3, #4
 800ee46:	4619      	mov	r1, r3
 800ee48:	4610      	mov	r0, r2
 800ee4a:	f000 fa93 	bl	800f374 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	689b      	ldr	r3, [r3, #8]
 800ee54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	699b      	ldr	r3, [r3, #24]
 800ee5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	6a1b      	ldr	r3, [r3, #32]
 800ee64:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ee66:	683b      	ldr	r3, [r7, #0]
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	697a      	ldr	r2, [r7, #20]
 800ee6c:	4313      	orrs	r3, r2
 800ee6e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ee70:	693b      	ldr	r3, [r7, #16]
 800ee72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ee76:	f023 0303 	bic.w	r3, r3, #3
 800ee7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ee7c:	683b      	ldr	r3, [r7, #0]
 800ee7e:	689a      	ldr	r2, [r3, #8]
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	699b      	ldr	r3, [r3, #24]
 800ee84:	021b      	lsls	r3, r3, #8
 800ee86:	4313      	orrs	r3, r2
 800ee88:	693a      	ldr	r2, [r7, #16]
 800ee8a:	4313      	orrs	r3, r2
 800ee8c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ee8e:	693b      	ldr	r3, [r7, #16]
 800ee90:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ee94:	f023 030c 	bic.w	r3, r3, #12
 800ee98:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ee9a:	693b      	ldr	r3, [r7, #16]
 800ee9c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800eea0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800eea4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800eea6:	683b      	ldr	r3, [r7, #0]
 800eea8:	68da      	ldr	r2, [r3, #12]
 800eeaa:	683b      	ldr	r3, [r7, #0]
 800eeac:	69db      	ldr	r3, [r3, #28]
 800eeae:	021b      	lsls	r3, r3, #8
 800eeb0:	4313      	orrs	r3, r2
 800eeb2:	693a      	ldr	r2, [r7, #16]
 800eeb4:	4313      	orrs	r3, r2
 800eeb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800eeb8:	683b      	ldr	r3, [r7, #0]
 800eeba:	691b      	ldr	r3, [r3, #16]
 800eebc:	011a      	lsls	r2, r3, #4
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	6a1b      	ldr	r3, [r3, #32]
 800eec2:	031b      	lsls	r3, r3, #12
 800eec4:	4313      	orrs	r3, r2
 800eec6:	693a      	ldr	r2, [r7, #16]
 800eec8:	4313      	orrs	r3, r2
 800eeca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800eed2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800eeda:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800eedc:	683b      	ldr	r3, [r7, #0]
 800eede:	685a      	ldr	r2, [r3, #4]
 800eee0:	683b      	ldr	r3, [r7, #0]
 800eee2:	695b      	ldr	r3, [r3, #20]
 800eee4:	011b      	lsls	r3, r3, #4
 800eee6:	4313      	orrs	r3, r2
 800eee8:	68fa      	ldr	r2, [r7, #12]
 800eeea:	4313      	orrs	r3, r2
 800eeec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	681b      	ldr	r3, [r3, #0]
 800eef2:	697a      	ldr	r2, [r7, #20]
 800eef4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	693a      	ldr	r2, [r7, #16]
 800eefc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	68fa      	ldr	r2, [r7, #12]
 800ef04:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2201      	movs	r2, #1
 800ef0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ef0e:	2300      	movs	r3, #0
}
 800ef10:	4618      	mov	r0, r3
 800ef12:	3718      	adds	r7, #24
 800ef14:	46bd      	mov	sp, r7
 800ef16:	bd80      	pop	{r7, pc}

0800ef18 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b082      	sub	sp, #8
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	6078      	str	r0, [r7, #4]
 800ef20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800ef22:	683b      	ldr	r3, [r7, #0]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d002      	beq.n	800ef2e <HAL_TIM_Encoder_Start+0x16>
 800ef28:	2b04      	cmp	r3, #4
 800ef2a:	d008      	beq.n	800ef3e <HAL_TIM_Encoder_Start+0x26>
 800ef2c:	e00f      	b.n	800ef4e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	2201      	movs	r2, #1
 800ef34:	2100      	movs	r1, #0
 800ef36:	4618      	mov	r0, r3
 800ef38:	f000 fc6c 	bl	800f814 <TIM_CCxChannelCmd>
      break;
 800ef3c:	e016      	b.n	800ef6c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	2201      	movs	r2, #1
 800ef44:	2104      	movs	r1, #4
 800ef46:	4618      	mov	r0, r3
 800ef48:	f000 fc64 	bl	800f814 <TIM_CCxChannelCmd>
      break;
 800ef4c:	e00e      	b.n	800ef6c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	2201      	movs	r2, #1
 800ef54:	2100      	movs	r1, #0
 800ef56:	4618      	mov	r0, r3
 800ef58:	f000 fc5c 	bl	800f814 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	2201      	movs	r2, #1
 800ef62:	2104      	movs	r1, #4
 800ef64:	4618      	mov	r0, r3
 800ef66:	f000 fc55 	bl	800f814 <TIM_CCxChannelCmd>
      break;
 800ef6a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	681a      	ldr	r2, [r3, #0]
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	681b      	ldr	r3, [r3, #0]
 800ef76:	f042 0201 	orr.w	r2, r2, #1
 800ef7a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ef7c:	2300      	movs	r3, #0
}
 800ef7e:	4618      	mov	r0, r3
 800ef80:	3708      	adds	r7, #8
 800ef82:	46bd      	mov	sp, r7
 800ef84:	bd80      	pop	{r7, pc}

0800ef86 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ef86:	b580      	push	{r7, lr}
 800ef88:	b082      	sub	sp, #8
 800ef8a:	af00      	add	r7, sp, #0
 800ef8c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	691b      	ldr	r3, [r3, #16]
 800ef94:	f003 0302 	and.w	r3, r3, #2
 800ef98:	2b02      	cmp	r3, #2
 800ef9a:	d122      	bne.n	800efe2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	68db      	ldr	r3, [r3, #12]
 800efa2:	f003 0302 	and.w	r3, r3, #2
 800efa6:	2b02      	cmp	r3, #2
 800efa8:	d11b      	bne.n	800efe2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	f06f 0202 	mvn.w	r2, #2
 800efb2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2201      	movs	r2, #1
 800efb8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	681b      	ldr	r3, [r3, #0]
 800efbe:	699b      	ldr	r3, [r3, #24]
 800efc0:	f003 0303 	and.w	r3, r3, #3
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d003      	beq.n	800efd0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800efc8:	6878      	ldr	r0, [r7, #4]
 800efca:	f000 f9b5 	bl	800f338 <HAL_TIM_IC_CaptureCallback>
 800efce:	e005      	b.n	800efdc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800efd0:	6878      	ldr	r0, [r7, #4]
 800efd2:	f000 f9a7 	bl	800f324 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800efd6:	6878      	ldr	r0, [r7, #4]
 800efd8:	f000 f9b8 	bl	800f34c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	2200      	movs	r2, #0
 800efe0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	681b      	ldr	r3, [r3, #0]
 800efe6:	691b      	ldr	r3, [r3, #16]
 800efe8:	f003 0304 	and.w	r3, r3, #4
 800efec:	2b04      	cmp	r3, #4
 800efee:	d122      	bne.n	800f036 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	68db      	ldr	r3, [r3, #12]
 800eff6:	f003 0304 	and.w	r3, r3, #4
 800effa:	2b04      	cmp	r3, #4
 800effc:	d11b      	bne.n	800f036 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	f06f 0204 	mvn.w	r2, #4
 800f006:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	2202      	movs	r2, #2
 800f00c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	681b      	ldr	r3, [r3, #0]
 800f012:	699b      	ldr	r3, [r3, #24]
 800f014:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d003      	beq.n	800f024 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f01c:	6878      	ldr	r0, [r7, #4]
 800f01e:	f000 f98b 	bl	800f338 <HAL_TIM_IC_CaptureCallback>
 800f022:	e005      	b.n	800f030 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f024:	6878      	ldr	r0, [r7, #4]
 800f026:	f000 f97d 	bl	800f324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f02a:	6878      	ldr	r0, [r7, #4]
 800f02c:	f000 f98e 	bl	800f34c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2200      	movs	r2, #0
 800f034:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	691b      	ldr	r3, [r3, #16]
 800f03c:	f003 0308 	and.w	r3, r3, #8
 800f040:	2b08      	cmp	r3, #8
 800f042:	d122      	bne.n	800f08a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	68db      	ldr	r3, [r3, #12]
 800f04a:	f003 0308 	and.w	r3, r3, #8
 800f04e:	2b08      	cmp	r3, #8
 800f050:	d11b      	bne.n	800f08a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	f06f 0208 	mvn.w	r2, #8
 800f05a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2204      	movs	r2, #4
 800f060:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	69db      	ldr	r3, [r3, #28]
 800f068:	f003 0303 	and.w	r3, r3, #3
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d003      	beq.n	800f078 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f070:	6878      	ldr	r0, [r7, #4]
 800f072:	f000 f961 	bl	800f338 <HAL_TIM_IC_CaptureCallback>
 800f076:	e005      	b.n	800f084 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f000 f953 	bl	800f324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f07e:	6878      	ldr	r0, [r7, #4]
 800f080:	f000 f964 	bl	800f34c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	2200      	movs	r2, #0
 800f088:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	691b      	ldr	r3, [r3, #16]
 800f090:	f003 0310 	and.w	r3, r3, #16
 800f094:	2b10      	cmp	r3, #16
 800f096:	d122      	bne.n	800f0de <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681b      	ldr	r3, [r3, #0]
 800f09c:	68db      	ldr	r3, [r3, #12]
 800f09e:	f003 0310 	and.w	r3, r3, #16
 800f0a2:	2b10      	cmp	r3, #16
 800f0a4:	d11b      	bne.n	800f0de <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f06f 0210 	mvn.w	r2, #16
 800f0ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	2208      	movs	r2, #8
 800f0b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	69db      	ldr	r3, [r3, #28]
 800f0bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d003      	beq.n	800f0cc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f0c4:	6878      	ldr	r0, [r7, #4]
 800f0c6:	f000 f937 	bl	800f338 <HAL_TIM_IC_CaptureCallback>
 800f0ca:	e005      	b.n	800f0d8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0cc:	6878      	ldr	r0, [r7, #4]
 800f0ce:	f000 f929 	bl	800f324 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0d2:	6878      	ldr	r0, [r7, #4]
 800f0d4:	f000 f93a 	bl	800f34c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2200      	movs	r2, #0
 800f0dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	691b      	ldr	r3, [r3, #16]
 800f0e4:	f003 0301 	and.w	r3, r3, #1
 800f0e8:	2b01      	cmp	r3, #1
 800f0ea:	d10e      	bne.n	800f10a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	68db      	ldr	r3, [r3, #12]
 800f0f2:	f003 0301 	and.w	r3, r3, #1
 800f0f6:	2b01      	cmp	r3, #1
 800f0f8:	d107      	bne.n	800f10a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	681b      	ldr	r3, [r3, #0]
 800f0fe:	f06f 0201 	mvn.w	r2, #1
 800f102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f104:	6878      	ldr	r0, [r7, #4]
 800f106:	f7f6 fd3b 	bl	8005b80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	691b      	ldr	r3, [r3, #16]
 800f110:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f114:	2b80      	cmp	r3, #128	; 0x80
 800f116:	d10e      	bne.n	800f136 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	68db      	ldr	r3, [r3, #12]
 800f11e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f122:	2b80      	cmp	r3, #128	; 0x80
 800f124:	d107      	bne.n	800f136 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f12e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f000 fc6d 	bl	800fa10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	691b      	ldr	r3, [r3, #16]
 800f13c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f140:	2b40      	cmp	r3, #64	; 0x40
 800f142:	d10e      	bne.n	800f162 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	68db      	ldr	r3, [r3, #12]
 800f14a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f14e:	2b40      	cmp	r3, #64	; 0x40
 800f150:	d107      	bne.n	800f162 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	681b      	ldr	r3, [r3, #0]
 800f156:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f15a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f15c:	6878      	ldr	r0, [r7, #4]
 800f15e:	f000 f8ff 	bl	800f360 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	691b      	ldr	r3, [r3, #16]
 800f168:	f003 0320 	and.w	r3, r3, #32
 800f16c:	2b20      	cmp	r3, #32
 800f16e:	d10e      	bne.n	800f18e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	681b      	ldr	r3, [r3, #0]
 800f174:	68db      	ldr	r3, [r3, #12]
 800f176:	f003 0320 	and.w	r3, r3, #32
 800f17a:	2b20      	cmp	r3, #32
 800f17c:	d107      	bne.n	800f18e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	f06f 0220 	mvn.w	r2, #32
 800f186:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f188:	6878      	ldr	r0, [r7, #4]
 800f18a:	f000 fc37 	bl	800f9fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f18e:	bf00      	nop
 800f190:	3708      	adds	r7, #8
 800f192:	46bd      	mov	sp, r7
 800f194:	bd80      	pop	{r7, pc}
	...

0800f198 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f198:	b580      	push	{r7, lr}
 800f19a:	b084      	sub	sp, #16
 800f19c:	af00      	add	r7, sp, #0
 800f19e:	60f8      	str	r0, [r7, #12]
 800f1a0:	60b9      	str	r1, [r7, #8]
 800f1a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f1aa:	2b01      	cmp	r3, #1
 800f1ac:	d101      	bne.n	800f1b2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800f1ae:	2302      	movs	r3, #2
 800f1b0:	e0b4      	b.n	800f31c <HAL_TIM_PWM_ConfigChannel+0x184>
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	2202      	movs	r2, #2
 800f1be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	2b0c      	cmp	r3, #12
 800f1c6:	f200 809f 	bhi.w	800f308 <HAL_TIM_PWM_ConfigChannel+0x170>
 800f1ca:	a201      	add	r2, pc, #4	; (adr r2, 800f1d0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800f1cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1d0:	0800f205 	.word	0x0800f205
 800f1d4:	0800f309 	.word	0x0800f309
 800f1d8:	0800f309 	.word	0x0800f309
 800f1dc:	0800f309 	.word	0x0800f309
 800f1e0:	0800f245 	.word	0x0800f245
 800f1e4:	0800f309 	.word	0x0800f309
 800f1e8:	0800f309 	.word	0x0800f309
 800f1ec:	0800f309 	.word	0x0800f309
 800f1f0:	0800f287 	.word	0x0800f287
 800f1f4:	0800f309 	.word	0x0800f309
 800f1f8:	0800f309 	.word	0x0800f309
 800f1fc:	0800f309 	.word	0x0800f309
 800f200:	0800f2c7 	.word	0x0800f2c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	68b9      	ldr	r1, [r7, #8]
 800f20a:	4618      	mov	r0, r3
 800f20c:	f000 f952 	bl	800f4b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	699a      	ldr	r2, [r3, #24]
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	f042 0208 	orr.w	r2, r2, #8
 800f21e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	699a      	ldr	r2, [r3, #24]
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	f022 0204 	bic.w	r2, r2, #4
 800f22e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	6999      	ldr	r1, [r3, #24]
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	691a      	ldr	r2, [r3, #16]
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	430a      	orrs	r2, r1
 800f240:	619a      	str	r2, [r3, #24]
      break;
 800f242:	e062      	b.n	800f30a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	68b9      	ldr	r1, [r7, #8]
 800f24a:	4618      	mov	r0, r3
 800f24c:	f000 f9a2 	bl	800f594 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f250:	68fb      	ldr	r3, [r7, #12]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	699a      	ldr	r2, [r3, #24]
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f25e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	699a      	ldr	r2, [r3, #24]
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f26e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	6999      	ldr	r1, [r3, #24]
 800f276:	68bb      	ldr	r3, [r7, #8]
 800f278:	691b      	ldr	r3, [r3, #16]
 800f27a:	021a      	lsls	r2, r3, #8
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	430a      	orrs	r2, r1
 800f282:	619a      	str	r2, [r3, #24]
      break;
 800f284:	e041      	b.n	800f30a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f286:	68fb      	ldr	r3, [r7, #12]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	68b9      	ldr	r1, [r7, #8]
 800f28c:	4618      	mov	r0, r3
 800f28e:	f000 f9f7 	bl	800f680 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	69da      	ldr	r2, [r3, #28]
 800f298:	68fb      	ldr	r3, [r7, #12]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	f042 0208 	orr.w	r2, r2, #8
 800f2a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	69da      	ldr	r2, [r3, #28]
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	f022 0204 	bic.w	r2, r2, #4
 800f2b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	69d9      	ldr	r1, [r3, #28]
 800f2b8:	68bb      	ldr	r3, [r7, #8]
 800f2ba:	691a      	ldr	r2, [r3, #16]
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	430a      	orrs	r2, r1
 800f2c2:	61da      	str	r2, [r3, #28]
      break;
 800f2c4:	e021      	b.n	800f30a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	68b9      	ldr	r1, [r7, #8]
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f000 fa4b 	bl	800f768 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	69da      	ldr	r2, [r3, #28]
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800f2e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	69da      	ldr	r2, [r3, #28]
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800f2f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	69d9      	ldr	r1, [r3, #28]
 800f2f8:	68bb      	ldr	r3, [r7, #8]
 800f2fa:	691b      	ldr	r3, [r3, #16]
 800f2fc:	021a      	lsls	r2, r3, #8
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	430a      	orrs	r2, r1
 800f304:	61da      	str	r2, [r3, #28]
      break;
 800f306:	e000      	b.n	800f30a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800f308:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	2201      	movs	r2, #1
 800f30e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	2200      	movs	r2, #0
 800f316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f31a:	2300      	movs	r3, #0
}
 800f31c:	4618      	mov	r0, r3
 800f31e:	3710      	adds	r7, #16
 800f320:	46bd      	mov	sp, r7
 800f322:	bd80      	pop	{r7, pc}

0800f324 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f324:	b480      	push	{r7}
 800f326:	b083      	sub	sp, #12
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f32c:	bf00      	nop
 800f32e:	370c      	adds	r7, #12
 800f330:	46bd      	mov	sp, r7
 800f332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f336:	4770      	bx	lr

0800f338 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f338:	b480      	push	{r7}
 800f33a:	b083      	sub	sp, #12
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f340:	bf00      	nop
 800f342:	370c      	adds	r7, #12
 800f344:	46bd      	mov	sp, r7
 800f346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f34a:	4770      	bx	lr

0800f34c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f34c:	b480      	push	{r7}
 800f34e:	b083      	sub	sp, #12
 800f350:	af00      	add	r7, sp, #0
 800f352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f354:	bf00      	nop
 800f356:	370c      	adds	r7, #12
 800f358:	46bd      	mov	sp, r7
 800f35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f35e:	4770      	bx	lr

0800f360 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f360:	b480      	push	{r7}
 800f362:	b083      	sub	sp, #12
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f368:	bf00      	nop
 800f36a:	370c      	adds	r7, #12
 800f36c:	46bd      	mov	sp, r7
 800f36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f372:	4770      	bx	lr

0800f374 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f374:	b480      	push	{r7}
 800f376:	b085      	sub	sp, #20
 800f378:	af00      	add	r7, sp, #0
 800f37a:	6078      	str	r0, [r7, #4]
 800f37c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	4a40      	ldr	r2, [pc, #256]	; (800f488 <TIM_Base_SetConfig+0x114>)
 800f388:	4293      	cmp	r3, r2
 800f38a:	d013      	beq.n	800f3b4 <TIM_Base_SetConfig+0x40>
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f392:	d00f      	beq.n	800f3b4 <TIM_Base_SetConfig+0x40>
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	4a3d      	ldr	r2, [pc, #244]	; (800f48c <TIM_Base_SetConfig+0x118>)
 800f398:	4293      	cmp	r3, r2
 800f39a:	d00b      	beq.n	800f3b4 <TIM_Base_SetConfig+0x40>
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	4a3c      	ldr	r2, [pc, #240]	; (800f490 <TIM_Base_SetConfig+0x11c>)
 800f3a0:	4293      	cmp	r3, r2
 800f3a2:	d007      	beq.n	800f3b4 <TIM_Base_SetConfig+0x40>
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	4a3b      	ldr	r2, [pc, #236]	; (800f494 <TIM_Base_SetConfig+0x120>)
 800f3a8:	4293      	cmp	r3, r2
 800f3aa:	d003      	beq.n	800f3b4 <TIM_Base_SetConfig+0x40>
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	4a3a      	ldr	r2, [pc, #232]	; (800f498 <TIM_Base_SetConfig+0x124>)
 800f3b0:	4293      	cmp	r3, r2
 800f3b2:	d108      	bne.n	800f3c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f3ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f3bc:	683b      	ldr	r3, [r7, #0]
 800f3be:	685b      	ldr	r3, [r3, #4]
 800f3c0:	68fa      	ldr	r2, [r7, #12]
 800f3c2:	4313      	orrs	r3, r2
 800f3c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	4a2f      	ldr	r2, [pc, #188]	; (800f488 <TIM_Base_SetConfig+0x114>)
 800f3ca:	4293      	cmp	r3, r2
 800f3cc:	d02b      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f3d4:	d027      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	4a2c      	ldr	r2, [pc, #176]	; (800f48c <TIM_Base_SetConfig+0x118>)
 800f3da:	4293      	cmp	r3, r2
 800f3dc:	d023      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	4a2b      	ldr	r2, [pc, #172]	; (800f490 <TIM_Base_SetConfig+0x11c>)
 800f3e2:	4293      	cmp	r3, r2
 800f3e4:	d01f      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	4a2a      	ldr	r2, [pc, #168]	; (800f494 <TIM_Base_SetConfig+0x120>)
 800f3ea:	4293      	cmp	r3, r2
 800f3ec:	d01b      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	4a29      	ldr	r2, [pc, #164]	; (800f498 <TIM_Base_SetConfig+0x124>)
 800f3f2:	4293      	cmp	r3, r2
 800f3f4:	d017      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	4a28      	ldr	r2, [pc, #160]	; (800f49c <TIM_Base_SetConfig+0x128>)
 800f3fa:	4293      	cmp	r3, r2
 800f3fc:	d013      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	4a27      	ldr	r2, [pc, #156]	; (800f4a0 <TIM_Base_SetConfig+0x12c>)
 800f402:	4293      	cmp	r3, r2
 800f404:	d00f      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	4a26      	ldr	r2, [pc, #152]	; (800f4a4 <TIM_Base_SetConfig+0x130>)
 800f40a:	4293      	cmp	r3, r2
 800f40c:	d00b      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	4a25      	ldr	r2, [pc, #148]	; (800f4a8 <TIM_Base_SetConfig+0x134>)
 800f412:	4293      	cmp	r3, r2
 800f414:	d007      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	4a24      	ldr	r2, [pc, #144]	; (800f4ac <TIM_Base_SetConfig+0x138>)
 800f41a:	4293      	cmp	r3, r2
 800f41c:	d003      	beq.n	800f426 <TIM_Base_SetConfig+0xb2>
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	4a23      	ldr	r2, [pc, #140]	; (800f4b0 <TIM_Base_SetConfig+0x13c>)
 800f422:	4293      	cmp	r3, r2
 800f424:	d108      	bne.n	800f438 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f42c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	68db      	ldr	r3, [r3, #12]
 800f432:	68fa      	ldr	r2, [r7, #12]
 800f434:	4313      	orrs	r3, r2
 800f436:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	695b      	ldr	r3, [r3, #20]
 800f442:	4313      	orrs	r3, r2
 800f444:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	68fa      	ldr	r2, [r7, #12]
 800f44a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	689a      	ldr	r2, [r3, #8]
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	681a      	ldr	r2, [r3, #0]
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	4a0a      	ldr	r2, [pc, #40]	; (800f488 <TIM_Base_SetConfig+0x114>)
 800f460:	4293      	cmp	r3, r2
 800f462:	d003      	beq.n	800f46c <TIM_Base_SetConfig+0xf8>
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	4a0c      	ldr	r2, [pc, #48]	; (800f498 <TIM_Base_SetConfig+0x124>)
 800f468:	4293      	cmp	r3, r2
 800f46a:	d103      	bne.n	800f474 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f46c:	683b      	ldr	r3, [r7, #0]
 800f46e:	691a      	ldr	r2, [r3, #16]
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2201      	movs	r2, #1
 800f478:	615a      	str	r2, [r3, #20]
}
 800f47a:	bf00      	nop
 800f47c:	3714      	adds	r7, #20
 800f47e:	46bd      	mov	sp, r7
 800f480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f484:	4770      	bx	lr
 800f486:	bf00      	nop
 800f488:	40010000 	.word	0x40010000
 800f48c:	40000400 	.word	0x40000400
 800f490:	40000800 	.word	0x40000800
 800f494:	40000c00 	.word	0x40000c00
 800f498:	40010400 	.word	0x40010400
 800f49c:	40014000 	.word	0x40014000
 800f4a0:	40014400 	.word	0x40014400
 800f4a4:	40014800 	.word	0x40014800
 800f4a8:	40001800 	.word	0x40001800
 800f4ac:	40001c00 	.word	0x40001c00
 800f4b0:	40002000 	.word	0x40002000

0800f4b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f4b4:	b480      	push	{r7}
 800f4b6:	b087      	sub	sp, #28
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
 800f4bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6a1b      	ldr	r3, [r3, #32]
 800f4c2:	f023 0201 	bic.w	r2, r3, #1
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	6a1b      	ldr	r3, [r3, #32]
 800f4ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	685b      	ldr	r3, [r3, #4]
 800f4d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	699b      	ldr	r3, [r3, #24]
 800f4da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f4e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	f023 0303 	bic.w	r3, r3, #3
 800f4ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f4ec:	683b      	ldr	r3, [r7, #0]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	68fa      	ldr	r2, [r7, #12]
 800f4f2:	4313      	orrs	r3, r2
 800f4f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	f023 0302 	bic.w	r3, r3, #2
 800f4fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f4fe:	683b      	ldr	r3, [r7, #0]
 800f500:	689b      	ldr	r3, [r3, #8]
 800f502:	697a      	ldr	r2, [r7, #20]
 800f504:	4313      	orrs	r3, r2
 800f506:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	4a20      	ldr	r2, [pc, #128]	; (800f58c <TIM_OC1_SetConfig+0xd8>)
 800f50c:	4293      	cmp	r3, r2
 800f50e:	d003      	beq.n	800f518 <TIM_OC1_SetConfig+0x64>
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	4a1f      	ldr	r2, [pc, #124]	; (800f590 <TIM_OC1_SetConfig+0xdc>)
 800f514:	4293      	cmp	r3, r2
 800f516:	d10c      	bne.n	800f532 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f518:	697b      	ldr	r3, [r7, #20]
 800f51a:	f023 0308 	bic.w	r3, r3, #8
 800f51e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	68db      	ldr	r3, [r3, #12]
 800f524:	697a      	ldr	r2, [r7, #20]
 800f526:	4313      	orrs	r3, r2
 800f528:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f52a:	697b      	ldr	r3, [r7, #20]
 800f52c:	f023 0304 	bic.w	r3, r3, #4
 800f530:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	4a15      	ldr	r2, [pc, #84]	; (800f58c <TIM_OC1_SetConfig+0xd8>)
 800f536:	4293      	cmp	r3, r2
 800f538:	d003      	beq.n	800f542 <TIM_OC1_SetConfig+0x8e>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4a14      	ldr	r2, [pc, #80]	; (800f590 <TIM_OC1_SetConfig+0xdc>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	d111      	bne.n	800f566 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f542:	693b      	ldr	r3, [r7, #16]
 800f544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f54a:	693b      	ldr	r3, [r7, #16]
 800f54c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f552:	683b      	ldr	r3, [r7, #0]
 800f554:	695b      	ldr	r3, [r3, #20]
 800f556:	693a      	ldr	r2, [r7, #16]
 800f558:	4313      	orrs	r3, r2
 800f55a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f55c:	683b      	ldr	r3, [r7, #0]
 800f55e:	699b      	ldr	r3, [r3, #24]
 800f560:	693a      	ldr	r2, [r7, #16]
 800f562:	4313      	orrs	r3, r2
 800f564:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	693a      	ldr	r2, [r7, #16]
 800f56a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	68fa      	ldr	r2, [r7, #12]
 800f570:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f572:	683b      	ldr	r3, [r7, #0]
 800f574:	685a      	ldr	r2, [r3, #4]
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	697a      	ldr	r2, [r7, #20]
 800f57e:	621a      	str	r2, [r3, #32]
}
 800f580:	bf00      	nop
 800f582:	371c      	adds	r7, #28
 800f584:	46bd      	mov	sp, r7
 800f586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58a:	4770      	bx	lr
 800f58c:	40010000 	.word	0x40010000
 800f590:	40010400 	.word	0x40010400

0800f594 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f594:	b480      	push	{r7}
 800f596:	b087      	sub	sp, #28
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
 800f59c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	6a1b      	ldr	r3, [r3, #32]
 800f5a2:	f023 0210 	bic.w	r2, r3, #16
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	6a1b      	ldr	r3, [r3, #32]
 800f5ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5b0:	687b      	ldr	r3, [r7, #4]
 800f5b2:	685b      	ldr	r3, [r3, #4]
 800f5b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	699b      	ldr	r3, [r3, #24]
 800f5ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f5c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f5ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	021b      	lsls	r3, r3, #8
 800f5d2:	68fa      	ldr	r2, [r7, #12]
 800f5d4:	4313      	orrs	r3, r2
 800f5d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f5d8:	697b      	ldr	r3, [r7, #20]
 800f5da:	f023 0320 	bic.w	r3, r3, #32
 800f5de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f5e0:	683b      	ldr	r3, [r7, #0]
 800f5e2:	689b      	ldr	r3, [r3, #8]
 800f5e4:	011b      	lsls	r3, r3, #4
 800f5e6:	697a      	ldr	r2, [r7, #20]
 800f5e8:	4313      	orrs	r3, r2
 800f5ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	4a22      	ldr	r2, [pc, #136]	; (800f678 <TIM_OC2_SetConfig+0xe4>)
 800f5f0:	4293      	cmp	r3, r2
 800f5f2:	d003      	beq.n	800f5fc <TIM_OC2_SetConfig+0x68>
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	4a21      	ldr	r2, [pc, #132]	; (800f67c <TIM_OC2_SetConfig+0xe8>)
 800f5f8:	4293      	cmp	r3, r2
 800f5fa:	d10d      	bne.n	800f618 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f5fc:	697b      	ldr	r3, [r7, #20]
 800f5fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f602:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f604:	683b      	ldr	r3, [r7, #0]
 800f606:	68db      	ldr	r3, [r3, #12]
 800f608:	011b      	lsls	r3, r3, #4
 800f60a:	697a      	ldr	r2, [r7, #20]
 800f60c:	4313      	orrs	r3, r2
 800f60e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f610:	697b      	ldr	r3, [r7, #20]
 800f612:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f616:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	4a17      	ldr	r2, [pc, #92]	; (800f678 <TIM_OC2_SetConfig+0xe4>)
 800f61c:	4293      	cmp	r3, r2
 800f61e:	d003      	beq.n	800f628 <TIM_OC2_SetConfig+0x94>
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	4a16      	ldr	r2, [pc, #88]	; (800f67c <TIM_OC2_SetConfig+0xe8>)
 800f624:	4293      	cmp	r3, r2
 800f626:	d113      	bne.n	800f650 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f628:	693b      	ldr	r3, [r7, #16]
 800f62a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f62e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f630:	693b      	ldr	r3, [r7, #16]
 800f632:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f636:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	695b      	ldr	r3, [r3, #20]
 800f63c:	009b      	lsls	r3, r3, #2
 800f63e:	693a      	ldr	r2, [r7, #16]
 800f640:	4313      	orrs	r3, r2
 800f642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	699b      	ldr	r3, [r3, #24]
 800f648:	009b      	lsls	r3, r3, #2
 800f64a:	693a      	ldr	r2, [r7, #16]
 800f64c:	4313      	orrs	r3, r2
 800f64e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	693a      	ldr	r2, [r7, #16]
 800f654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	68fa      	ldr	r2, [r7, #12]
 800f65a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	685a      	ldr	r2, [r3, #4]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	697a      	ldr	r2, [r7, #20]
 800f668:	621a      	str	r2, [r3, #32]
}
 800f66a:	bf00      	nop
 800f66c:	371c      	adds	r7, #28
 800f66e:	46bd      	mov	sp, r7
 800f670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f674:	4770      	bx	lr
 800f676:	bf00      	nop
 800f678:	40010000 	.word	0x40010000
 800f67c:	40010400 	.word	0x40010400

0800f680 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f680:	b480      	push	{r7}
 800f682:	b087      	sub	sp, #28
 800f684:	af00      	add	r7, sp, #0
 800f686:	6078      	str	r0, [r7, #4]
 800f688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	6a1b      	ldr	r3, [r3, #32]
 800f68e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	6a1b      	ldr	r3, [r3, #32]
 800f69a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	685b      	ldr	r3, [r3, #4]
 800f6a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	69db      	ldr	r3, [r3, #28]
 800f6a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f6ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	f023 0303 	bic.w	r3, r3, #3
 800f6b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	68fa      	ldr	r2, [r7, #12]
 800f6be:	4313      	orrs	r3, r2
 800f6c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f6c2:	697b      	ldr	r3, [r7, #20]
 800f6c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800f6c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	689b      	ldr	r3, [r3, #8]
 800f6ce:	021b      	lsls	r3, r3, #8
 800f6d0:	697a      	ldr	r2, [r7, #20]
 800f6d2:	4313      	orrs	r3, r2
 800f6d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	4a21      	ldr	r2, [pc, #132]	; (800f760 <TIM_OC3_SetConfig+0xe0>)
 800f6da:	4293      	cmp	r3, r2
 800f6dc:	d003      	beq.n	800f6e6 <TIM_OC3_SetConfig+0x66>
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	4a20      	ldr	r2, [pc, #128]	; (800f764 <TIM_OC3_SetConfig+0xe4>)
 800f6e2:	4293      	cmp	r3, r2
 800f6e4:	d10d      	bne.n	800f702 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f6e6:	697b      	ldr	r3, [r7, #20]
 800f6e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800f6ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f6ee:	683b      	ldr	r3, [r7, #0]
 800f6f0:	68db      	ldr	r3, [r3, #12]
 800f6f2:	021b      	lsls	r3, r3, #8
 800f6f4:	697a      	ldr	r2, [r7, #20]
 800f6f6:	4313      	orrs	r3, r2
 800f6f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f6fa:	697b      	ldr	r3, [r7, #20]
 800f6fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800f700:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	4a16      	ldr	r2, [pc, #88]	; (800f760 <TIM_OC3_SetConfig+0xe0>)
 800f706:	4293      	cmp	r3, r2
 800f708:	d003      	beq.n	800f712 <TIM_OC3_SetConfig+0x92>
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	4a15      	ldr	r2, [pc, #84]	; (800f764 <TIM_OC3_SetConfig+0xe4>)
 800f70e:	4293      	cmp	r3, r2
 800f710:	d113      	bne.n	800f73a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f712:	693b      	ldr	r3, [r7, #16]
 800f714:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f718:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f71a:	693b      	ldr	r3, [r7, #16]
 800f71c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f720:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f722:	683b      	ldr	r3, [r7, #0]
 800f724:	695b      	ldr	r3, [r3, #20]
 800f726:	011b      	lsls	r3, r3, #4
 800f728:	693a      	ldr	r2, [r7, #16]
 800f72a:	4313      	orrs	r3, r2
 800f72c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f72e:	683b      	ldr	r3, [r7, #0]
 800f730:	699b      	ldr	r3, [r3, #24]
 800f732:	011b      	lsls	r3, r3, #4
 800f734:	693a      	ldr	r2, [r7, #16]
 800f736:	4313      	orrs	r3, r2
 800f738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	693a      	ldr	r2, [r7, #16]
 800f73e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	68fa      	ldr	r2, [r7, #12]
 800f744:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f746:	683b      	ldr	r3, [r7, #0]
 800f748:	685a      	ldr	r2, [r3, #4]
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	697a      	ldr	r2, [r7, #20]
 800f752:	621a      	str	r2, [r3, #32]
}
 800f754:	bf00      	nop
 800f756:	371c      	adds	r7, #28
 800f758:	46bd      	mov	sp, r7
 800f75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75e:	4770      	bx	lr
 800f760:	40010000 	.word	0x40010000
 800f764:	40010400 	.word	0x40010400

0800f768 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800f768:	b480      	push	{r7}
 800f76a:	b087      	sub	sp, #28
 800f76c:	af00      	add	r7, sp, #0
 800f76e:	6078      	str	r0, [r7, #4]
 800f770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6a1b      	ldr	r3, [r3, #32]
 800f776:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6a1b      	ldr	r3, [r3, #32]
 800f782:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	685b      	ldr	r3, [r3, #4]
 800f788:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	69db      	ldr	r3, [r3, #28]
 800f78e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f79e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	021b      	lsls	r3, r3, #8
 800f7a6:	68fa      	ldr	r2, [r7, #12]
 800f7a8:	4313      	orrs	r3, r2
 800f7aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800f7b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	689b      	ldr	r3, [r3, #8]
 800f7b8:	031b      	lsls	r3, r3, #12
 800f7ba:	693a      	ldr	r2, [r7, #16]
 800f7bc:	4313      	orrs	r3, r2
 800f7be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	4a12      	ldr	r2, [pc, #72]	; (800f80c <TIM_OC4_SetConfig+0xa4>)
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d003      	beq.n	800f7d0 <TIM_OC4_SetConfig+0x68>
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	4a11      	ldr	r2, [pc, #68]	; (800f810 <TIM_OC4_SetConfig+0xa8>)
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d109      	bne.n	800f7e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f7d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	695b      	ldr	r3, [r3, #20]
 800f7dc:	019b      	lsls	r3, r3, #6
 800f7de:	697a      	ldr	r2, [r7, #20]
 800f7e0:	4313      	orrs	r3, r2
 800f7e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	697a      	ldr	r2, [r7, #20]
 800f7e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	68fa      	ldr	r2, [r7, #12]
 800f7ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f7f0:	683b      	ldr	r3, [r7, #0]
 800f7f2:	685a      	ldr	r2, [r3, #4]
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	693a      	ldr	r2, [r7, #16]
 800f7fc:	621a      	str	r2, [r3, #32]
}
 800f7fe:	bf00      	nop
 800f800:	371c      	adds	r7, #28
 800f802:	46bd      	mov	sp, r7
 800f804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f808:	4770      	bx	lr
 800f80a:	bf00      	nop
 800f80c:	40010000 	.word	0x40010000
 800f810:	40010400 	.word	0x40010400

0800f814 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f814:	b480      	push	{r7}
 800f816:	b087      	sub	sp, #28
 800f818:	af00      	add	r7, sp, #0
 800f81a:	60f8      	str	r0, [r7, #12]
 800f81c:	60b9      	str	r1, [r7, #8]
 800f81e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f820:	68bb      	ldr	r3, [r7, #8]
 800f822:	f003 031f 	and.w	r3, r3, #31
 800f826:	2201      	movs	r2, #1
 800f828:	fa02 f303 	lsl.w	r3, r2, r3
 800f82c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	6a1a      	ldr	r2, [r3, #32]
 800f832:	697b      	ldr	r3, [r7, #20]
 800f834:	43db      	mvns	r3, r3
 800f836:	401a      	ands	r2, r3
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	6a1a      	ldr	r2, [r3, #32]
 800f840:	68bb      	ldr	r3, [r7, #8]
 800f842:	f003 031f 	and.w	r3, r3, #31
 800f846:	6879      	ldr	r1, [r7, #4]
 800f848:	fa01 f303 	lsl.w	r3, r1, r3
 800f84c:	431a      	orrs	r2, r3
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	621a      	str	r2, [r3, #32]
}
 800f852:	bf00      	nop
 800f854:	371c      	adds	r7, #28
 800f856:	46bd      	mov	sp, r7
 800f858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85c:	4770      	bx	lr
	...

0800f860 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f860:	b480      	push	{r7}
 800f862:	b085      	sub	sp, #20
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
 800f868:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f870:	2b01      	cmp	r3, #1
 800f872:	d101      	bne.n	800f878 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f874:	2302      	movs	r3, #2
 800f876:	e05a      	b.n	800f92e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	2201      	movs	r2, #1
 800f87c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	2202      	movs	r2, #2
 800f884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	685b      	ldr	r3, [r3, #4]
 800f88e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	689b      	ldr	r3, [r3, #8]
 800f896:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f89e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	68fa      	ldr	r2, [r7, #12]
 800f8a6:	4313      	orrs	r3, r2
 800f8a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	68fa      	ldr	r2, [r7, #12]
 800f8b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	4a21      	ldr	r2, [pc, #132]	; (800f93c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f8b8:	4293      	cmp	r3, r2
 800f8ba:	d022      	beq.n	800f902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f8c4:	d01d      	beq.n	800f902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	4a1d      	ldr	r2, [pc, #116]	; (800f940 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f8cc:	4293      	cmp	r3, r2
 800f8ce:	d018      	beq.n	800f902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	4a1b      	ldr	r2, [pc, #108]	; (800f944 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f8d6:	4293      	cmp	r3, r2
 800f8d8:	d013      	beq.n	800f902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	4a1a      	ldr	r2, [pc, #104]	; (800f948 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f8e0:	4293      	cmp	r3, r2
 800f8e2:	d00e      	beq.n	800f902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	681b      	ldr	r3, [r3, #0]
 800f8e8:	4a18      	ldr	r2, [pc, #96]	; (800f94c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f8ea:	4293      	cmp	r3, r2
 800f8ec:	d009      	beq.n	800f902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	4a17      	ldr	r2, [pc, #92]	; (800f950 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f8f4:	4293      	cmp	r3, r2
 800f8f6:	d004      	beq.n	800f902 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	4a15      	ldr	r2, [pc, #84]	; (800f954 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	d10c      	bne.n	800f91c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f902:	68bb      	ldr	r3, [r7, #8]
 800f904:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f908:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	685b      	ldr	r3, [r3, #4]
 800f90e:	68ba      	ldr	r2, [r7, #8]
 800f910:	4313      	orrs	r3, r2
 800f912:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	68ba      	ldr	r2, [r7, #8]
 800f91a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	2201      	movs	r2, #1
 800f920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	2200      	movs	r2, #0
 800f928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f92c:	2300      	movs	r3, #0
}
 800f92e:	4618      	mov	r0, r3
 800f930:	3714      	adds	r7, #20
 800f932:	46bd      	mov	sp, r7
 800f934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f938:	4770      	bx	lr
 800f93a:	bf00      	nop
 800f93c:	40010000 	.word	0x40010000
 800f940:	40000400 	.word	0x40000400
 800f944:	40000800 	.word	0x40000800
 800f948:	40000c00 	.word	0x40000c00
 800f94c:	40010400 	.word	0x40010400
 800f950:	40014000 	.word	0x40014000
 800f954:	40001800 	.word	0x40001800

0800f958 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f958:	b480      	push	{r7}
 800f95a:	b085      	sub	sp, #20
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
 800f960:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f962:	2300      	movs	r3, #0
 800f964:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f96c:	2b01      	cmp	r3, #1
 800f96e:	d101      	bne.n	800f974 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f970:	2302      	movs	r3, #2
 800f972:	e03d      	b.n	800f9f0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	2201      	movs	r2, #1
 800f978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800f982:	683b      	ldr	r3, [r7, #0]
 800f984:	68db      	ldr	r3, [r3, #12]
 800f986:	4313      	orrs	r3, r2
 800f988:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800f990:	683b      	ldr	r3, [r7, #0]
 800f992:	689b      	ldr	r3, [r3, #8]
 800f994:	4313      	orrs	r3, r2
 800f996:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	685b      	ldr	r3, [r3, #4]
 800f9a2:	4313      	orrs	r3, r2
 800f9a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	681b      	ldr	r3, [r3, #0]
 800f9b0:	4313      	orrs	r3, r2
 800f9b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800f9ba:	683b      	ldr	r3, [r7, #0]
 800f9bc:	691b      	ldr	r3, [r3, #16]
 800f9be:	4313      	orrs	r3, r2
 800f9c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	695b      	ldr	r3, [r3, #20]
 800f9cc:	4313      	orrs	r3, r2
 800f9ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800f9d6:	683b      	ldr	r3, [r7, #0]
 800f9d8:	69db      	ldr	r3, [r3, #28]
 800f9da:	4313      	orrs	r3, r2
 800f9dc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	68fa      	ldr	r2, [r7, #12]
 800f9e4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f9ee:	2300      	movs	r3, #0
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	3714      	adds	r7, #20
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fa:	4770      	bx	lr

0800f9fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f9fc:	b480      	push	{r7}
 800f9fe:	b083      	sub	sp, #12
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fa04:	bf00      	nop
 800fa06:	370c      	adds	r7, #12
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa0e:	4770      	bx	lr

0800fa10 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fa10:	b480      	push	{r7}
 800fa12:	b083      	sub	sp, #12
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fa18:	bf00      	nop
 800fa1a:	370c      	adds	r7, #12
 800fa1c:	46bd      	mov	sp, r7
 800fa1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa22:	4770      	bx	lr

0800fa24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b082      	sub	sp, #8
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d101      	bne.n	800fa36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fa32:	2301      	movs	r3, #1
 800fa34:	e03f      	b.n	800fab6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fa3c:	b2db      	uxtb	r3, r3
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d106      	bne.n	800fa50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	2200      	movs	r2, #0
 800fa46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fa4a:	6878      	ldr	r0, [r7, #4]
 800fa4c:	f7f7 fcd8 	bl	8007400 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	2224      	movs	r2, #36	; 0x24
 800fa54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	68da      	ldr	r2, [r3, #12]
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fa66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800fa68:	6878      	ldr	r0, [r7, #4]
 800fa6a:	f000 f829 	bl	800fac0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	691a      	ldr	r2, [r3, #16]
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fa7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	681b      	ldr	r3, [r3, #0]
 800fa82:	695a      	ldr	r2, [r3, #20]
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fa8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	68da      	ldr	r2, [r3, #12]
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fa9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	2200      	movs	r2, #0
 800faa2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	2220      	movs	r2, #32
 800faa8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	2220      	movs	r2, #32
 800fab0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800fab4:	2300      	movs	r3, #0
}
 800fab6:	4618      	mov	r0, r3
 800fab8:	3708      	adds	r7, #8
 800faba:	46bd      	mov	sp, r7
 800fabc:	bd80      	pop	{r7, pc}
	...

0800fac0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fac4:	b085      	sub	sp, #20
 800fac6:	af00      	add	r7, sp, #0
 800fac8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	681b      	ldr	r3, [r3, #0]
 800face:	691b      	ldr	r3, [r3, #16]
 800fad0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	68da      	ldr	r2, [r3, #12]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	430a      	orrs	r2, r1
 800fade:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	689a      	ldr	r2, [r3, #8]
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	691b      	ldr	r3, [r3, #16]
 800fae8:	431a      	orrs	r2, r3
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	695b      	ldr	r3, [r3, #20]
 800faee:	431a      	orrs	r2, r3
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	69db      	ldr	r3, [r3, #28]
 800faf4:	4313      	orrs	r3, r2
 800faf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	68db      	ldr	r3, [r3, #12]
 800fafe:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800fb02:	f023 030c 	bic.w	r3, r3, #12
 800fb06:	687a      	ldr	r2, [r7, #4]
 800fb08:	6812      	ldr	r2, [r2, #0]
 800fb0a:	68f9      	ldr	r1, [r7, #12]
 800fb0c:	430b      	orrs	r3, r1
 800fb0e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	695b      	ldr	r3, [r3, #20]
 800fb16:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	699a      	ldr	r2, [r3, #24]
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	430a      	orrs	r2, r1
 800fb24:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	69db      	ldr	r3, [r3, #28]
 800fb2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fb2e:	f040 818b 	bne.w	800fe48 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	4ac1      	ldr	r2, [pc, #772]	; (800fe3c <UART_SetConfig+0x37c>)
 800fb38:	4293      	cmp	r3, r2
 800fb3a:	d005      	beq.n	800fb48 <UART_SetConfig+0x88>
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	4abf      	ldr	r2, [pc, #764]	; (800fe40 <UART_SetConfig+0x380>)
 800fb42:	4293      	cmp	r3, r2
 800fb44:	f040 80bd 	bne.w	800fcc2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800fb48:	f7fc fbcc 	bl	800c2e4 <HAL_RCC_GetPCLK2Freq>
 800fb4c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fb4e:	68bb      	ldr	r3, [r7, #8]
 800fb50:	461d      	mov	r5, r3
 800fb52:	f04f 0600 	mov.w	r6, #0
 800fb56:	46a8      	mov	r8, r5
 800fb58:	46b1      	mov	r9, r6
 800fb5a:	eb18 0308 	adds.w	r3, r8, r8
 800fb5e:	eb49 0409 	adc.w	r4, r9, r9
 800fb62:	4698      	mov	r8, r3
 800fb64:	46a1      	mov	r9, r4
 800fb66:	eb18 0805 	adds.w	r8, r8, r5
 800fb6a:	eb49 0906 	adc.w	r9, r9, r6
 800fb6e:	f04f 0100 	mov.w	r1, #0
 800fb72:	f04f 0200 	mov.w	r2, #0
 800fb76:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fb7a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fb7e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fb82:	4688      	mov	r8, r1
 800fb84:	4691      	mov	r9, r2
 800fb86:	eb18 0005 	adds.w	r0, r8, r5
 800fb8a:	eb49 0106 	adc.w	r1, r9, r6
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	685b      	ldr	r3, [r3, #4]
 800fb92:	461d      	mov	r5, r3
 800fb94:	f04f 0600 	mov.w	r6, #0
 800fb98:	196b      	adds	r3, r5, r5
 800fb9a:	eb46 0406 	adc.w	r4, r6, r6
 800fb9e:	461a      	mov	r2, r3
 800fba0:	4623      	mov	r3, r4
 800fba2:	f7f1 f889 	bl	8000cb8 <__aeabi_uldivmod>
 800fba6:	4603      	mov	r3, r0
 800fba8:	460c      	mov	r4, r1
 800fbaa:	461a      	mov	r2, r3
 800fbac:	4ba5      	ldr	r3, [pc, #660]	; (800fe44 <UART_SetConfig+0x384>)
 800fbae:	fba3 2302 	umull	r2, r3, r3, r2
 800fbb2:	095b      	lsrs	r3, r3, #5
 800fbb4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fbb8:	68bb      	ldr	r3, [r7, #8]
 800fbba:	461d      	mov	r5, r3
 800fbbc:	f04f 0600 	mov.w	r6, #0
 800fbc0:	46a9      	mov	r9, r5
 800fbc2:	46b2      	mov	sl, r6
 800fbc4:	eb19 0309 	adds.w	r3, r9, r9
 800fbc8:	eb4a 040a 	adc.w	r4, sl, sl
 800fbcc:	4699      	mov	r9, r3
 800fbce:	46a2      	mov	sl, r4
 800fbd0:	eb19 0905 	adds.w	r9, r9, r5
 800fbd4:	eb4a 0a06 	adc.w	sl, sl, r6
 800fbd8:	f04f 0100 	mov.w	r1, #0
 800fbdc:	f04f 0200 	mov.w	r2, #0
 800fbe0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fbe4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fbe8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fbec:	4689      	mov	r9, r1
 800fbee:	4692      	mov	sl, r2
 800fbf0:	eb19 0005 	adds.w	r0, r9, r5
 800fbf4:	eb4a 0106 	adc.w	r1, sl, r6
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	685b      	ldr	r3, [r3, #4]
 800fbfc:	461d      	mov	r5, r3
 800fbfe:	f04f 0600 	mov.w	r6, #0
 800fc02:	196b      	adds	r3, r5, r5
 800fc04:	eb46 0406 	adc.w	r4, r6, r6
 800fc08:	461a      	mov	r2, r3
 800fc0a:	4623      	mov	r3, r4
 800fc0c:	f7f1 f854 	bl	8000cb8 <__aeabi_uldivmod>
 800fc10:	4603      	mov	r3, r0
 800fc12:	460c      	mov	r4, r1
 800fc14:	461a      	mov	r2, r3
 800fc16:	4b8b      	ldr	r3, [pc, #556]	; (800fe44 <UART_SetConfig+0x384>)
 800fc18:	fba3 1302 	umull	r1, r3, r3, r2
 800fc1c:	095b      	lsrs	r3, r3, #5
 800fc1e:	2164      	movs	r1, #100	; 0x64
 800fc20:	fb01 f303 	mul.w	r3, r1, r3
 800fc24:	1ad3      	subs	r3, r2, r3
 800fc26:	00db      	lsls	r3, r3, #3
 800fc28:	3332      	adds	r3, #50	; 0x32
 800fc2a:	4a86      	ldr	r2, [pc, #536]	; (800fe44 <UART_SetConfig+0x384>)
 800fc2c:	fba2 2303 	umull	r2, r3, r2, r3
 800fc30:	095b      	lsrs	r3, r3, #5
 800fc32:	005b      	lsls	r3, r3, #1
 800fc34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fc38:	4498      	add	r8, r3
 800fc3a:	68bb      	ldr	r3, [r7, #8]
 800fc3c:	461d      	mov	r5, r3
 800fc3e:	f04f 0600 	mov.w	r6, #0
 800fc42:	46a9      	mov	r9, r5
 800fc44:	46b2      	mov	sl, r6
 800fc46:	eb19 0309 	adds.w	r3, r9, r9
 800fc4a:	eb4a 040a 	adc.w	r4, sl, sl
 800fc4e:	4699      	mov	r9, r3
 800fc50:	46a2      	mov	sl, r4
 800fc52:	eb19 0905 	adds.w	r9, r9, r5
 800fc56:	eb4a 0a06 	adc.w	sl, sl, r6
 800fc5a:	f04f 0100 	mov.w	r1, #0
 800fc5e:	f04f 0200 	mov.w	r2, #0
 800fc62:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fc66:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fc6a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fc6e:	4689      	mov	r9, r1
 800fc70:	4692      	mov	sl, r2
 800fc72:	eb19 0005 	adds.w	r0, r9, r5
 800fc76:	eb4a 0106 	adc.w	r1, sl, r6
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	685b      	ldr	r3, [r3, #4]
 800fc7e:	461d      	mov	r5, r3
 800fc80:	f04f 0600 	mov.w	r6, #0
 800fc84:	196b      	adds	r3, r5, r5
 800fc86:	eb46 0406 	adc.w	r4, r6, r6
 800fc8a:	461a      	mov	r2, r3
 800fc8c:	4623      	mov	r3, r4
 800fc8e:	f7f1 f813 	bl	8000cb8 <__aeabi_uldivmod>
 800fc92:	4603      	mov	r3, r0
 800fc94:	460c      	mov	r4, r1
 800fc96:	461a      	mov	r2, r3
 800fc98:	4b6a      	ldr	r3, [pc, #424]	; (800fe44 <UART_SetConfig+0x384>)
 800fc9a:	fba3 1302 	umull	r1, r3, r3, r2
 800fc9e:	095b      	lsrs	r3, r3, #5
 800fca0:	2164      	movs	r1, #100	; 0x64
 800fca2:	fb01 f303 	mul.w	r3, r1, r3
 800fca6:	1ad3      	subs	r3, r2, r3
 800fca8:	00db      	lsls	r3, r3, #3
 800fcaa:	3332      	adds	r3, #50	; 0x32
 800fcac:	4a65      	ldr	r2, [pc, #404]	; (800fe44 <UART_SetConfig+0x384>)
 800fcae:	fba2 2303 	umull	r2, r3, r2, r3
 800fcb2:	095b      	lsrs	r3, r3, #5
 800fcb4:	f003 0207 	and.w	r2, r3, #7
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	4442      	add	r2, r8
 800fcbe:	609a      	str	r2, [r3, #8]
 800fcc0:	e26f      	b.n	80101a2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800fcc2:	f7fc fafb 	bl	800c2bc <HAL_RCC_GetPCLK1Freq>
 800fcc6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	461d      	mov	r5, r3
 800fccc:	f04f 0600 	mov.w	r6, #0
 800fcd0:	46a8      	mov	r8, r5
 800fcd2:	46b1      	mov	r9, r6
 800fcd4:	eb18 0308 	adds.w	r3, r8, r8
 800fcd8:	eb49 0409 	adc.w	r4, r9, r9
 800fcdc:	4698      	mov	r8, r3
 800fcde:	46a1      	mov	r9, r4
 800fce0:	eb18 0805 	adds.w	r8, r8, r5
 800fce4:	eb49 0906 	adc.w	r9, r9, r6
 800fce8:	f04f 0100 	mov.w	r1, #0
 800fcec:	f04f 0200 	mov.w	r2, #0
 800fcf0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fcf4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fcf8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fcfc:	4688      	mov	r8, r1
 800fcfe:	4691      	mov	r9, r2
 800fd00:	eb18 0005 	adds.w	r0, r8, r5
 800fd04:	eb49 0106 	adc.w	r1, r9, r6
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	685b      	ldr	r3, [r3, #4]
 800fd0c:	461d      	mov	r5, r3
 800fd0e:	f04f 0600 	mov.w	r6, #0
 800fd12:	196b      	adds	r3, r5, r5
 800fd14:	eb46 0406 	adc.w	r4, r6, r6
 800fd18:	461a      	mov	r2, r3
 800fd1a:	4623      	mov	r3, r4
 800fd1c:	f7f0 ffcc 	bl	8000cb8 <__aeabi_uldivmod>
 800fd20:	4603      	mov	r3, r0
 800fd22:	460c      	mov	r4, r1
 800fd24:	461a      	mov	r2, r3
 800fd26:	4b47      	ldr	r3, [pc, #284]	; (800fe44 <UART_SetConfig+0x384>)
 800fd28:	fba3 2302 	umull	r2, r3, r3, r2
 800fd2c:	095b      	lsrs	r3, r3, #5
 800fd2e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fd32:	68bb      	ldr	r3, [r7, #8]
 800fd34:	461d      	mov	r5, r3
 800fd36:	f04f 0600 	mov.w	r6, #0
 800fd3a:	46a9      	mov	r9, r5
 800fd3c:	46b2      	mov	sl, r6
 800fd3e:	eb19 0309 	adds.w	r3, r9, r9
 800fd42:	eb4a 040a 	adc.w	r4, sl, sl
 800fd46:	4699      	mov	r9, r3
 800fd48:	46a2      	mov	sl, r4
 800fd4a:	eb19 0905 	adds.w	r9, r9, r5
 800fd4e:	eb4a 0a06 	adc.w	sl, sl, r6
 800fd52:	f04f 0100 	mov.w	r1, #0
 800fd56:	f04f 0200 	mov.w	r2, #0
 800fd5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fd5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fd62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fd66:	4689      	mov	r9, r1
 800fd68:	4692      	mov	sl, r2
 800fd6a:	eb19 0005 	adds.w	r0, r9, r5
 800fd6e:	eb4a 0106 	adc.w	r1, sl, r6
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	685b      	ldr	r3, [r3, #4]
 800fd76:	461d      	mov	r5, r3
 800fd78:	f04f 0600 	mov.w	r6, #0
 800fd7c:	196b      	adds	r3, r5, r5
 800fd7e:	eb46 0406 	adc.w	r4, r6, r6
 800fd82:	461a      	mov	r2, r3
 800fd84:	4623      	mov	r3, r4
 800fd86:	f7f0 ff97 	bl	8000cb8 <__aeabi_uldivmod>
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	460c      	mov	r4, r1
 800fd8e:	461a      	mov	r2, r3
 800fd90:	4b2c      	ldr	r3, [pc, #176]	; (800fe44 <UART_SetConfig+0x384>)
 800fd92:	fba3 1302 	umull	r1, r3, r3, r2
 800fd96:	095b      	lsrs	r3, r3, #5
 800fd98:	2164      	movs	r1, #100	; 0x64
 800fd9a:	fb01 f303 	mul.w	r3, r1, r3
 800fd9e:	1ad3      	subs	r3, r2, r3
 800fda0:	00db      	lsls	r3, r3, #3
 800fda2:	3332      	adds	r3, #50	; 0x32
 800fda4:	4a27      	ldr	r2, [pc, #156]	; (800fe44 <UART_SetConfig+0x384>)
 800fda6:	fba2 2303 	umull	r2, r3, r2, r3
 800fdaa:	095b      	lsrs	r3, r3, #5
 800fdac:	005b      	lsls	r3, r3, #1
 800fdae:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800fdb2:	4498      	add	r8, r3
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	461d      	mov	r5, r3
 800fdb8:	f04f 0600 	mov.w	r6, #0
 800fdbc:	46a9      	mov	r9, r5
 800fdbe:	46b2      	mov	sl, r6
 800fdc0:	eb19 0309 	adds.w	r3, r9, r9
 800fdc4:	eb4a 040a 	adc.w	r4, sl, sl
 800fdc8:	4699      	mov	r9, r3
 800fdca:	46a2      	mov	sl, r4
 800fdcc:	eb19 0905 	adds.w	r9, r9, r5
 800fdd0:	eb4a 0a06 	adc.w	sl, sl, r6
 800fdd4:	f04f 0100 	mov.w	r1, #0
 800fdd8:	f04f 0200 	mov.w	r2, #0
 800fddc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800fde0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800fde4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800fde8:	4689      	mov	r9, r1
 800fdea:	4692      	mov	sl, r2
 800fdec:	eb19 0005 	adds.w	r0, r9, r5
 800fdf0:	eb4a 0106 	adc.w	r1, sl, r6
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	685b      	ldr	r3, [r3, #4]
 800fdf8:	461d      	mov	r5, r3
 800fdfa:	f04f 0600 	mov.w	r6, #0
 800fdfe:	196b      	adds	r3, r5, r5
 800fe00:	eb46 0406 	adc.w	r4, r6, r6
 800fe04:	461a      	mov	r2, r3
 800fe06:	4623      	mov	r3, r4
 800fe08:	f7f0 ff56 	bl	8000cb8 <__aeabi_uldivmod>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	460c      	mov	r4, r1
 800fe10:	461a      	mov	r2, r3
 800fe12:	4b0c      	ldr	r3, [pc, #48]	; (800fe44 <UART_SetConfig+0x384>)
 800fe14:	fba3 1302 	umull	r1, r3, r3, r2
 800fe18:	095b      	lsrs	r3, r3, #5
 800fe1a:	2164      	movs	r1, #100	; 0x64
 800fe1c:	fb01 f303 	mul.w	r3, r1, r3
 800fe20:	1ad3      	subs	r3, r2, r3
 800fe22:	00db      	lsls	r3, r3, #3
 800fe24:	3332      	adds	r3, #50	; 0x32
 800fe26:	4a07      	ldr	r2, [pc, #28]	; (800fe44 <UART_SetConfig+0x384>)
 800fe28:	fba2 2303 	umull	r2, r3, r2, r3
 800fe2c:	095b      	lsrs	r3, r3, #5
 800fe2e:	f003 0207 	and.w	r2, r3, #7
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	4442      	add	r2, r8
 800fe38:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800fe3a:	e1b2      	b.n	80101a2 <UART_SetConfig+0x6e2>
 800fe3c:	40011000 	.word	0x40011000
 800fe40:	40011400 	.word	0x40011400
 800fe44:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	4ad7      	ldr	r2, [pc, #860]	; (80101ac <UART_SetConfig+0x6ec>)
 800fe4e:	4293      	cmp	r3, r2
 800fe50:	d005      	beq.n	800fe5e <UART_SetConfig+0x39e>
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	4ad6      	ldr	r2, [pc, #856]	; (80101b0 <UART_SetConfig+0x6f0>)
 800fe58:	4293      	cmp	r3, r2
 800fe5a:	f040 80d1 	bne.w	8010000 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800fe5e:	f7fc fa41 	bl	800c2e4 <HAL_RCC_GetPCLK2Freq>
 800fe62:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800fe64:	68bb      	ldr	r3, [r7, #8]
 800fe66:	469a      	mov	sl, r3
 800fe68:	f04f 0b00 	mov.w	fp, #0
 800fe6c:	46d0      	mov	r8, sl
 800fe6e:	46d9      	mov	r9, fp
 800fe70:	eb18 0308 	adds.w	r3, r8, r8
 800fe74:	eb49 0409 	adc.w	r4, r9, r9
 800fe78:	4698      	mov	r8, r3
 800fe7a:	46a1      	mov	r9, r4
 800fe7c:	eb18 080a 	adds.w	r8, r8, sl
 800fe80:	eb49 090b 	adc.w	r9, r9, fp
 800fe84:	f04f 0100 	mov.w	r1, #0
 800fe88:	f04f 0200 	mov.w	r2, #0
 800fe8c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800fe90:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800fe94:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800fe98:	4688      	mov	r8, r1
 800fe9a:	4691      	mov	r9, r2
 800fe9c:	eb1a 0508 	adds.w	r5, sl, r8
 800fea0:	eb4b 0609 	adc.w	r6, fp, r9
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	685b      	ldr	r3, [r3, #4]
 800fea8:	4619      	mov	r1, r3
 800feaa:	f04f 0200 	mov.w	r2, #0
 800feae:	f04f 0300 	mov.w	r3, #0
 800feb2:	f04f 0400 	mov.w	r4, #0
 800feb6:	0094      	lsls	r4, r2, #2
 800feb8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800febc:	008b      	lsls	r3, r1, #2
 800febe:	461a      	mov	r2, r3
 800fec0:	4623      	mov	r3, r4
 800fec2:	4628      	mov	r0, r5
 800fec4:	4631      	mov	r1, r6
 800fec6:	f7f0 fef7 	bl	8000cb8 <__aeabi_uldivmod>
 800feca:	4603      	mov	r3, r0
 800fecc:	460c      	mov	r4, r1
 800fece:	461a      	mov	r2, r3
 800fed0:	4bb8      	ldr	r3, [pc, #736]	; (80101b4 <UART_SetConfig+0x6f4>)
 800fed2:	fba3 2302 	umull	r2, r3, r3, r2
 800fed6:	095b      	lsrs	r3, r3, #5
 800fed8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800fedc:	68bb      	ldr	r3, [r7, #8]
 800fede:	469b      	mov	fp, r3
 800fee0:	f04f 0c00 	mov.w	ip, #0
 800fee4:	46d9      	mov	r9, fp
 800fee6:	46e2      	mov	sl, ip
 800fee8:	eb19 0309 	adds.w	r3, r9, r9
 800feec:	eb4a 040a 	adc.w	r4, sl, sl
 800fef0:	4699      	mov	r9, r3
 800fef2:	46a2      	mov	sl, r4
 800fef4:	eb19 090b 	adds.w	r9, r9, fp
 800fef8:	eb4a 0a0c 	adc.w	sl, sl, ip
 800fefc:	f04f 0100 	mov.w	r1, #0
 800ff00:	f04f 0200 	mov.w	r2, #0
 800ff04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ff08:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ff0c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ff10:	4689      	mov	r9, r1
 800ff12:	4692      	mov	sl, r2
 800ff14:	eb1b 0509 	adds.w	r5, fp, r9
 800ff18:	eb4c 060a 	adc.w	r6, ip, sl
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	685b      	ldr	r3, [r3, #4]
 800ff20:	4619      	mov	r1, r3
 800ff22:	f04f 0200 	mov.w	r2, #0
 800ff26:	f04f 0300 	mov.w	r3, #0
 800ff2a:	f04f 0400 	mov.w	r4, #0
 800ff2e:	0094      	lsls	r4, r2, #2
 800ff30:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ff34:	008b      	lsls	r3, r1, #2
 800ff36:	461a      	mov	r2, r3
 800ff38:	4623      	mov	r3, r4
 800ff3a:	4628      	mov	r0, r5
 800ff3c:	4631      	mov	r1, r6
 800ff3e:	f7f0 febb 	bl	8000cb8 <__aeabi_uldivmod>
 800ff42:	4603      	mov	r3, r0
 800ff44:	460c      	mov	r4, r1
 800ff46:	461a      	mov	r2, r3
 800ff48:	4b9a      	ldr	r3, [pc, #616]	; (80101b4 <UART_SetConfig+0x6f4>)
 800ff4a:	fba3 1302 	umull	r1, r3, r3, r2
 800ff4e:	095b      	lsrs	r3, r3, #5
 800ff50:	2164      	movs	r1, #100	; 0x64
 800ff52:	fb01 f303 	mul.w	r3, r1, r3
 800ff56:	1ad3      	subs	r3, r2, r3
 800ff58:	011b      	lsls	r3, r3, #4
 800ff5a:	3332      	adds	r3, #50	; 0x32
 800ff5c:	4a95      	ldr	r2, [pc, #596]	; (80101b4 <UART_SetConfig+0x6f4>)
 800ff5e:	fba2 2303 	umull	r2, r3, r2, r3
 800ff62:	095b      	lsrs	r3, r3, #5
 800ff64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ff68:	4498      	add	r8, r3
 800ff6a:	68bb      	ldr	r3, [r7, #8]
 800ff6c:	469b      	mov	fp, r3
 800ff6e:	f04f 0c00 	mov.w	ip, #0
 800ff72:	46d9      	mov	r9, fp
 800ff74:	46e2      	mov	sl, ip
 800ff76:	eb19 0309 	adds.w	r3, r9, r9
 800ff7a:	eb4a 040a 	adc.w	r4, sl, sl
 800ff7e:	4699      	mov	r9, r3
 800ff80:	46a2      	mov	sl, r4
 800ff82:	eb19 090b 	adds.w	r9, r9, fp
 800ff86:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ff8a:	f04f 0100 	mov.w	r1, #0
 800ff8e:	f04f 0200 	mov.w	r2, #0
 800ff92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ff96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ff9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ff9e:	4689      	mov	r9, r1
 800ffa0:	4692      	mov	sl, r2
 800ffa2:	eb1b 0509 	adds.w	r5, fp, r9
 800ffa6:	eb4c 060a 	adc.w	r6, ip, sl
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	685b      	ldr	r3, [r3, #4]
 800ffae:	4619      	mov	r1, r3
 800ffb0:	f04f 0200 	mov.w	r2, #0
 800ffb4:	f04f 0300 	mov.w	r3, #0
 800ffb8:	f04f 0400 	mov.w	r4, #0
 800ffbc:	0094      	lsls	r4, r2, #2
 800ffbe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ffc2:	008b      	lsls	r3, r1, #2
 800ffc4:	461a      	mov	r2, r3
 800ffc6:	4623      	mov	r3, r4
 800ffc8:	4628      	mov	r0, r5
 800ffca:	4631      	mov	r1, r6
 800ffcc:	f7f0 fe74 	bl	8000cb8 <__aeabi_uldivmod>
 800ffd0:	4603      	mov	r3, r0
 800ffd2:	460c      	mov	r4, r1
 800ffd4:	461a      	mov	r2, r3
 800ffd6:	4b77      	ldr	r3, [pc, #476]	; (80101b4 <UART_SetConfig+0x6f4>)
 800ffd8:	fba3 1302 	umull	r1, r3, r3, r2
 800ffdc:	095b      	lsrs	r3, r3, #5
 800ffde:	2164      	movs	r1, #100	; 0x64
 800ffe0:	fb01 f303 	mul.w	r3, r1, r3
 800ffe4:	1ad3      	subs	r3, r2, r3
 800ffe6:	011b      	lsls	r3, r3, #4
 800ffe8:	3332      	adds	r3, #50	; 0x32
 800ffea:	4a72      	ldr	r2, [pc, #456]	; (80101b4 <UART_SetConfig+0x6f4>)
 800ffec:	fba2 2303 	umull	r2, r3, r2, r3
 800fff0:	095b      	lsrs	r3, r3, #5
 800fff2:	f003 020f 	and.w	r2, r3, #15
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	4442      	add	r2, r8
 800fffc:	609a      	str	r2, [r3, #8]
 800fffe:	e0d0      	b.n	80101a2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8010000:	f7fc f95c 	bl	800c2bc <HAL_RCC_GetPCLK1Freq>
 8010004:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010006:	68bb      	ldr	r3, [r7, #8]
 8010008:	469a      	mov	sl, r3
 801000a:	f04f 0b00 	mov.w	fp, #0
 801000e:	46d0      	mov	r8, sl
 8010010:	46d9      	mov	r9, fp
 8010012:	eb18 0308 	adds.w	r3, r8, r8
 8010016:	eb49 0409 	adc.w	r4, r9, r9
 801001a:	4698      	mov	r8, r3
 801001c:	46a1      	mov	r9, r4
 801001e:	eb18 080a 	adds.w	r8, r8, sl
 8010022:	eb49 090b 	adc.w	r9, r9, fp
 8010026:	f04f 0100 	mov.w	r1, #0
 801002a:	f04f 0200 	mov.w	r2, #0
 801002e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8010032:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8010036:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 801003a:	4688      	mov	r8, r1
 801003c:	4691      	mov	r9, r2
 801003e:	eb1a 0508 	adds.w	r5, sl, r8
 8010042:	eb4b 0609 	adc.w	r6, fp, r9
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	685b      	ldr	r3, [r3, #4]
 801004a:	4619      	mov	r1, r3
 801004c:	f04f 0200 	mov.w	r2, #0
 8010050:	f04f 0300 	mov.w	r3, #0
 8010054:	f04f 0400 	mov.w	r4, #0
 8010058:	0094      	lsls	r4, r2, #2
 801005a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 801005e:	008b      	lsls	r3, r1, #2
 8010060:	461a      	mov	r2, r3
 8010062:	4623      	mov	r3, r4
 8010064:	4628      	mov	r0, r5
 8010066:	4631      	mov	r1, r6
 8010068:	f7f0 fe26 	bl	8000cb8 <__aeabi_uldivmod>
 801006c:	4603      	mov	r3, r0
 801006e:	460c      	mov	r4, r1
 8010070:	461a      	mov	r2, r3
 8010072:	4b50      	ldr	r3, [pc, #320]	; (80101b4 <UART_SetConfig+0x6f4>)
 8010074:	fba3 2302 	umull	r2, r3, r3, r2
 8010078:	095b      	lsrs	r3, r3, #5
 801007a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801007e:	68bb      	ldr	r3, [r7, #8]
 8010080:	469b      	mov	fp, r3
 8010082:	f04f 0c00 	mov.w	ip, #0
 8010086:	46d9      	mov	r9, fp
 8010088:	46e2      	mov	sl, ip
 801008a:	eb19 0309 	adds.w	r3, r9, r9
 801008e:	eb4a 040a 	adc.w	r4, sl, sl
 8010092:	4699      	mov	r9, r3
 8010094:	46a2      	mov	sl, r4
 8010096:	eb19 090b 	adds.w	r9, r9, fp
 801009a:	eb4a 0a0c 	adc.w	sl, sl, ip
 801009e:	f04f 0100 	mov.w	r1, #0
 80100a2:	f04f 0200 	mov.w	r2, #0
 80100a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80100aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80100ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80100b2:	4689      	mov	r9, r1
 80100b4:	4692      	mov	sl, r2
 80100b6:	eb1b 0509 	adds.w	r5, fp, r9
 80100ba:	eb4c 060a 	adc.w	r6, ip, sl
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	685b      	ldr	r3, [r3, #4]
 80100c2:	4619      	mov	r1, r3
 80100c4:	f04f 0200 	mov.w	r2, #0
 80100c8:	f04f 0300 	mov.w	r3, #0
 80100cc:	f04f 0400 	mov.w	r4, #0
 80100d0:	0094      	lsls	r4, r2, #2
 80100d2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80100d6:	008b      	lsls	r3, r1, #2
 80100d8:	461a      	mov	r2, r3
 80100da:	4623      	mov	r3, r4
 80100dc:	4628      	mov	r0, r5
 80100de:	4631      	mov	r1, r6
 80100e0:	f7f0 fdea 	bl	8000cb8 <__aeabi_uldivmod>
 80100e4:	4603      	mov	r3, r0
 80100e6:	460c      	mov	r4, r1
 80100e8:	461a      	mov	r2, r3
 80100ea:	4b32      	ldr	r3, [pc, #200]	; (80101b4 <UART_SetConfig+0x6f4>)
 80100ec:	fba3 1302 	umull	r1, r3, r3, r2
 80100f0:	095b      	lsrs	r3, r3, #5
 80100f2:	2164      	movs	r1, #100	; 0x64
 80100f4:	fb01 f303 	mul.w	r3, r1, r3
 80100f8:	1ad3      	subs	r3, r2, r3
 80100fa:	011b      	lsls	r3, r3, #4
 80100fc:	3332      	adds	r3, #50	; 0x32
 80100fe:	4a2d      	ldr	r2, [pc, #180]	; (80101b4 <UART_SetConfig+0x6f4>)
 8010100:	fba2 2303 	umull	r2, r3, r2, r3
 8010104:	095b      	lsrs	r3, r3, #5
 8010106:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801010a:	4498      	add	r8, r3
 801010c:	68bb      	ldr	r3, [r7, #8]
 801010e:	469b      	mov	fp, r3
 8010110:	f04f 0c00 	mov.w	ip, #0
 8010114:	46d9      	mov	r9, fp
 8010116:	46e2      	mov	sl, ip
 8010118:	eb19 0309 	adds.w	r3, r9, r9
 801011c:	eb4a 040a 	adc.w	r4, sl, sl
 8010120:	4699      	mov	r9, r3
 8010122:	46a2      	mov	sl, r4
 8010124:	eb19 090b 	adds.w	r9, r9, fp
 8010128:	eb4a 0a0c 	adc.w	sl, sl, ip
 801012c:	f04f 0100 	mov.w	r1, #0
 8010130:	f04f 0200 	mov.w	r2, #0
 8010134:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8010138:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 801013c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8010140:	4689      	mov	r9, r1
 8010142:	4692      	mov	sl, r2
 8010144:	eb1b 0509 	adds.w	r5, fp, r9
 8010148:	eb4c 060a 	adc.w	r6, ip, sl
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	685b      	ldr	r3, [r3, #4]
 8010150:	4619      	mov	r1, r3
 8010152:	f04f 0200 	mov.w	r2, #0
 8010156:	f04f 0300 	mov.w	r3, #0
 801015a:	f04f 0400 	mov.w	r4, #0
 801015e:	0094      	lsls	r4, r2, #2
 8010160:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8010164:	008b      	lsls	r3, r1, #2
 8010166:	461a      	mov	r2, r3
 8010168:	4623      	mov	r3, r4
 801016a:	4628      	mov	r0, r5
 801016c:	4631      	mov	r1, r6
 801016e:	f7f0 fda3 	bl	8000cb8 <__aeabi_uldivmod>
 8010172:	4603      	mov	r3, r0
 8010174:	460c      	mov	r4, r1
 8010176:	461a      	mov	r2, r3
 8010178:	4b0e      	ldr	r3, [pc, #56]	; (80101b4 <UART_SetConfig+0x6f4>)
 801017a:	fba3 1302 	umull	r1, r3, r3, r2
 801017e:	095b      	lsrs	r3, r3, #5
 8010180:	2164      	movs	r1, #100	; 0x64
 8010182:	fb01 f303 	mul.w	r3, r1, r3
 8010186:	1ad3      	subs	r3, r2, r3
 8010188:	011b      	lsls	r3, r3, #4
 801018a:	3332      	adds	r3, #50	; 0x32
 801018c:	4a09      	ldr	r2, [pc, #36]	; (80101b4 <UART_SetConfig+0x6f4>)
 801018e:	fba2 2303 	umull	r2, r3, r2, r3
 8010192:	095b      	lsrs	r3, r3, #5
 8010194:	f003 020f 	and.w	r2, r3, #15
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	4442      	add	r2, r8
 801019e:	609a      	str	r2, [r3, #8]
}
 80101a0:	e7ff      	b.n	80101a2 <UART_SetConfig+0x6e2>
 80101a2:	bf00      	nop
 80101a4:	3714      	adds	r7, #20
 80101a6:	46bd      	mov	sp, r7
 80101a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101ac:	40011000 	.word	0x40011000
 80101b0:	40011400 	.word	0x40011400
 80101b4:	51eb851f 	.word	0x51eb851f

080101b8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80101b8:	b084      	sub	sp, #16
 80101ba:	b480      	push	{r7}
 80101bc:	b085      	sub	sp, #20
 80101be:	af00      	add	r7, sp, #0
 80101c0:	6078      	str	r0, [r7, #4]
 80101c2:	f107 001c 	add.w	r0, r7, #28
 80101c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80101ca:	2300      	movs	r3, #0
 80101cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80101ce:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80101d0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80101d2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80101d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80101d6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80101d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80101da:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80101dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80101de:	431a      	orrs	r2, r3
             Init.ClockDiv
 80101e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80101e2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80101e4:	68fa      	ldr	r2, [r7, #12]
 80101e6:	4313      	orrs	r3, r2
 80101e8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	685b      	ldr	r3, [r3, #4]
 80101ee:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80101f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80101f6:	68fa      	ldr	r2, [r7, #12]
 80101f8:	431a      	orrs	r2, r3
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80101fe:	2300      	movs	r3, #0
}
 8010200:	4618      	mov	r0, r3
 8010202:	3714      	adds	r7, #20
 8010204:	46bd      	mov	sp, r7
 8010206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020a:	b004      	add	sp, #16
 801020c:	4770      	bx	lr

0801020e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 801020e:	b480      	push	{r7}
 8010210:	b083      	sub	sp, #12
 8010212:	af00      	add	r7, sp, #0
 8010214:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 801021c:	4618      	mov	r0, r3
 801021e:	370c      	adds	r7, #12
 8010220:	46bd      	mov	sp, r7
 8010222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010226:	4770      	bx	lr

08010228 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8010228:	b480      	push	{r7}
 801022a:	b083      	sub	sp, #12
 801022c:	af00      	add	r7, sp, #0
 801022e:	6078      	str	r0, [r7, #4]
 8010230:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8010232:	683b      	ldr	r3, [r7, #0]
 8010234:	681a      	ldr	r2, [r3, #0]
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801023c:	2300      	movs	r3, #0
}
 801023e:	4618      	mov	r0, r3
 8010240:	370c      	adds	r7, #12
 8010242:	46bd      	mov	sp, r7
 8010244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010248:	4770      	bx	lr

0801024a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 801024a:	b580      	push	{r7, lr}
 801024c:	b082      	sub	sp, #8
 801024e:	af00      	add	r7, sp, #0
 8010250:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	2203      	movs	r2, #3
 8010256:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8010258:	2002      	movs	r0, #2
 801025a:	f7f9 fbdd 	bl	8009a18 <HAL_Delay>
  
  return HAL_OK;
 801025e:	2300      	movs	r3, #0
}
 8010260:	4618      	mov	r0, r3
 8010262:	3708      	adds	r7, #8
 8010264:	46bd      	mov	sp, r7
 8010266:	bd80      	pop	{r7, pc}

08010268 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8010268:	b480      	push	{r7}
 801026a:	b083      	sub	sp, #12
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	f003 0303 	and.w	r3, r3, #3
}
 8010278:	4618      	mov	r0, r3
 801027a:	370c      	adds	r7, #12
 801027c:	46bd      	mov	sp, r7
 801027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010282:	4770      	bx	lr

08010284 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8010284:	b480      	push	{r7}
 8010286:	b085      	sub	sp, #20
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
 801028c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801028e:	2300      	movs	r3, #0
 8010290:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8010292:	683b      	ldr	r3, [r7, #0]
 8010294:	681a      	ldr	r2, [r3, #0]
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801029e:	683b      	ldr	r3, [r7, #0]
 80102a0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80102a2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80102a8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80102aa:	683b      	ldr	r3, [r7, #0]
 80102ac:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80102ae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80102b0:	68fa      	ldr	r2, [r7, #12]
 80102b2:	4313      	orrs	r3, r2
 80102b4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	68db      	ldr	r3, [r3, #12]
 80102ba:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80102be:	f023 030f 	bic.w	r3, r3, #15
 80102c2:	68fa      	ldr	r2, [r7, #12]
 80102c4:	431a      	orrs	r2, r3
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80102ca:	2300      	movs	r3, #0
}
 80102cc:	4618      	mov	r0, r3
 80102ce:	3714      	adds	r7, #20
 80102d0:	46bd      	mov	sp, r7
 80102d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d6:	4770      	bx	lr

080102d8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80102d8:	b480      	push	{r7}
 80102da:	b083      	sub	sp, #12
 80102dc:	af00      	add	r7, sp, #0
 80102de:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	691b      	ldr	r3, [r3, #16]
 80102e4:	b2db      	uxtb	r3, r3
}
 80102e6:	4618      	mov	r0, r3
 80102e8:	370c      	adds	r7, #12
 80102ea:	46bd      	mov	sp, r7
 80102ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f0:	4770      	bx	lr

080102f2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80102f2:	b480      	push	{r7}
 80102f4:	b085      	sub	sp, #20
 80102f6:	af00      	add	r7, sp, #0
 80102f8:	6078      	str	r0, [r7, #4]
 80102fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	3314      	adds	r3, #20
 8010300:	461a      	mov	r2, r3
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	4413      	add	r3, r2
 8010306:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	681b      	ldr	r3, [r3, #0]
}  
 801030c:	4618      	mov	r0, r3
 801030e:	3714      	adds	r7, #20
 8010310:	46bd      	mov	sp, r7
 8010312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010316:	4770      	bx	lr

08010318 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8010318:	b480      	push	{r7}
 801031a:	b085      	sub	sp, #20
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
 8010320:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010322:	2300      	movs	r3, #0
 8010324:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8010326:	683b      	ldr	r3, [r7, #0]
 8010328:	681a      	ldr	r2, [r3, #0]
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 801032e:	683b      	ldr	r3, [r7, #0]
 8010330:	685a      	ldr	r2, [r3, #4]
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801033e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010344:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 801034a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 801034c:	68fa      	ldr	r2, [r7, #12]
 801034e:	4313      	orrs	r3, r2
 8010350:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010356:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	431a      	orrs	r2, r3
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8010362:	2300      	movs	r3, #0

}
 8010364:	4618      	mov	r0, r3
 8010366:	3714      	adds	r7, #20
 8010368:	46bd      	mov	sp, r7
 801036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801036e:	4770      	bx	lr

08010370 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8010370:	b580      	push	{r7, lr}
 8010372:	b088      	sub	sp, #32
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
 8010378:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801037a:	683b      	ldr	r3, [r7, #0]
 801037c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801037e:	2310      	movs	r3, #16
 8010380:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010382:	2340      	movs	r3, #64	; 0x40
 8010384:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010386:	2300      	movs	r3, #0
 8010388:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801038a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801038e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010390:	f107 0308 	add.w	r3, r7, #8
 8010394:	4619      	mov	r1, r3
 8010396:	6878      	ldr	r0, [r7, #4]
 8010398:	f7ff ff74 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 801039c:	f241 3288 	movw	r2, #5000	; 0x1388
 80103a0:	2110      	movs	r1, #16
 80103a2:	6878      	ldr	r0, [r7, #4]
 80103a4:	f000 fa40 	bl	8010828 <SDMMC_GetCmdResp1>
 80103a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80103aa:	69fb      	ldr	r3, [r7, #28]
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	3720      	adds	r7, #32
 80103b0:	46bd      	mov	sp, r7
 80103b2:	bd80      	pop	{r7, pc}

080103b4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b088      	sub	sp, #32
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	6078      	str	r0, [r7, #4]
 80103bc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80103c2:	2311      	movs	r3, #17
 80103c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80103c6:	2340      	movs	r3, #64	; 0x40
 80103c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80103ca:	2300      	movs	r3, #0
 80103cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80103ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80103d2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80103d4:	f107 0308 	add.w	r3, r7, #8
 80103d8:	4619      	mov	r1, r3
 80103da:	6878      	ldr	r0, [r7, #4]
 80103dc:	f7ff ff52 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80103e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80103e4:	2111      	movs	r1, #17
 80103e6:	6878      	ldr	r0, [r7, #4]
 80103e8:	f000 fa1e 	bl	8010828 <SDMMC_GetCmdResp1>
 80103ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80103ee:	69fb      	ldr	r3, [r7, #28]
}
 80103f0:	4618      	mov	r0, r3
 80103f2:	3720      	adds	r7, #32
 80103f4:	46bd      	mov	sp, r7
 80103f6:	bd80      	pop	{r7, pc}

080103f8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80103f8:	b580      	push	{r7, lr}
 80103fa:	b088      	sub	sp, #32
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	6078      	str	r0, [r7, #4]
 8010400:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010402:	683b      	ldr	r3, [r7, #0]
 8010404:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010406:	2312      	movs	r3, #18
 8010408:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801040a:	2340      	movs	r3, #64	; 0x40
 801040c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801040e:	2300      	movs	r3, #0
 8010410:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010416:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010418:	f107 0308 	add.w	r3, r7, #8
 801041c:	4619      	mov	r1, r3
 801041e:	6878      	ldr	r0, [r7, #4]
 8010420:	f7ff ff30 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8010424:	f241 3288 	movw	r2, #5000	; 0x1388
 8010428:	2112      	movs	r1, #18
 801042a:	6878      	ldr	r0, [r7, #4]
 801042c:	f000 f9fc 	bl	8010828 <SDMMC_GetCmdResp1>
 8010430:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010432:	69fb      	ldr	r3, [r7, #28]
}
 8010434:	4618      	mov	r0, r3
 8010436:	3720      	adds	r7, #32
 8010438:	46bd      	mov	sp, r7
 801043a:	bd80      	pop	{r7, pc}

0801043c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 801043c:	b580      	push	{r7, lr}
 801043e:	b088      	sub	sp, #32
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
 8010444:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010446:	683b      	ldr	r3, [r7, #0]
 8010448:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 801044a:	2318      	movs	r3, #24
 801044c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801044e:	2340      	movs	r3, #64	; 0x40
 8010450:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010452:	2300      	movs	r3, #0
 8010454:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010456:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801045a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801045c:	f107 0308 	add.w	r3, r7, #8
 8010460:	4619      	mov	r1, r3
 8010462:	6878      	ldr	r0, [r7, #4]
 8010464:	f7ff ff0e 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8010468:	f241 3288 	movw	r2, #5000	; 0x1388
 801046c:	2118      	movs	r1, #24
 801046e:	6878      	ldr	r0, [r7, #4]
 8010470:	f000 f9da 	bl	8010828 <SDMMC_GetCmdResp1>
 8010474:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010476:	69fb      	ldr	r3, [r7, #28]
}
 8010478:	4618      	mov	r0, r3
 801047a:	3720      	adds	r7, #32
 801047c:	46bd      	mov	sp, r7
 801047e:	bd80      	pop	{r7, pc}

08010480 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b088      	sub	sp, #32
 8010484:	af00      	add	r7, sp, #0
 8010486:	6078      	str	r0, [r7, #4]
 8010488:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801048e:	2319      	movs	r3, #25
 8010490:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010492:	2340      	movs	r3, #64	; 0x40
 8010494:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010496:	2300      	movs	r3, #0
 8010498:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801049a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801049e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80104a0:	f107 0308 	add.w	r3, r7, #8
 80104a4:	4619      	mov	r1, r3
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f7ff feec 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80104ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80104b0:	2119      	movs	r1, #25
 80104b2:	6878      	ldr	r0, [r7, #4]
 80104b4:	f000 f9b8 	bl	8010828 <SDMMC_GetCmdResp1>
 80104b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104ba:	69fb      	ldr	r3, [r7, #28]
}
 80104bc:	4618      	mov	r0, r3
 80104be:	3720      	adds	r7, #32
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}

080104c4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b088      	sub	sp, #32
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80104cc:	2300      	movs	r3, #0
 80104ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80104d0:	230c      	movs	r3, #12
 80104d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80104d4:	2340      	movs	r3, #64	; 0x40
 80104d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80104d8:	2300      	movs	r3, #0
 80104da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80104dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80104e0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80104e2:	f107 0308 	add.w	r3, r7, #8
 80104e6:	4619      	mov	r1, r3
 80104e8:	6878      	ldr	r0, [r7, #4]
 80104ea:	f7ff fecb 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80104ee:	4a05      	ldr	r2, [pc, #20]	; (8010504 <SDMMC_CmdStopTransfer+0x40>)
 80104f0:	210c      	movs	r1, #12
 80104f2:	6878      	ldr	r0, [r7, #4]
 80104f4:	f000 f998 	bl	8010828 <SDMMC_GetCmdResp1>
 80104f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80104fa:	69fb      	ldr	r3, [r7, #28]
}
 80104fc:	4618      	mov	r0, r3
 80104fe:	3720      	adds	r7, #32
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}
 8010504:	05f5e100 	.word	0x05f5e100

08010508 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8010508:	b580      	push	{r7, lr}
 801050a:	b08a      	sub	sp, #40	; 0x28
 801050c:	af00      	add	r7, sp, #0
 801050e:	60f8      	str	r0, [r7, #12]
 8010510:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010514:	683b      	ldr	r3, [r7, #0]
 8010516:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010518:	2307      	movs	r3, #7
 801051a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801051c:	2340      	movs	r3, #64	; 0x40
 801051e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010520:	2300      	movs	r3, #0
 8010522:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010524:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010528:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801052a:	f107 0310 	add.w	r3, r7, #16
 801052e:	4619      	mov	r1, r3
 8010530:	68f8      	ldr	r0, [r7, #12]
 8010532:	f7ff fea7 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8010536:	f241 3288 	movw	r2, #5000	; 0x1388
 801053a:	2107      	movs	r1, #7
 801053c:	68f8      	ldr	r0, [r7, #12]
 801053e:	f000 f973 	bl	8010828 <SDMMC_GetCmdResp1>
 8010542:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8010544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010546:	4618      	mov	r0, r3
 8010548:	3728      	adds	r7, #40	; 0x28
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}

0801054e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 801054e:	b580      	push	{r7, lr}
 8010550:	b088      	sub	sp, #32
 8010552:	af00      	add	r7, sp, #0
 8010554:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010556:	2300      	movs	r3, #0
 8010558:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801055a:	2300      	movs	r3, #0
 801055c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 801055e:	2300      	movs	r3, #0
 8010560:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010562:	2300      	movs	r3, #0
 8010564:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8010566:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801056a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 801056c:	f107 0308 	add.w	r3, r7, #8
 8010570:	4619      	mov	r1, r3
 8010572:	6878      	ldr	r0, [r7, #4]
 8010574:	f7ff fe86 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8010578:	6878      	ldr	r0, [r7, #4]
 801057a:	f000 f92d 	bl	80107d8 <SDMMC_GetCmdError>
 801057e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010580:	69fb      	ldr	r3, [r7, #28]
}
 8010582:	4618      	mov	r0, r3
 8010584:	3720      	adds	r7, #32
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}

0801058a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 801058a:	b580      	push	{r7, lr}
 801058c:	b088      	sub	sp, #32
 801058e:	af00      	add	r7, sp, #0
 8010590:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010592:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8010596:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010598:	2308      	movs	r3, #8
 801059a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 801059c:	2340      	movs	r3, #64	; 0x40
 801059e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105a0:	2300      	movs	r3, #0
 80105a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105aa:	f107 0308 	add.w	r3, r7, #8
 80105ae:	4619      	mov	r1, r3
 80105b0:	6878      	ldr	r0, [r7, #4]
 80105b2:	f7ff fe67 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80105b6:	6878      	ldr	r0, [r7, #4]
 80105b8:	f000 fb16 	bl	8010be8 <SDMMC_GetCmdResp7>
 80105bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80105be:	69fb      	ldr	r3, [r7, #28]
}
 80105c0:	4618      	mov	r0, r3
 80105c2:	3720      	adds	r7, #32
 80105c4:	46bd      	mov	sp, r7
 80105c6:	bd80      	pop	{r7, pc}

080105c8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80105c8:	b580      	push	{r7, lr}
 80105ca:	b088      	sub	sp, #32
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	6078      	str	r0, [r7, #4]
 80105d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80105d6:	2337      	movs	r3, #55	; 0x37
 80105d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80105da:	2340      	movs	r3, #64	; 0x40
 80105dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80105de:	2300      	movs	r3, #0
 80105e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80105e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80105e8:	f107 0308 	add.w	r3, r7, #8
 80105ec:	4619      	mov	r1, r3
 80105ee:	6878      	ldr	r0, [r7, #4]
 80105f0:	f7ff fe48 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80105f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80105f8:	2137      	movs	r1, #55	; 0x37
 80105fa:	6878      	ldr	r0, [r7, #4]
 80105fc:	f000 f914 	bl	8010828 <SDMMC_GetCmdResp1>
 8010600:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010602:	69fb      	ldr	r3, [r7, #28]
}
 8010604:	4618      	mov	r0, r3
 8010606:	3720      	adds	r7, #32
 8010608:	46bd      	mov	sp, r7
 801060a:	bd80      	pop	{r7, pc}

0801060c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	b088      	sub	sp, #32
 8010610:	af00      	add	r7, sp, #0
 8010612:	6078      	str	r0, [r7, #4]
 8010614:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010616:	683b      	ldr	r3, [r7, #0]
 8010618:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 801061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010620:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010622:	2329      	movs	r3, #41	; 0x29
 8010624:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010626:	2340      	movs	r3, #64	; 0x40
 8010628:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801062a:	2300      	movs	r3, #0
 801062c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801062e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010632:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010634:	f107 0308 	add.w	r3, r7, #8
 8010638:	4619      	mov	r1, r3
 801063a:	6878      	ldr	r0, [r7, #4]
 801063c:	f7ff fe22 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8010640:	6878      	ldr	r0, [r7, #4]
 8010642:	f000 fa23 	bl	8010a8c <SDMMC_GetCmdResp3>
 8010646:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010648:	69fb      	ldr	r3, [r7, #28]
}
 801064a:	4618      	mov	r0, r3
 801064c:	3720      	adds	r7, #32
 801064e:	46bd      	mov	sp, r7
 8010650:	bd80      	pop	{r7, pc}

08010652 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8010652:	b580      	push	{r7, lr}
 8010654:	b088      	sub	sp, #32
 8010656:	af00      	add	r7, sp, #0
 8010658:	6078      	str	r0, [r7, #4]
 801065a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 801065c:	683b      	ldr	r3, [r7, #0]
 801065e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010660:	2306      	movs	r3, #6
 8010662:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010664:	2340      	movs	r3, #64	; 0x40
 8010666:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010668:	2300      	movs	r3, #0
 801066a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801066c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010670:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010672:	f107 0308 	add.w	r3, r7, #8
 8010676:	4619      	mov	r1, r3
 8010678:	6878      	ldr	r0, [r7, #4]
 801067a:	f7ff fe03 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 801067e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010682:	2106      	movs	r1, #6
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f000 f8cf 	bl	8010828 <SDMMC_GetCmdResp1>
 801068a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801068c:	69fb      	ldr	r3, [r7, #28]
}
 801068e:	4618      	mov	r0, r3
 8010690:	3720      	adds	r7, #32
 8010692:	46bd      	mov	sp, r7
 8010694:	bd80      	pop	{r7, pc}

08010696 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8010696:	b580      	push	{r7, lr}
 8010698:	b088      	sub	sp, #32
 801069a:	af00      	add	r7, sp, #0
 801069c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 801069e:	2300      	movs	r3, #0
 80106a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80106a2:	2333      	movs	r3, #51	; 0x33
 80106a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80106a6:	2340      	movs	r3, #64	; 0x40
 80106a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80106aa:	2300      	movs	r3, #0
 80106ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80106ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80106b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80106b4:	f107 0308 	add.w	r3, r7, #8
 80106b8:	4619      	mov	r1, r3
 80106ba:	6878      	ldr	r0, [r7, #4]
 80106bc:	f7ff fde2 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80106c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80106c4:	2133      	movs	r1, #51	; 0x33
 80106c6:	6878      	ldr	r0, [r7, #4]
 80106c8:	f000 f8ae 	bl	8010828 <SDMMC_GetCmdResp1>
 80106cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80106ce:	69fb      	ldr	r3, [r7, #28]
}
 80106d0:	4618      	mov	r0, r3
 80106d2:	3720      	adds	r7, #32
 80106d4:	46bd      	mov	sp, r7
 80106d6:	bd80      	pop	{r7, pc}

080106d8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80106d8:	b580      	push	{r7, lr}
 80106da:	b088      	sub	sp, #32
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80106e0:	2300      	movs	r3, #0
 80106e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80106e4:	2302      	movs	r3, #2
 80106e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80106e8:	23c0      	movs	r3, #192	; 0xc0
 80106ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80106ec:	2300      	movs	r3, #0
 80106ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80106f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80106f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80106f6:	f107 0308 	add.w	r3, r7, #8
 80106fa:	4619      	mov	r1, r3
 80106fc:	6878      	ldr	r0, [r7, #4]
 80106fe:	f7ff fdc1 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010702:	6878      	ldr	r0, [r7, #4]
 8010704:	f000 f97c 	bl	8010a00 <SDMMC_GetCmdResp2>
 8010708:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801070a:	69fb      	ldr	r3, [r7, #28]
}
 801070c:	4618      	mov	r0, r3
 801070e:	3720      	adds	r7, #32
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}

08010714 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010714:	b580      	push	{r7, lr}
 8010716:	b088      	sub	sp, #32
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
 801071c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801071e:	683b      	ldr	r3, [r7, #0]
 8010720:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010722:	2309      	movs	r3, #9
 8010724:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8010726:	23c0      	movs	r3, #192	; 0xc0
 8010728:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 801072a:	2300      	movs	r3, #0
 801072c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801072e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010732:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010734:	f107 0308 	add.w	r3, r7, #8
 8010738:	4619      	mov	r1, r3
 801073a:	6878      	ldr	r0, [r7, #4]
 801073c:	f7ff fda2 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8010740:	6878      	ldr	r0, [r7, #4]
 8010742:	f000 f95d 	bl	8010a00 <SDMMC_GetCmdResp2>
 8010746:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010748:	69fb      	ldr	r3, [r7, #28]
}
 801074a:	4618      	mov	r0, r3
 801074c:	3720      	adds	r7, #32
 801074e:	46bd      	mov	sp, r7
 8010750:	bd80      	pop	{r7, pc}

08010752 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8010752:	b580      	push	{r7, lr}
 8010754:	b088      	sub	sp, #32
 8010756:	af00      	add	r7, sp, #0
 8010758:	6078      	str	r0, [r7, #4]
 801075a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801075c:	2300      	movs	r3, #0
 801075e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010760:	2303      	movs	r3, #3
 8010762:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8010764:	2340      	movs	r3, #64	; 0x40
 8010766:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8010768:	2300      	movs	r3, #0
 801076a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 801076c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010770:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8010772:	f107 0308 	add.w	r3, r7, #8
 8010776:	4619      	mov	r1, r3
 8010778:	6878      	ldr	r0, [r7, #4]
 801077a:	f7ff fd83 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801077e:	683a      	ldr	r2, [r7, #0]
 8010780:	2103      	movs	r1, #3
 8010782:	6878      	ldr	r0, [r7, #4]
 8010784:	f000 f9bc 	bl	8010b00 <SDMMC_GetCmdResp6>
 8010788:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801078a:	69fb      	ldr	r3, [r7, #28]
}
 801078c:	4618      	mov	r0, r3
 801078e:	3720      	adds	r7, #32
 8010790:	46bd      	mov	sp, r7
 8010792:	bd80      	pop	{r7, pc}

08010794 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8010794:	b580      	push	{r7, lr}
 8010796:	b088      	sub	sp, #32
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
 801079c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 801079e:	683b      	ldr	r3, [r7, #0]
 80107a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80107a2:	230d      	movs	r3, #13
 80107a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80107a6:	2340      	movs	r3, #64	; 0x40
 80107a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80107aa:	2300      	movs	r3, #0
 80107ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80107ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80107b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80107b4:	f107 0308 	add.w	r3, r7, #8
 80107b8:	4619      	mov	r1, r3
 80107ba:	6878      	ldr	r0, [r7, #4]
 80107bc:	f7ff fd62 	bl	8010284 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80107c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80107c4:	210d      	movs	r1, #13
 80107c6:	6878      	ldr	r0, [r7, #4]
 80107c8:	f000 f82e 	bl	8010828 <SDMMC_GetCmdResp1>
 80107cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80107ce:	69fb      	ldr	r3, [r7, #28]
}
 80107d0:	4618      	mov	r0, r3
 80107d2:	3720      	adds	r7, #32
 80107d4:	46bd      	mov	sp, r7
 80107d6:	bd80      	pop	{r7, pc}

080107d8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80107d8:	b490      	push	{r4, r7}
 80107da:	b082      	sub	sp, #8
 80107dc:	af00      	add	r7, sp, #0
 80107de:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80107e0:	4b0f      	ldr	r3, [pc, #60]	; (8010820 <SDMMC_GetCmdError+0x48>)
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	4a0f      	ldr	r2, [pc, #60]	; (8010824 <SDMMC_GetCmdError+0x4c>)
 80107e6:	fba2 2303 	umull	r2, r3, r2, r3
 80107ea:	0a5b      	lsrs	r3, r3, #9
 80107ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80107f0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80107f4:	4623      	mov	r3, r4
 80107f6:	1e5c      	subs	r4, r3, #1
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d102      	bne.n	8010802 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80107fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010800:	e009      	b.n	8010816 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010806:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801080a:	2b00      	cmp	r3, #0
 801080c:	d0f2      	beq.n	80107f4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	22c5      	movs	r2, #197	; 0xc5
 8010812:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8010814:	2300      	movs	r3, #0
}
 8010816:	4618      	mov	r0, r3
 8010818:	3708      	adds	r7, #8
 801081a:	46bd      	mov	sp, r7
 801081c:	bc90      	pop	{r4, r7}
 801081e:	4770      	bx	lr
 8010820:	20000000 	.word	0x20000000
 8010824:	10624dd3 	.word	0x10624dd3

08010828 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010828:	b590      	push	{r4, r7, lr}
 801082a:	b087      	sub	sp, #28
 801082c:	af00      	add	r7, sp, #0
 801082e:	60f8      	str	r0, [r7, #12]
 8010830:	460b      	mov	r3, r1
 8010832:	607a      	str	r2, [r7, #4]
 8010834:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010836:	4b6f      	ldr	r3, [pc, #444]	; (80109f4 <SDMMC_GetCmdResp1+0x1cc>)
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	4a6f      	ldr	r2, [pc, #444]	; (80109f8 <SDMMC_GetCmdResp1+0x1d0>)
 801083c:	fba2 2303 	umull	r2, r3, r2, r3
 8010840:	0a5b      	lsrs	r3, r3, #9
 8010842:	687a      	ldr	r2, [r7, #4]
 8010844:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010848:	4623      	mov	r3, r4
 801084a:	1e5c      	subs	r4, r3, #1
 801084c:	2b00      	cmp	r3, #0
 801084e:	d102      	bne.n	8010856 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010850:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010854:	e0c9      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801085a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801085c:	697b      	ldr	r3, [r7, #20]
 801085e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010862:	2b00      	cmp	r3, #0
 8010864:	d0f0      	beq.n	8010848 <SDMMC_GetCmdResp1+0x20>
 8010866:	697b      	ldr	r3, [r7, #20]
 8010868:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 801086c:	2b00      	cmp	r3, #0
 801086e:	d1eb      	bne.n	8010848 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010874:	f003 0304 	and.w	r3, r3, #4
 8010878:	2b00      	cmp	r3, #0
 801087a:	d004      	beq.n	8010886 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	2204      	movs	r2, #4
 8010880:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010882:	2304      	movs	r3, #4
 8010884:	e0b1      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801088a:	f003 0301 	and.w	r3, r3, #1
 801088e:	2b00      	cmp	r3, #0
 8010890:	d004      	beq.n	801089c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	2201      	movs	r2, #1
 8010896:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010898:	2301      	movs	r3, #1
 801089a:	e0a6      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	22c5      	movs	r2, #197	; 0xc5
 80108a0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80108a2:	68f8      	ldr	r0, [r7, #12]
 80108a4:	f7ff fd18 	bl	80102d8 <SDIO_GetCommandResponse>
 80108a8:	4603      	mov	r3, r0
 80108aa:	461a      	mov	r2, r3
 80108ac:	7afb      	ldrb	r3, [r7, #11]
 80108ae:	4293      	cmp	r3, r2
 80108b0:	d001      	beq.n	80108b6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80108b2:	2301      	movs	r3, #1
 80108b4:	e099      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80108b6:	2100      	movs	r1, #0
 80108b8:	68f8      	ldr	r0, [r7, #12]
 80108ba:	f7ff fd1a 	bl	80102f2 <SDIO_GetResponse>
 80108be:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80108c0:	693a      	ldr	r2, [r7, #16]
 80108c2:	4b4e      	ldr	r3, [pc, #312]	; (80109fc <SDMMC_GetCmdResp1+0x1d4>)
 80108c4:	4013      	ands	r3, r2
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d101      	bne.n	80108ce <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80108ca:	2300      	movs	r3, #0
 80108cc:	e08d      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80108ce:	693b      	ldr	r3, [r7, #16]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	da02      	bge.n	80108da <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80108d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80108d8:	e087      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80108da:	693b      	ldr	r3, [r7, #16]
 80108dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d001      	beq.n	80108e8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80108e4:	2340      	movs	r3, #64	; 0x40
 80108e6:	e080      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80108e8:	693b      	ldr	r3, [r7, #16]
 80108ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d001      	beq.n	80108f6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80108f2:	2380      	movs	r3, #128	; 0x80
 80108f4:	e079      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80108f6:	693b      	ldr	r3, [r7, #16]
 80108f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d002      	beq.n	8010906 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010900:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010904:	e071      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010906:	693b      	ldr	r3, [r7, #16]
 8010908:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801090c:	2b00      	cmp	r3, #0
 801090e:	d002      	beq.n	8010916 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010910:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010914:	e069      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010916:	693b      	ldr	r3, [r7, #16]
 8010918:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801091c:	2b00      	cmp	r3, #0
 801091e:	d002      	beq.n	8010926 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010924:	e061      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010926:	693b      	ldr	r3, [r7, #16]
 8010928:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801092c:	2b00      	cmp	r3, #0
 801092e:	d002      	beq.n	8010936 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010930:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010934:	e059      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010936:	693b      	ldr	r3, [r7, #16]
 8010938:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801093c:	2b00      	cmp	r3, #0
 801093e:	d002      	beq.n	8010946 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010940:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010944:	e051      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010946:	693b      	ldr	r3, [r7, #16]
 8010948:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801094c:	2b00      	cmp	r3, #0
 801094e:	d002      	beq.n	8010956 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010950:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010954:	e049      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010956:	693b      	ldr	r3, [r7, #16]
 8010958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801095c:	2b00      	cmp	r3, #0
 801095e:	d002      	beq.n	8010966 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8010960:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010964:	e041      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8010966:	693b      	ldr	r3, [r7, #16]
 8010968:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801096c:	2b00      	cmp	r3, #0
 801096e:	d002      	beq.n	8010976 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8010970:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010974:	e039      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8010976:	693b      	ldr	r3, [r7, #16]
 8010978:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801097c:	2b00      	cmp	r3, #0
 801097e:	d002      	beq.n	8010986 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8010980:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8010984:	e031      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8010986:	693b      	ldr	r3, [r7, #16]
 8010988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801098c:	2b00      	cmp	r3, #0
 801098e:	d002      	beq.n	8010996 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8010990:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010994:	e029      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8010996:	693b      	ldr	r3, [r7, #16]
 8010998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801099c:	2b00      	cmp	r3, #0
 801099e:	d002      	beq.n	80109a6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80109a0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80109a4:	e021      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80109a6:	693b      	ldr	r3, [r7, #16]
 80109a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d002      	beq.n	80109b6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80109b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80109b4:	e019      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80109b6:	693b      	ldr	r3, [r7, #16]
 80109b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d002      	beq.n	80109c6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80109c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80109c4:	e011      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80109c6:	693b      	ldr	r3, [r7, #16]
 80109c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d002      	beq.n	80109d6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80109d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80109d4:	e009      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80109d6:	693b      	ldr	r3, [r7, #16]
 80109d8:	f003 0308 	and.w	r3, r3, #8
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d002      	beq.n	80109e6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80109e0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80109e4:	e001      	b.n	80109ea <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80109e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80109ea:	4618      	mov	r0, r3
 80109ec:	371c      	adds	r7, #28
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd90      	pop	{r4, r7, pc}
 80109f2:	bf00      	nop
 80109f4:	20000000 	.word	0x20000000
 80109f8:	10624dd3 	.word	0x10624dd3
 80109fc:	fdffe008 	.word	0xfdffe008

08010a00 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8010a00:	b490      	push	{r4, r7}
 8010a02:	b084      	sub	sp, #16
 8010a04:	af00      	add	r7, sp, #0
 8010a06:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010a08:	4b1e      	ldr	r3, [pc, #120]	; (8010a84 <SDMMC_GetCmdResp2+0x84>)
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	4a1e      	ldr	r2, [pc, #120]	; (8010a88 <SDMMC_GetCmdResp2+0x88>)
 8010a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8010a12:	0a5b      	lsrs	r3, r3, #9
 8010a14:	f241 3288 	movw	r2, #5000	; 0x1388
 8010a18:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010a1c:	4623      	mov	r3, r4
 8010a1e:	1e5c      	subs	r4, r3, #1
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d102      	bne.n	8010a2a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010a24:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010a28:	e026      	b.n	8010a78 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a2e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d0f0      	beq.n	8010a1c <SDMMC_GetCmdResp2+0x1c>
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d1eb      	bne.n	8010a1c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a48:	f003 0304 	and.w	r3, r3, #4
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d004      	beq.n	8010a5a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2204      	movs	r2, #4
 8010a54:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010a56:	2304      	movs	r3, #4
 8010a58:	e00e      	b.n	8010a78 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a5e:	f003 0301 	and.w	r3, r3, #1
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d004      	beq.n	8010a70 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	2201      	movs	r2, #1
 8010a6a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010a6c:	2301      	movs	r3, #1
 8010a6e:	e003      	b.n	8010a78 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	22c5      	movs	r2, #197	; 0xc5
 8010a74:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8010a76:	2300      	movs	r3, #0
}
 8010a78:	4618      	mov	r0, r3
 8010a7a:	3710      	adds	r7, #16
 8010a7c:	46bd      	mov	sp, r7
 8010a7e:	bc90      	pop	{r4, r7}
 8010a80:	4770      	bx	lr
 8010a82:	bf00      	nop
 8010a84:	20000000 	.word	0x20000000
 8010a88:	10624dd3 	.word	0x10624dd3

08010a8c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8010a8c:	b490      	push	{r4, r7}
 8010a8e:	b084      	sub	sp, #16
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010a94:	4b18      	ldr	r3, [pc, #96]	; (8010af8 <SDMMC_GetCmdResp3+0x6c>)
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	4a18      	ldr	r2, [pc, #96]	; (8010afc <SDMMC_GetCmdResp3+0x70>)
 8010a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8010a9e:	0a5b      	lsrs	r3, r3, #9
 8010aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8010aa4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010aa8:	4623      	mov	r3, r4
 8010aaa:	1e5c      	subs	r4, r3, #1
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d102      	bne.n	8010ab6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010ab0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010ab4:	e01b      	b.n	8010aee <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010aba:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d0f0      	beq.n	8010aa8 <SDMMC_GetCmdResp3+0x1c>
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d1eb      	bne.n	8010aa8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ad4:	f003 0304 	and.w	r3, r3, #4
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	d004      	beq.n	8010ae6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	2204      	movs	r2, #4
 8010ae0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010ae2:	2304      	movs	r3, #4
 8010ae4:	e003      	b.n	8010aee <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	22c5      	movs	r2, #197	; 0xc5
 8010aea:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010aec:	2300      	movs	r3, #0
}
 8010aee:	4618      	mov	r0, r3
 8010af0:	3710      	adds	r7, #16
 8010af2:	46bd      	mov	sp, r7
 8010af4:	bc90      	pop	{r4, r7}
 8010af6:	4770      	bx	lr
 8010af8:	20000000 	.word	0x20000000
 8010afc:	10624dd3 	.word	0x10624dd3

08010b00 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8010b00:	b590      	push	{r4, r7, lr}
 8010b02:	b087      	sub	sp, #28
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	60f8      	str	r0, [r7, #12]
 8010b08:	460b      	mov	r3, r1
 8010b0a:	607a      	str	r2, [r7, #4]
 8010b0c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010b0e:	4b34      	ldr	r3, [pc, #208]	; (8010be0 <SDMMC_GetCmdResp6+0xe0>)
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	4a34      	ldr	r2, [pc, #208]	; (8010be4 <SDMMC_GetCmdResp6+0xe4>)
 8010b14:	fba2 2303 	umull	r2, r3, r2, r3
 8010b18:	0a5b      	lsrs	r3, r3, #9
 8010b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8010b1e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010b22:	4623      	mov	r3, r4
 8010b24:	1e5c      	subs	r4, r3, #1
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d102      	bne.n	8010b30 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010b2a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010b2e:	e052      	b.n	8010bd6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b34:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010b36:	697b      	ldr	r3, [r7, #20]
 8010b38:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d0f0      	beq.n	8010b22 <SDMMC_GetCmdResp6+0x22>
 8010b40:	697b      	ldr	r3, [r7, #20]
 8010b42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d1eb      	bne.n	8010b22 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b4e:	f003 0304 	and.w	r3, r3, #4
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d004      	beq.n	8010b60 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010b56:	68fb      	ldr	r3, [r7, #12]
 8010b58:	2204      	movs	r2, #4
 8010b5a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010b5c:	2304      	movs	r3, #4
 8010b5e:	e03a      	b.n	8010bd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010b64:	f003 0301 	and.w	r3, r3, #1
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d004      	beq.n	8010b76 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	2201      	movs	r2, #1
 8010b70:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010b72:	2301      	movs	r3, #1
 8010b74:	e02f      	b.n	8010bd6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8010b76:	68f8      	ldr	r0, [r7, #12]
 8010b78:	f7ff fbae 	bl	80102d8 <SDIO_GetCommandResponse>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	461a      	mov	r2, r3
 8010b80:	7afb      	ldrb	r3, [r7, #11]
 8010b82:	4293      	cmp	r3, r2
 8010b84:	d001      	beq.n	8010b8a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010b86:	2301      	movs	r3, #1
 8010b88:	e025      	b.n	8010bd6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	22c5      	movs	r2, #197	; 0xc5
 8010b8e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8010b90:	2100      	movs	r1, #0
 8010b92:	68f8      	ldr	r0, [r7, #12]
 8010b94:	f7ff fbad 	bl	80102f2 <SDIO_GetResponse>
 8010b98:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8010b9a:	693b      	ldr	r3, [r7, #16]
 8010b9c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d106      	bne.n	8010bb2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8010ba4:	693b      	ldr	r3, [r7, #16]
 8010ba6:	0c1b      	lsrs	r3, r3, #16
 8010ba8:	b29a      	uxth	r2, r3
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8010bae:	2300      	movs	r3, #0
 8010bb0:	e011      	b.n	8010bd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8010bb2:	693b      	ldr	r3, [r7, #16]
 8010bb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d002      	beq.n	8010bc2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010bbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010bc0:	e009      	b.n	8010bd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8010bc2:	693b      	ldr	r3, [r7, #16]
 8010bc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d002      	beq.n	8010bd2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010bcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010bd0:	e001      	b.n	8010bd6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8010bd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	371c      	adds	r7, #28
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd90      	pop	{r4, r7, pc}
 8010bde:	bf00      	nop
 8010be0:	20000000 	.word	0x20000000
 8010be4:	10624dd3 	.word	0x10624dd3

08010be8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8010be8:	b490      	push	{r4, r7}
 8010bea:	b084      	sub	sp, #16
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8010bf0:	4b21      	ldr	r3, [pc, #132]	; (8010c78 <SDMMC_GetCmdResp7+0x90>)
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	4a21      	ldr	r2, [pc, #132]	; (8010c7c <SDMMC_GetCmdResp7+0x94>)
 8010bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8010bfa:	0a5b      	lsrs	r3, r3, #9
 8010bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8010c00:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8010c04:	4623      	mov	r3, r4
 8010c06:	1e5c      	subs	r4, r3, #1
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d102      	bne.n	8010c12 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010c0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010c10:	e02c      	b.n	8010c6c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c16:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d0f0      	beq.n	8010c04 <SDMMC_GetCmdResp7+0x1c>
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d1eb      	bne.n	8010c04 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c30:	f003 0304 	and.w	r3, r3, #4
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d004      	beq.n	8010c42 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	2204      	movs	r2, #4
 8010c3c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010c3e:	2304      	movs	r3, #4
 8010c40:	e014      	b.n	8010c6c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c46:	f003 0301 	and.w	r3, r3, #1
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d004      	beq.n	8010c58 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8010c4e:	687b      	ldr	r3, [r7, #4]
 8010c50:	2201      	movs	r2, #1
 8010c52:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010c54:	2301      	movs	r3, #1
 8010c56:	e009      	b.n	8010c6c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d002      	beq.n	8010c6a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	2240      	movs	r2, #64	; 0x40
 8010c68:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8010c6a:	2300      	movs	r3, #0
  
}
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	3710      	adds	r7, #16
 8010c70:	46bd      	mov	sp, r7
 8010c72:	bc90      	pop	{r4, r7}
 8010c74:	4770      	bx	lr
 8010c76:	bf00      	nop
 8010c78:	20000000 	.word	0x20000000
 8010c7c:	10624dd3 	.word	0x10624dd3

08010c80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8010c84:	4904      	ldr	r1, [pc, #16]	; (8010c98 <MX_FATFS_Init+0x18>)
 8010c86:	4805      	ldr	r0, [pc, #20]	; (8010c9c <MX_FATFS_Init+0x1c>)
 8010c88:	f003 fb9c 	bl	80143c4 <FATFS_LinkDriver>
 8010c8c:	4603      	mov	r3, r0
 8010c8e:	461a      	mov	r2, r3
 8010c90:	4b03      	ldr	r3, [pc, #12]	; (8010ca0 <MX_FATFS_Init+0x20>)
 8010c92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010c94:	bf00      	nop
 8010c96:	bd80      	pop	{r7, pc}
 8010c98:	2004ab00 	.word	0x2004ab00
 8010c9c:	08018c80 	.word	0x08018c80
 8010ca0:	2004aafc 	.word	0x2004aafc

08010ca4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8010ca4:	b580      	push	{r7, lr}
 8010ca6:	b082      	sub	sp, #8
 8010ca8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8010caa:	2300      	movs	r3, #0
 8010cac:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8010cae:	f000 f896 	bl	8010dde <BSP_SD_IsDetected>
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	2b01      	cmp	r3, #1
 8010cb6:	d001      	beq.n	8010cbc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8010cb8:	2301      	movs	r3, #1
 8010cba:	e012      	b.n	8010ce2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8010cbc:	480b      	ldr	r0, [pc, #44]	; (8010cec <BSP_SD_Init+0x48>)
 8010cbe:	f7fb ffa5 	bl	800cc0c <HAL_SD_Init>
 8010cc2:	4603      	mov	r3, r0
 8010cc4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8010cc6:	79fb      	ldrb	r3, [r7, #7]
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	d109      	bne.n	8010ce0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8010ccc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8010cd0:	4806      	ldr	r0, [pc, #24]	; (8010cec <BSP_SD_Init+0x48>)
 8010cd2:	f7fc fd4f 	bl	800d774 <HAL_SD_ConfigWideBusOperation>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d001      	beq.n	8010ce0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8010cdc:	2301      	movs	r3, #1
 8010cde:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8010ce0:	79fb      	ldrb	r3, [r7, #7]
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3708      	adds	r7, #8
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}
 8010cea:	bf00      	nop
 8010cec:	2004a8fc 	.word	0x2004a8fc

08010cf0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b086      	sub	sp, #24
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	60f8      	str	r0, [r7, #12]
 8010cf8:	60b9      	str	r1, [r7, #8]
 8010cfa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010cfc:	2300      	movs	r3, #0
 8010cfe:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	68ba      	ldr	r2, [r7, #8]
 8010d04:	68f9      	ldr	r1, [r7, #12]
 8010d06:	4806      	ldr	r0, [pc, #24]	; (8010d20 <BSP_SD_ReadBlocks_DMA+0x30>)
 8010d08:	f7fc f810 	bl	800cd2c <HAL_SD_ReadBlocks_DMA>
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d001      	beq.n	8010d16 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010d12:	2301      	movs	r3, #1
 8010d14:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010d16:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d18:	4618      	mov	r0, r3
 8010d1a:	3718      	adds	r7, #24
 8010d1c:	46bd      	mov	sp, r7
 8010d1e:	bd80      	pop	{r7, pc}
 8010d20:	2004a8fc 	.word	0x2004a8fc

08010d24 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	b086      	sub	sp, #24
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	60f8      	str	r0, [r7, #12]
 8010d2c:	60b9      	str	r1, [r7, #8]
 8010d2e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8010d30:	2300      	movs	r3, #0
 8010d32:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	68ba      	ldr	r2, [r7, #8]
 8010d38:	68f9      	ldr	r1, [r7, #12]
 8010d3a:	4806      	ldr	r0, [pc, #24]	; (8010d54 <BSP_SD_WriteBlocks_DMA+0x30>)
 8010d3c:	f7fc f8de 	bl	800cefc <HAL_SD_WriteBlocks_DMA>
 8010d40:	4603      	mov	r3, r0
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d001      	beq.n	8010d4a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8010d46:	2301      	movs	r3, #1
 8010d48:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8010d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	3718      	adds	r7, #24
 8010d50:	46bd      	mov	sp, r7
 8010d52:	bd80      	pop	{r7, pc}
 8010d54:	2004a8fc 	.word	0x2004a8fc

08010d58 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8010d5c:	4805      	ldr	r0, [pc, #20]	; (8010d74 <BSP_SD_GetCardState+0x1c>)
 8010d5e:	f7fc fd85 	bl	800d86c <HAL_SD_GetCardState>
 8010d62:	4603      	mov	r3, r0
 8010d64:	2b04      	cmp	r3, #4
 8010d66:	bf14      	ite	ne
 8010d68:	2301      	movne	r3, #1
 8010d6a:	2300      	moveq	r3, #0
 8010d6c:	b2db      	uxtb	r3, r3
}
 8010d6e:	4618      	mov	r0, r3
 8010d70:	bd80      	pop	{r7, pc}
 8010d72:	bf00      	nop
 8010d74:	2004a8fc 	.word	0x2004a8fc

08010d78 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8010d78:	b580      	push	{r7, lr}
 8010d7a:	b082      	sub	sp, #8
 8010d7c:	af00      	add	r7, sp, #0
 8010d7e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8010d80:	6879      	ldr	r1, [r7, #4]
 8010d82:	4803      	ldr	r0, [pc, #12]	; (8010d90 <BSP_SD_GetCardInfo+0x18>)
 8010d84:	f7fc fcca 	bl	800d71c <HAL_SD_GetCardInfo>
}
 8010d88:	bf00      	nop
 8010d8a:	3708      	adds	r7, #8
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}
 8010d90:	2004a8fc 	.word	0x2004a8fc

08010d94 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8010d94:	b580      	push	{r7, lr}
 8010d96:	b082      	sub	sp, #8
 8010d98:	af00      	add	r7, sp, #0
 8010d9a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8010d9c:	f000 f818 	bl	8010dd0 <BSP_SD_AbortCallback>
}
 8010da0:	bf00      	nop
 8010da2:	3708      	adds	r7, #8
 8010da4:	46bd      	mov	sp, r7
 8010da6:	bd80      	pop	{r7, pc}

08010da8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b082      	sub	sp, #8
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8010db0:	f000 f9a8 	bl	8011104 <BSP_SD_WriteCpltCallback>
}
 8010db4:	bf00      	nop
 8010db6:	3708      	adds	r7, #8
 8010db8:	46bd      	mov	sp, r7
 8010dba:	bd80      	pop	{r7, pc}

08010dbc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b082      	sub	sp, #8
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8010dc4:	f000 f9aa 	bl	801111c <BSP_SD_ReadCpltCallback>
}
 8010dc8:	bf00      	nop
 8010dca:	3708      	adds	r7, #8
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	bd80      	pop	{r7, pc}

08010dd0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8010dd0:	b480      	push	{r7}
 8010dd2:	af00      	add	r7, sp, #0

}
 8010dd4:	bf00      	nop
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ddc:	4770      	bx	lr

08010dde <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8010dde:	b580      	push	{r7, lr}
 8010de0:	b082      	sub	sp, #8
 8010de2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8010de4:	2301      	movs	r3, #1
 8010de6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8010de8:	f000 f80c 	bl	8010e04 <BSP_PlatformIsDetected>
 8010dec:	4603      	mov	r3, r0
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d101      	bne.n	8010df6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8010df2:	2300      	movs	r3, #0
 8010df4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8010df6:	79fb      	ldrb	r3, [r7, #7]
 8010df8:	b2db      	uxtb	r3, r3
}
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	3708      	adds	r7, #8
 8010dfe:	46bd      	mov	sp, r7
 8010e00:	bd80      	pop	{r7, pc}
	...

08010e04 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b082      	sub	sp, #8
 8010e08:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8010e0a:	2301      	movs	r3, #1
 8010e0c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8010e0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8010e12:	4806      	ldr	r0, [pc, #24]	; (8010e2c <BSP_PlatformIsDetected+0x28>)
 8010e14:	f7fa f87e 	bl	800af14 <HAL_GPIO_ReadPin>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d001      	beq.n	8010e22 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8010e1e:	2300      	movs	r3, #0
 8010e20:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8010e22:	79fb      	ldrb	r3, [r7, #7]
}
 8010e24:	4618      	mov	r0, r3
 8010e26:	3708      	adds	r7, #8
 8010e28:	46bd      	mov	sp, r7
 8010e2a:	bd80      	pop	{r7, pc}
 8010e2c:	40020000 	.word	0x40020000

08010e30 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b084      	sub	sp, #16
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8010e38:	f7f8 fde2 	bl	8009a00 <HAL_GetTick>
 8010e3c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8010e3e:	e006      	b.n	8010e4e <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010e40:	f7ff ff8a 	bl	8010d58 <BSP_SD_GetCardState>
 8010e44:	4603      	mov	r3, r0
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d101      	bne.n	8010e4e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	e009      	b.n	8010e62 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8010e4e:	f7f8 fdd7 	bl	8009a00 <HAL_GetTick>
 8010e52:	4602      	mov	r2, r0
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	1ad3      	subs	r3, r2, r3
 8010e58:	687a      	ldr	r2, [r7, #4]
 8010e5a:	429a      	cmp	r2, r3
 8010e5c:	d8f0      	bhi.n	8010e40 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8010e5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010e62:	4618      	mov	r0, r3
 8010e64:	3710      	adds	r7, #16
 8010e66:	46bd      	mov	sp, r7
 8010e68:	bd80      	pop	{r7, pc}
	...

08010e6c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b082      	sub	sp, #8
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	4603      	mov	r3, r0
 8010e74:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8010e76:	4b0b      	ldr	r3, [pc, #44]	; (8010ea4 <SD_CheckStatus+0x38>)
 8010e78:	2201      	movs	r2, #1
 8010e7a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8010e7c:	f7ff ff6c 	bl	8010d58 <BSP_SD_GetCardState>
 8010e80:	4603      	mov	r3, r0
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d107      	bne.n	8010e96 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8010e86:	4b07      	ldr	r3, [pc, #28]	; (8010ea4 <SD_CheckStatus+0x38>)
 8010e88:	781b      	ldrb	r3, [r3, #0]
 8010e8a:	b2db      	uxtb	r3, r3
 8010e8c:	f023 0301 	bic.w	r3, r3, #1
 8010e90:	b2da      	uxtb	r2, r3
 8010e92:	4b04      	ldr	r3, [pc, #16]	; (8010ea4 <SD_CheckStatus+0x38>)
 8010e94:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8010e96:	4b03      	ldr	r3, [pc, #12]	; (8010ea4 <SD_CheckStatus+0x38>)
 8010e98:	781b      	ldrb	r3, [r3, #0]
 8010e9a:	b2db      	uxtb	r3, r3
}
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	3708      	adds	r7, #8
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	bd80      	pop	{r7, pc}
 8010ea4:	20000009 	.word	0x20000009

08010ea8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b082      	sub	sp, #8
 8010eac:	af00      	add	r7, sp, #0
 8010eae:	4603      	mov	r3, r0
 8010eb0:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8010eb2:	f7ff fef7 	bl	8010ca4 <BSP_SD_Init>
 8010eb6:	4603      	mov	r3, r0
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d107      	bne.n	8010ecc <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8010ebc:	79fb      	ldrb	r3, [r7, #7]
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	f7ff ffd4 	bl	8010e6c <SD_CheckStatus>
 8010ec4:	4603      	mov	r3, r0
 8010ec6:	461a      	mov	r2, r3
 8010ec8:	4b04      	ldr	r3, [pc, #16]	; (8010edc <SD_initialize+0x34>)
 8010eca:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8010ecc:	4b03      	ldr	r3, [pc, #12]	; (8010edc <SD_initialize+0x34>)
 8010ece:	781b      	ldrb	r3, [r3, #0]
 8010ed0:	b2db      	uxtb	r3, r3
}
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	3708      	adds	r7, #8
 8010ed6:	46bd      	mov	sp, r7
 8010ed8:	bd80      	pop	{r7, pc}
 8010eda:	bf00      	nop
 8010edc:	20000009 	.word	0x20000009

08010ee0 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8010ee0:	b580      	push	{r7, lr}
 8010ee2:	b082      	sub	sp, #8
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	4603      	mov	r3, r0
 8010ee8:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8010eea:	79fb      	ldrb	r3, [r7, #7]
 8010eec:	4618      	mov	r0, r3
 8010eee:	f7ff ffbd 	bl	8010e6c <SD_CheckStatus>
 8010ef2:	4603      	mov	r3, r0
}
 8010ef4:	4618      	mov	r0, r3
 8010ef6:	3708      	adds	r7, #8
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	bd80      	pop	{r7, pc}

08010efc <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	b086      	sub	sp, #24
 8010f00:	af00      	add	r7, sp, #0
 8010f02:	60b9      	str	r1, [r7, #8]
 8010f04:	607a      	str	r2, [r7, #4]
 8010f06:	603b      	str	r3, [r7, #0]
 8010f08:	4603      	mov	r3, r0
 8010f0a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010f0c:	2301      	movs	r3, #1
 8010f0e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010f10:	f247 5030 	movw	r0, #30000	; 0x7530
 8010f14:	f7ff ff8c 	bl	8010e30 <SD_CheckStatusWithTimeout>
 8010f18:	4603      	mov	r3, r0
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	da01      	bge.n	8010f22 <SD_read+0x26>
  {
    return res;
 8010f1e:	7dfb      	ldrb	r3, [r7, #23]
 8010f20:	e03b      	b.n	8010f9a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8010f22:	683a      	ldr	r2, [r7, #0]
 8010f24:	6879      	ldr	r1, [r7, #4]
 8010f26:	68b8      	ldr	r0, [r7, #8]
 8010f28:	f7ff fee2 	bl	8010cf0 <BSP_SD_ReadBlocks_DMA>
 8010f2c:	4603      	mov	r3, r0
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d132      	bne.n	8010f98 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8010f32:	4b1c      	ldr	r3, [pc, #112]	; (8010fa4 <SD_read+0xa8>)
 8010f34:	2200      	movs	r2, #0
 8010f36:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8010f38:	f7f8 fd62 	bl	8009a00 <HAL_GetTick>
 8010f3c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010f3e:	bf00      	nop
 8010f40:	4b18      	ldr	r3, [pc, #96]	; (8010fa4 <SD_read+0xa8>)
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d108      	bne.n	8010f5a <SD_read+0x5e>
 8010f48:	f7f8 fd5a 	bl	8009a00 <HAL_GetTick>
 8010f4c:	4602      	mov	r2, r0
 8010f4e:	693b      	ldr	r3, [r7, #16]
 8010f50:	1ad3      	subs	r3, r2, r3
 8010f52:	f247 522f 	movw	r2, #29999	; 0x752f
 8010f56:	4293      	cmp	r3, r2
 8010f58:	d9f2      	bls.n	8010f40 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 8010f5a:	4b12      	ldr	r3, [pc, #72]	; (8010fa4 <SD_read+0xa8>)
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d102      	bne.n	8010f68 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8010f62:	2301      	movs	r3, #1
 8010f64:	75fb      	strb	r3, [r7, #23]
 8010f66:	e017      	b.n	8010f98 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8010f68:	4b0e      	ldr	r3, [pc, #56]	; (8010fa4 <SD_read+0xa8>)
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8010f6e:	f7f8 fd47 	bl	8009a00 <HAL_GetTick>
 8010f72:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010f74:	e007      	b.n	8010f86 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8010f76:	f7ff feef 	bl	8010d58 <BSP_SD_GetCardState>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d102      	bne.n	8010f86 <SD_read+0x8a>
          {
            res = RES_OK;
 8010f80:	2300      	movs	r3, #0
 8010f82:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8010f84:	e008      	b.n	8010f98 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8010f86:	f7f8 fd3b 	bl	8009a00 <HAL_GetTick>
 8010f8a:	4602      	mov	r2, r0
 8010f8c:	693b      	ldr	r3, [r7, #16]
 8010f8e:	1ad3      	subs	r3, r2, r3
 8010f90:	f247 522f 	movw	r2, #29999	; 0x752f
 8010f94:	4293      	cmp	r3, r2
 8010f96:	d9ee      	bls.n	8010f76 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8010f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	3718      	adds	r7, #24
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	bd80      	pop	{r7, pc}
 8010fa2:	bf00      	nop
 8010fa4:	20048198 	.word	0x20048198

08010fa8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b086      	sub	sp, #24
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	60b9      	str	r1, [r7, #8]
 8010fb0:	607a      	str	r2, [r7, #4]
 8010fb2:	603b      	str	r3, [r7, #0]
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8010fb8:	2301      	movs	r3, #1
 8010fba:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8010fbc:	4b24      	ldr	r3, [pc, #144]	; (8011050 <SD_write+0xa8>)
 8010fbe:	2200      	movs	r2, #0
 8010fc0:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8010fc2:	f247 5030 	movw	r0, #30000	; 0x7530
 8010fc6:	f7ff ff33 	bl	8010e30 <SD_CheckStatusWithTimeout>
 8010fca:	4603      	mov	r3, r0
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	da01      	bge.n	8010fd4 <SD_write+0x2c>
  {
    return res;
 8010fd0:	7dfb      	ldrb	r3, [r7, #23]
 8010fd2:	e038      	b.n	8011046 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8010fd4:	683a      	ldr	r2, [r7, #0]
 8010fd6:	6879      	ldr	r1, [r7, #4]
 8010fd8:	68b8      	ldr	r0, [r7, #8]
 8010fda:	f7ff fea3 	bl	8010d24 <BSP_SD_WriteBlocks_DMA>
 8010fde:	4603      	mov	r3, r0
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d12f      	bne.n	8011044 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8010fe4:	f7f8 fd0c 	bl	8009a00 <HAL_GetTick>
 8010fe8:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8010fea:	bf00      	nop
 8010fec:	4b18      	ldr	r3, [pc, #96]	; (8011050 <SD_write+0xa8>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d108      	bne.n	8011006 <SD_write+0x5e>
 8010ff4:	f7f8 fd04 	bl	8009a00 <HAL_GetTick>
 8010ff8:	4602      	mov	r2, r0
 8010ffa:	693b      	ldr	r3, [r7, #16]
 8010ffc:	1ad3      	subs	r3, r2, r3
 8010ffe:	f247 522f 	movw	r2, #29999	; 0x752f
 8011002:	4293      	cmp	r3, r2
 8011004:	d9f2      	bls.n	8010fec <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 8011006:	4b12      	ldr	r3, [pc, #72]	; (8011050 <SD_write+0xa8>)
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d102      	bne.n	8011014 <SD_write+0x6c>
      {
        res = RES_ERROR;
 801100e:	2301      	movs	r3, #1
 8011010:	75fb      	strb	r3, [r7, #23]
 8011012:	e017      	b.n	8011044 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8011014:	4b0e      	ldr	r3, [pc, #56]	; (8011050 <SD_write+0xa8>)
 8011016:	2200      	movs	r2, #0
 8011018:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 801101a:	f7f8 fcf1 	bl	8009a00 <HAL_GetTick>
 801101e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011020:	e007      	b.n	8011032 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8011022:	f7ff fe99 	bl	8010d58 <BSP_SD_GetCardState>
 8011026:	4603      	mov	r3, r0
 8011028:	2b00      	cmp	r3, #0
 801102a:	d102      	bne.n	8011032 <SD_write+0x8a>
          {
            res = RES_OK;
 801102c:	2300      	movs	r3, #0
 801102e:	75fb      	strb	r3, [r7, #23]
            break;
 8011030:	e008      	b.n	8011044 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8011032:	f7f8 fce5 	bl	8009a00 <HAL_GetTick>
 8011036:	4602      	mov	r2, r0
 8011038:	693b      	ldr	r3, [r7, #16]
 801103a:	1ad3      	subs	r3, r2, r3
 801103c:	f247 522f 	movw	r2, #29999	; 0x752f
 8011040:	4293      	cmp	r3, r2
 8011042:	d9ee      	bls.n	8011022 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8011044:	7dfb      	ldrb	r3, [r7, #23]
}
 8011046:	4618      	mov	r0, r3
 8011048:	3718      	adds	r7, #24
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}
 801104e:	bf00      	nop
 8011050:	20048194 	.word	0x20048194

08011054 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b08c      	sub	sp, #48	; 0x30
 8011058:	af00      	add	r7, sp, #0
 801105a:	4603      	mov	r3, r0
 801105c:	603a      	str	r2, [r7, #0]
 801105e:	71fb      	strb	r3, [r7, #7]
 8011060:	460b      	mov	r3, r1
 8011062:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8011064:	2301      	movs	r3, #1
 8011066:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801106a:	4b25      	ldr	r3, [pc, #148]	; (8011100 <SD_ioctl+0xac>)
 801106c:	781b      	ldrb	r3, [r3, #0]
 801106e:	b2db      	uxtb	r3, r3
 8011070:	f003 0301 	and.w	r3, r3, #1
 8011074:	2b00      	cmp	r3, #0
 8011076:	d001      	beq.n	801107c <SD_ioctl+0x28>
 8011078:	2303      	movs	r3, #3
 801107a:	e03c      	b.n	80110f6 <SD_ioctl+0xa2>

  switch (cmd)
 801107c:	79bb      	ldrb	r3, [r7, #6]
 801107e:	2b03      	cmp	r3, #3
 8011080:	d834      	bhi.n	80110ec <SD_ioctl+0x98>
 8011082:	a201      	add	r2, pc, #4	; (adr r2, 8011088 <SD_ioctl+0x34>)
 8011084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011088:	08011099 	.word	0x08011099
 801108c:	080110a1 	.word	0x080110a1
 8011090:	080110b9 	.word	0x080110b9
 8011094:	080110d3 	.word	0x080110d3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011098:	2300      	movs	r3, #0
 801109a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801109e:	e028      	b.n	80110f2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80110a0:	f107 030c 	add.w	r3, r7, #12
 80110a4:	4618      	mov	r0, r3
 80110a6:	f7ff fe67 	bl	8010d78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80110aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80110ac:	683b      	ldr	r3, [r7, #0]
 80110ae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80110b0:	2300      	movs	r3, #0
 80110b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80110b6:	e01c      	b.n	80110f2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80110b8:	f107 030c 	add.w	r3, r7, #12
 80110bc:	4618      	mov	r0, r3
 80110be:	f7ff fe5b 	bl	8010d78 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80110c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110c4:	b29a      	uxth	r2, r3
 80110c6:	683b      	ldr	r3, [r7, #0]
 80110c8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80110ca:	2300      	movs	r3, #0
 80110cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80110d0:	e00f      	b.n	80110f2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80110d2:	f107 030c 	add.w	r3, r7, #12
 80110d6:	4618      	mov	r0, r3
 80110d8:	f7ff fe4e 	bl	8010d78 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80110dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80110de:	0a5a      	lsrs	r2, r3, #9
 80110e0:	683b      	ldr	r3, [r7, #0]
 80110e2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80110e4:	2300      	movs	r3, #0
 80110e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80110ea:	e002      	b.n	80110f2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80110ec:	2304      	movs	r3, #4
 80110ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80110f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80110f6:	4618      	mov	r0, r3
 80110f8:	3730      	adds	r7, #48	; 0x30
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}
 80110fe:	bf00      	nop
 8011100:	20000009 	.word	0x20000009

08011104 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8011104:	b480      	push	{r7}
 8011106:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8011108:	4b03      	ldr	r3, [pc, #12]	; (8011118 <BSP_SD_WriteCpltCallback+0x14>)
 801110a:	2201      	movs	r2, #1
 801110c:	601a      	str	r2, [r3, #0]
}
 801110e:	bf00      	nop
 8011110:	46bd      	mov	sp, r7
 8011112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011116:	4770      	bx	lr
 8011118:	20048194 	.word	0x20048194

0801111c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 801111c:	b480      	push	{r7}
 801111e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8011120:	4b03      	ldr	r3, [pc, #12]	; (8011130 <BSP_SD_ReadCpltCallback+0x14>)
 8011122:	2201      	movs	r2, #1
 8011124:	601a      	str	r2, [r3, #0]
}
 8011126:	bf00      	nop
 8011128:	46bd      	mov	sp, r7
 801112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112e:	4770      	bx	lr
 8011130:	20048198 	.word	0x20048198

08011134 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011134:	b580      	push	{r7, lr}
 8011136:	b084      	sub	sp, #16
 8011138:	af00      	add	r7, sp, #0
 801113a:	4603      	mov	r3, r0
 801113c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801113e:	79fb      	ldrb	r3, [r7, #7]
 8011140:	4a08      	ldr	r2, [pc, #32]	; (8011164 <disk_status+0x30>)
 8011142:	009b      	lsls	r3, r3, #2
 8011144:	4413      	add	r3, r2
 8011146:	685b      	ldr	r3, [r3, #4]
 8011148:	685b      	ldr	r3, [r3, #4]
 801114a:	79fa      	ldrb	r2, [r7, #7]
 801114c:	4905      	ldr	r1, [pc, #20]	; (8011164 <disk_status+0x30>)
 801114e:	440a      	add	r2, r1
 8011150:	7a12      	ldrb	r2, [r2, #8]
 8011152:	4610      	mov	r0, r2
 8011154:	4798      	blx	r3
 8011156:	4603      	mov	r3, r0
 8011158:	73fb      	strb	r3, [r7, #15]
  return stat;
 801115a:	7bfb      	ldrb	r3, [r7, #15]
}
 801115c:	4618      	mov	r0, r3
 801115e:	3710      	adds	r7, #16
 8011160:	46bd      	mov	sp, r7
 8011162:	bd80      	pop	{r7, pc}
 8011164:	200481c4 	.word	0x200481c4

08011168 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b084      	sub	sp, #16
 801116c:	af00      	add	r7, sp, #0
 801116e:	4603      	mov	r3, r0
 8011170:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8011172:	2300      	movs	r3, #0
 8011174:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8011176:	79fb      	ldrb	r3, [r7, #7]
 8011178:	4a0d      	ldr	r2, [pc, #52]	; (80111b0 <disk_initialize+0x48>)
 801117a:	5cd3      	ldrb	r3, [r2, r3]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d111      	bne.n	80111a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8011180:	79fb      	ldrb	r3, [r7, #7]
 8011182:	4a0b      	ldr	r2, [pc, #44]	; (80111b0 <disk_initialize+0x48>)
 8011184:	2101      	movs	r1, #1
 8011186:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8011188:	79fb      	ldrb	r3, [r7, #7]
 801118a:	4a09      	ldr	r2, [pc, #36]	; (80111b0 <disk_initialize+0x48>)
 801118c:	009b      	lsls	r3, r3, #2
 801118e:	4413      	add	r3, r2
 8011190:	685b      	ldr	r3, [r3, #4]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	79fa      	ldrb	r2, [r7, #7]
 8011196:	4906      	ldr	r1, [pc, #24]	; (80111b0 <disk_initialize+0x48>)
 8011198:	440a      	add	r2, r1
 801119a:	7a12      	ldrb	r2, [r2, #8]
 801119c:	4610      	mov	r0, r2
 801119e:	4798      	blx	r3
 80111a0:	4603      	mov	r3, r0
 80111a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80111a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80111a6:	4618      	mov	r0, r3
 80111a8:	3710      	adds	r7, #16
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	200481c4 	.word	0x200481c4

080111b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80111b4:	b590      	push	{r4, r7, lr}
 80111b6:	b087      	sub	sp, #28
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	60b9      	str	r1, [r7, #8]
 80111bc:	607a      	str	r2, [r7, #4]
 80111be:	603b      	str	r3, [r7, #0]
 80111c0:	4603      	mov	r3, r0
 80111c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80111c4:	7bfb      	ldrb	r3, [r7, #15]
 80111c6:	4a0a      	ldr	r2, [pc, #40]	; (80111f0 <disk_read+0x3c>)
 80111c8:	009b      	lsls	r3, r3, #2
 80111ca:	4413      	add	r3, r2
 80111cc:	685b      	ldr	r3, [r3, #4]
 80111ce:	689c      	ldr	r4, [r3, #8]
 80111d0:	7bfb      	ldrb	r3, [r7, #15]
 80111d2:	4a07      	ldr	r2, [pc, #28]	; (80111f0 <disk_read+0x3c>)
 80111d4:	4413      	add	r3, r2
 80111d6:	7a18      	ldrb	r0, [r3, #8]
 80111d8:	683b      	ldr	r3, [r7, #0]
 80111da:	687a      	ldr	r2, [r7, #4]
 80111dc:	68b9      	ldr	r1, [r7, #8]
 80111de:	47a0      	blx	r4
 80111e0:	4603      	mov	r3, r0
 80111e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80111e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80111e6:	4618      	mov	r0, r3
 80111e8:	371c      	adds	r7, #28
 80111ea:	46bd      	mov	sp, r7
 80111ec:	bd90      	pop	{r4, r7, pc}
 80111ee:	bf00      	nop
 80111f0:	200481c4 	.word	0x200481c4

080111f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80111f4:	b590      	push	{r4, r7, lr}
 80111f6:	b087      	sub	sp, #28
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	60b9      	str	r1, [r7, #8]
 80111fc:	607a      	str	r2, [r7, #4]
 80111fe:	603b      	str	r3, [r7, #0]
 8011200:	4603      	mov	r3, r0
 8011202:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8011204:	7bfb      	ldrb	r3, [r7, #15]
 8011206:	4a0a      	ldr	r2, [pc, #40]	; (8011230 <disk_write+0x3c>)
 8011208:	009b      	lsls	r3, r3, #2
 801120a:	4413      	add	r3, r2
 801120c:	685b      	ldr	r3, [r3, #4]
 801120e:	68dc      	ldr	r4, [r3, #12]
 8011210:	7bfb      	ldrb	r3, [r7, #15]
 8011212:	4a07      	ldr	r2, [pc, #28]	; (8011230 <disk_write+0x3c>)
 8011214:	4413      	add	r3, r2
 8011216:	7a18      	ldrb	r0, [r3, #8]
 8011218:	683b      	ldr	r3, [r7, #0]
 801121a:	687a      	ldr	r2, [r7, #4]
 801121c:	68b9      	ldr	r1, [r7, #8]
 801121e:	47a0      	blx	r4
 8011220:	4603      	mov	r3, r0
 8011222:	75fb      	strb	r3, [r7, #23]
  return res;
 8011224:	7dfb      	ldrb	r3, [r7, #23]
}
 8011226:	4618      	mov	r0, r3
 8011228:	371c      	adds	r7, #28
 801122a:	46bd      	mov	sp, r7
 801122c:	bd90      	pop	{r4, r7, pc}
 801122e:	bf00      	nop
 8011230:	200481c4 	.word	0x200481c4

08011234 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b084      	sub	sp, #16
 8011238:	af00      	add	r7, sp, #0
 801123a:	4603      	mov	r3, r0
 801123c:	603a      	str	r2, [r7, #0]
 801123e:	71fb      	strb	r3, [r7, #7]
 8011240:	460b      	mov	r3, r1
 8011242:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8011244:	79fb      	ldrb	r3, [r7, #7]
 8011246:	4a09      	ldr	r2, [pc, #36]	; (801126c <disk_ioctl+0x38>)
 8011248:	009b      	lsls	r3, r3, #2
 801124a:	4413      	add	r3, r2
 801124c:	685b      	ldr	r3, [r3, #4]
 801124e:	691b      	ldr	r3, [r3, #16]
 8011250:	79fa      	ldrb	r2, [r7, #7]
 8011252:	4906      	ldr	r1, [pc, #24]	; (801126c <disk_ioctl+0x38>)
 8011254:	440a      	add	r2, r1
 8011256:	7a10      	ldrb	r0, [r2, #8]
 8011258:	79b9      	ldrb	r1, [r7, #6]
 801125a:	683a      	ldr	r2, [r7, #0]
 801125c:	4798      	blx	r3
 801125e:	4603      	mov	r3, r0
 8011260:	73fb      	strb	r3, [r7, #15]
  return res;
 8011262:	7bfb      	ldrb	r3, [r7, #15]
}
 8011264:	4618      	mov	r0, r3
 8011266:	3710      	adds	r7, #16
 8011268:	46bd      	mov	sp, r7
 801126a:	bd80      	pop	{r7, pc}
 801126c:	200481c4 	.word	0x200481c4

08011270 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8011270:	b480      	push	{r7}
 8011272:	b085      	sub	sp, #20
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	3301      	adds	r3, #1
 801127c:	781b      	ldrb	r3, [r3, #0]
 801127e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8011280:	89fb      	ldrh	r3, [r7, #14]
 8011282:	021b      	lsls	r3, r3, #8
 8011284:	b21a      	sxth	r2, r3
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	781b      	ldrb	r3, [r3, #0]
 801128a:	b21b      	sxth	r3, r3
 801128c:	4313      	orrs	r3, r2
 801128e:	b21b      	sxth	r3, r3
 8011290:	81fb      	strh	r3, [r7, #14]
	return rv;
 8011292:	89fb      	ldrh	r3, [r7, #14]
}
 8011294:	4618      	mov	r0, r3
 8011296:	3714      	adds	r7, #20
 8011298:	46bd      	mov	sp, r7
 801129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801129e:	4770      	bx	lr

080112a0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80112a0:	b480      	push	{r7}
 80112a2:	b085      	sub	sp, #20
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	3303      	adds	r3, #3
 80112ac:	781b      	ldrb	r3, [r3, #0]
 80112ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	021b      	lsls	r3, r3, #8
 80112b4:	687a      	ldr	r2, [r7, #4]
 80112b6:	3202      	adds	r2, #2
 80112b8:	7812      	ldrb	r2, [r2, #0]
 80112ba:	4313      	orrs	r3, r2
 80112bc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	021b      	lsls	r3, r3, #8
 80112c2:	687a      	ldr	r2, [r7, #4]
 80112c4:	3201      	adds	r2, #1
 80112c6:	7812      	ldrb	r2, [r2, #0]
 80112c8:	4313      	orrs	r3, r2
 80112ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	021b      	lsls	r3, r3, #8
 80112d0:	687a      	ldr	r2, [r7, #4]
 80112d2:	7812      	ldrb	r2, [r2, #0]
 80112d4:	4313      	orrs	r3, r2
 80112d6:	60fb      	str	r3, [r7, #12]
	return rv;
 80112d8:	68fb      	ldr	r3, [r7, #12]
}
 80112da:	4618      	mov	r0, r3
 80112dc:	3714      	adds	r7, #20
 80112de:	46bd      	mov	sp, r7
 80112e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112e4:	4770      	bx	lr

080112e6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80112e6:	b480      	push	{r7}
 80112e8:	b083      	sub	sp, #12
 80112ea:	af00      	add	r7, sp, #0
 80112ec:	6078      	str	r0, [r7, #4]
 80112ee:	460b      	mov	r3, r1
 80112f0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	1c5a      	adds	r2, r3, #1
 80112f6:	607a      	str	r2, [r7, #4]
 80112f8:	887a      	ldrh	r2, [r7, #2]
 80112fa:	b2d2      	uxtb	r2, r2
 80112fc:	701a      	strb	r2, [r3, #0]
 80112fe:	887b      	ldrh	r3, [r7, #2]
 8011300:	0a1b      	lsrs	r3, r3, #8
 8011302:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	1c5a      	adds	r2, r3, #1
 8011308:	607a      	str	r2, [r7, #4]
 801130a:	887a      	ldrh	r2, [r7, #2]
 801130c:	b2d2      	uxtb	r2, r2
 801130e:	701a      	strb	r2, [r3, #0]
}
 8011310:	bf00      	nop
 8011312:	370c      	adds	r7, #12
 8011314:	46bd      	mov	sp, r7
 8011316:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131a:	4770      	bx	lr

0801131c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801131c:	b480      	push	{r7}
 801131e:	b083      	sub	sp, #12
 8011320:	af00      	add	r7, sp, #0
 8011322:	6078      	str	r0, [r7, #4]
 8011324:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	1c5a      	adds	r2, r3, #1
 801132a:	607a      	str	r2, [r7, #4]
 801132c:	683a      	ldr	r2, [r7, #0]
 801132e:	b2d2      	uxtb	r2, r2
 8011330:	701a      	strb	r2, [r3, #0]
 8011332:	683b      	ldr	r3, [r7, #0]
 8011334:	0a1b      	lsrs	r3, r3, #8
 8011336:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	1c5a      	adds	r2, r3, #1
 801133c:	607a      	str	r2, [r7, #4]
 801133e:	683a      	ldr	r2, [r7, #0]
 8011340:	b2d2      	uxtb	r2, r2
 8011342:	701a      	strb	r2, [r3, #0]
 8011344:	683b      	ldr	r3, [r7, #0]
 8011346:	0a1b      	lsrs	r3, r3, #8
 8011348:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	1c5a      	adds	r2, r3, #1
 801134e:	607a      	str	r2, [r7, #4]
 8011350:	683a      	ldr	r2, [r7, #0]
 8011352:	b2d2      	uxtb	r2, r2
 8011354:	701a      	strb	r2, [r3, #0]
 8011356:	683b      	ldr	r3, [r7, #0]
 8011358:	0a1b      	lsrs	r3, r3, #8
 801135a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	1c5a      	adds	r2, r3, #1
 8011360:	607a      	str	r2, [r7, #4]
 8011362:	683a      	ldr	r2, [r7, #0]
 8011364:	b2d2      	uxtb	r2, r2
 8011366:	701a      	strb	r2, [r3, #0]
}
 8011368:	bf00      	nop
 801136a:	370c      	adds	r7, #12
 801136c:	46bd      	mov	sp, r7
 801136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011372:	4770      	bx	lr

08011374 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8011374:	b480      	push	{r7}
 8011376:	b087      	sub	sp, #28
 8011378:	af00      	add	r7, sp, #0
 801137a:	60f8      	str	r0, [r7, #12]
 801137c:	60b9      	str	r1, [r7, #8]
 801137e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8011384:	68bb      	ldr	r3, [r7, #8]
 8011386:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d00d      	beq.n	80113aa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801138e:	693a      	ldr	r2, [r7, #16]
 8011390:	1c53      	adds	r3, r2, #1
 8011392:	613b      	str	r3, [r7, #16]
 8011394:	697b      	ldr	r3, [r7, #20]
 8011396:	1c59      	adds	r1, r3, #1
 8011398:	6179      	str	r1, [r7, #20]
 801139a:	7812      	ldrb	r2, [r2, #0]
 801139c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	3b01      	subs	r3, #1
 80113a2:	607b      	str	r3, [r7, #4]
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d1f1      	bne.n	801138e <mem_cpy+0x1a>
	}
}
 80113aa:	bf00      	nop
 80113ac:	371c      	adds	r7, #28
 80113ae:	46bd      	mov	sp, r7
 80113b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b4:	4770      	bx	lr

080113b6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80113b6:	b480      	push	{r7}
 80113b8:	b087      	sub	sp, #28
 80113ba:	af00      	add	r7, sp, #0
 80113bc:	60f8      	str	r0, [r7, #12]
 80113be:	60b9      	str	r1, [r7, #8]
 80113c0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80113c6:	697b      	ldr	r3, [r7, #20]
 80113c8:	1c5a      	adds	r2, r3, #1
 80113ca:	617a      	str	r2, [r7, #20]
 80113cc:	68ba      	ldr	r2, [r7, #8]
 80113ce:	b2d2      	uxtb	r2, r2
 80113d0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	3b01      	subs	r3, #1
 80113d6:	607b      	str	r3, [r7, #4]
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d1f3      	bne.n	80113c6 <mem_set+0x10>
}
 80113de:	bf00      	nop
 80113e0:	371c      	adds	r7, #28
 80113e2:	46bd      	mov	sp, r7
 80113e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e8:	4770      	bx	lr

080113ea <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80113ea:	b480      	push	{r7}
 80113ec:	b089      	sub	sp, #36	; 0x24
 80113ee:	af00      	add	r7, sp, #0
 80113f0:	60f8      	str	r0, [r7, #12]
 80113f2:	60b9      	str	r1, [r7, #8]
 80113f4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	61fb      	str	r3, [r7, #28]
 80113fa:	68bb      	ldr	r3, [r7, #8]
 80113fc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80113fe:	2300      	movs	r3, #0
 8011400:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8011402:	69fb      	ldr	r3, [r7, #28]
 8011404:	1c5a      	adds	r2, r3, #1
 8011406:	61fa      	str	r2, [r7, #28]
 8011408:	781b      	ldrb	r3, [r3, #0]
 801140a:	4619      	mov	r1, r3
 801140c:	69bb      	ldr	r3, [r7, #24]
 801140e:	1c5a      	adds	r2, r3, #1
 8011410:	61ba      	str	r2, [r7, #24]
 8011412:	781b      	ldrb	r3, [r3, #0]
 8011414:	1acb      	subs	r3, r1, r3
 8011416:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	3b01      	subs	r3, #1
 801141c:	607b      	str	r3, [r7, #4]
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d002      	beq.n	801142a <mem_cmp+0x40>
 8011424:	697b      	ldr	r3, [r7, #20]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d0eb      	beq.n	8011402 <mem_cmp+0x18>

	return r;
 801142a:	697b      	ldr	r3, [r7, #20]
}
 801142c:	4618      	mov	r0, r3
 801142e:	3724      	adds	r7, #36	; 0x24
 8011430:	46bd      	mov	sp, r7
 8011432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011436:	4770      	bx	lr

08011438 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8011438:	b480      	push	{r7}
 801143a:	b083      	sub	sp, #12
 801143c:	af00      	add	r7, sp, #0
 801143e:	6078      	str	r0, [r7, #4]
 8011440:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8011442:	e002      	b.n	801144a <chk_chr+0x12>
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	3301      	adds	r3, #1
 8011448:	607b      	str	r3, [r7, #4]
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	781b      	ldrb	r3, [r3, #0]
 801144e:	2b00      	cmp	r3, #0
 8011450:	d005      	beq.n	801145e <chk_chr+0x26>
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	781b      	ldrb	r3, [r3, #0]
 8011456:	461a      	mov	r2, r3
 8011458:	683b      	ldr	r3, [r7, #0]
 801145a:	4293      	cmp	r3, r2
 801145c:	d1f2      	bne.n	8011444 <chk_chr+0xc>
	return *str;
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	781b      	ldrb	r3, [r3, #0]
}
 8011462:	4618      	mov	r0, r3
 8011464:	370c      	adds	r7, #12
 8011466:	46bd      	mov	sp, r7
 8011468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146c:	4770      	bx	lr
	...

08011470 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8011470:	b480      	push	{r7}
 8011472:	b085      	sub	sp, #20
 8011474:	af00      	add	r7, sp, #0
 8011476:	6078      	str	r0, [r7, #4]
 8011478:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 801147a:	2300      	movs	r3, #0
 801147c:	60bb      	str	r3, [r7, #8]
 801147e:	68bb      	ldr	r3, [r7, #8]
 8011480:	60fb      	str	r3, [r7, #12]
 8011482:	e029      	b.n	80114d8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8011484:	4a27      	ldr	r2, [pc, #156]	; (8011524 <chk_lock+0xb4>)
 8011486:	68fb      	ldr	r3, [r7, #12]
 8011488:	011b      	lsls	r3, r3, #4
 801148a:	4413      	add	r3, r2
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d01d      	beq.n	80114ce <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8011492:	4a24      	ldr	r2, [pc, #144]	; (8011524 <chk_lock+0xb4>)
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	011b      	lsls	r3, r3, #4
 8011498:	4413      	add	r3, r2
 801149a:	681a      	ldr	r2, [r3, #0]
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	429a      	cmp	r2, r3
 80114a2:	d116      	bne.n	80114d2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80114a4:	4a1f      	ldr	r2, [pc, #124]	; (8011524 <chk_lock+0xb4>)
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	011b      	lsls	r3, r3, #4
 80114aa:	4413      	add	r3, r2
 80114ac:	3304      	adds	r3, #4
 80114ae:	681a      	ldr	r2, [r3, #0]
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80114b4:	429a      	cmp	r2, r3
 80114b6:	d10c      	bne.n	80114d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80114b8:	4a1a      	ldr	r2, [pc, #104]	; (8011524 <chk_lock+0xb4>)
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	011b      	lsls	r3, r3, #4
 80114be:	4413      	add	r3, r2
 80114c0:	3308      	adds	r3, #8
 80114c2:	681a      	ldr	r2, [r3, #0]
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80114c8:	429a      	cmp	r2, r3
 80114ca:	d102      	bne.n	80114d2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80114cc:	e007      	b.n	80114de <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80114ce:	2301      	movs	r3, #1
 80114d0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	3301      	adds	r3, #1
 80114d6:	60fb      	str	r3, [r7, #12]
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	2b01      	cmp	r3, #1
 80114dc:	d9d2      	bls.n	8011484 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	2b02      	cmp	r3, #2
 80114e2:	d109      	bne.n	80114f8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80114e4:	68bb      	ldr	r3, [r7, #8]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d102      	bne.n	80114f0 <chk_lock+0x80>
 80114ea:	683b      	ldr	r3, [r7, #0]
 80114ec:	2b02      	cmp	r3, #2
 80114ee:	d101      	bne.n	80114f4 <chk_lock+0x84>
 80114f0:	2300      	movs	r3, #0
 80114f2:	e010      	b.n	8011516 <chk_lock+0xa6>
 80114f4:	2312      	movs	r3, #18
 80114f6:	e00e      	b.n	8011516 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80114f8:	683b      	ldr	r3, [r7, #0]
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d108      	bne.n	8011510 <chk_lock+0xa0>
 80114fe:	4a09      	ldr	r2, [pc, #36]	; (8011524 <chk_lock+0xb4>)
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	011b      	lsls	r3, r3, #4
 8011504:	4413      	add	r3, r2
 8011506:	330c      	adds	r3, #12
 8011508:	881b      	ldrh	r3, [r3, #0]
 801150a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801150e:	d101      	bne.n	8011514 <chk_lock+0xa4>
 8011510:	2310      	movs	r3, #16
 8011512:	e000      	b.n	8011516 <chk_lock+0xa6>
 8011514:	2300      	movs	r3, #0
}
 8011516:	4618      	mov	r0, r3
 8011518:	3714      	adds	r7, #20
 801151a:	46bd      	mov	sp, r7
 801151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011520:	4770      	bx	lr
 8011522:	bf00      	nop
 8011524:	200481a4 	.word	0x200481a4

08011528 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8011528:	b480      	push	{r7}
 801152a:	b083      	sub	sp, #12
 801152c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801152e:	2300      	movs	r3, #0
 8011530:	607b      	str	r3, [r7, #4]
 8011532:	e002      	b.n	801153a <enq_lock+0x12>
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	3301      	adds	r3, #1
 8011538:	607b      	str	r3, [r7, #4]
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	2b01      	cmp	r3, #1
 801153e:	d806      	bhi.n	801154e <enq_lock+0x26>
 8011540:	4a09      	ldr	r2, [pc, #36]	; (8011568 <enq_lock+0x40>)
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	011b      	lsls	r3, r3, #4
 8011546:	4413      	add	r3, r2
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d1f2      	bne.n	8011534 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	2b02      	cmp	r3, #2
 8011552:	bf14      	ite	ne
 8011554:	2301      	movne	r3, #1
 8011556:	2300      	moveq	r3, #0
 8011558:	b2db      	uxtb	r3, r3
}
 801155a:	4618      	mov	r0, r3
 801155c:	370c      	adds	r7, #12
 801155e:	46bd      	mov	sp, r7
 8011560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011564:	4770      	bx	lr
 8011566:	bf00      	nop
 8011568:	200481a4 	.word	0x200481a4

0801156c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801156c:	b480      	push	{r7}
 801156e:	b085      	sub	sp, #20
 8011570:	af00      	add	r7, sp, #0
 8011572:	6078      	str	r0, [r7, #4]
 8011574:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8011576:	2300      	movs	r3, #0
 8011578:	60fb      	str	r3, [r7, #12]
 801157a:	e01f      	b.n	80115bc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 801157c:	4a41      	ldr	r2, [pc, #260]	; (8011684 <inc_lock+0x118>)
 801157e:	68fb      	ldr	r3, [r7, #12]
 8011580:	011b      	lsls	r3, r3, #4
 8011582:	4413      	add	r3, r2
 8011584:	681a      	ldr	r2, [r3, #0]
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	429a      	cmp	r2, r3
 801158c:	d113      	bne.n	80115b6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 801158e:	4a3d      	ldr	r2, [pc, #244]	; (8011684 <inc_lock+0x118>)
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	011b      	lsls	r3, r3, #4
 8011594:	4413      	add	r3, r2
 8011596:	3304      	adds	r3, #4
 8011598:	681a      	ldr	r2, [r3, #0]
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 801159e:	429a      	cmp	r2, r3
 80115a0:	d109      	bne.n	80115b6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80115a2:	4a38      	ldr	r2, [pc, #224]	; (8011684 <inc_lock+0x118>)
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	011b      	lsls	r3, r3, #4
 80115a8:	4413      	add	r3, r2
 80115aa:	3308      	adds	r3, #8
 80115ac:	681a      	ldr	r2, [r3, #0]
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80115b2:	429a      	cmp	r2, r3
 80115b4:	d006      	beq.n	80115c4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	3301      	adds	r3, #1
 80115ba:	60fb      	str	r3, [r7, #12]
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	2b01      	cmp	r3, #1
 80115c0:	d9dc      	bls.n	801157c <inc_lock+0x10>
 80115c2:	e000      	b.n	80115c6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80115c4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	2b02      	cmp	r3, #2
 80115ca:	d132      	bne.n	8011632 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80115cc:	2300      	movs	r3, #0
 80115ce:	60fb      	str	r3, [r7, #12]
 80115d0:	e002      	b.n	80115d8 <inc_lock+0x6c>
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	3301      	adds	r3, #1
 80115d6:	60fb      	str	r3, [r7, #12]
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	2b01      	cmp	r3, #1
 80115dc:	d806      	bhi.n	80115ec <inc_lock+0x80>
 80115de:	4a29      	ldr	r2, [pc, #164]	; (8011684 <inc_lock+0x118>)
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	011b      	lsls	r3, r3, #4
 80115e4:	4413      	add	r3, r2
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	2b00      	cmp	r3, #0
 80115ea:	d1f2      	bne.n	80115d2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	2b02      	cmp	r3, #2
 80115f0:	d101      	bne.n	80115f6 <inc_lock+0x8a>
 80115f2:	2300      	movs	r3, #0
 80115f4:	e040      	b.n	8011678 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	681a      	ldr	r2, [r3, #0]
 80115fa:	4922      	ldr	r1, [pc, #136]	; (8011684 <inc_lock+0x118>)
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	011b      	lsls	r3, r3, #4
 8011600:	440b      	add	r3, r1
 8011602:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	689a      	ldr	r2, [r3, #8]
 8011608:	491e      	ldr	r1, [pc, #120]	; (8011684 <inc_lock+0x118>)
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	011b      	lsls	r3, r3, #4
 801160e:	440b      	add	r3, r1
 8011610:	3304      	adds	r3, #4
 8011612:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	695a      	ldr	r2, [r3, #20]
 8011618:	491a      	ldr	r1, [pc, #104]	; (8011684 <inc_lock+0x118>)
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	011b      	lsls	r3, r3, #4
 801161e:	440b      	add	r3, r1
 8011620:	3308      	adds	r3, #8
 8011622:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8011624:	4a17      	ldr	r2, [pc, #92]	; (8011684 <inc_lock+0x118>)
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	011b      	lsls	r3, r3, #4
 801162a:	4413      	add	r3, r2
 801162c:	330c      	adds	r3, #12
 801162e:	2200      	movs	r2, #0
 8011630:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8011632:	683b      	ldr	r3, [r7, #0]
 8011634:	2b00      	cmp	r3, #0
 8011636:	d009      	beq.n	801164c <inc_lock+0xe0>
 8011638:	4a12      	ldr	r2, [pc, #72]	; (8011684 <inc_lock+0x118>)
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	011b      	lsls	r3, r3, #4
 801163e:	4413      	add	r3, r2
 8011640:	330c      	adds	r3, #12
 8011642:	881b      	ldrh	r3, [r3, #0]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d001      	beq.n	801164c <inc_lock+0xe0>
 8011648:	2300      	movs	r3, #0
 801164a:	e015      	b.n	8011678 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 801164c:	683b      	ldr	r3, [r7, #0]
 801164e:	2b00      	cmp	r3, #0
 8011650:	d108      	bne.n	8011664 <inc_lock+0xf8>
 8011652:	4a0c      	ldr	r2, [pc, #48]	; (8011684 <inc_lock+0x118>)
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	011b      	lsls	r3, r3, #4
 8011658:	4413      	add	r3, r2
 801165a:	330c      	adds	r3, #12
 801165c:	881b      	ldrh	r3, [r3, #0]
 801165e:	3301      	adds	r3, #1
 8011660:	b29a      	uxth	r2, r3
 8011662:	e001      	b.n	8011668 <inc_lock+0xfc>
 8011664:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011668:	4906      	ldr	r1, [pc, #24]	; (8011684 <inc_lock+0x118>)
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	011b      	lsls	r3, r3, #4
 801166e:	440b      	add	r3, r1
 8011670:	330c      	adds	r3, #12
 8011672:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	3301      	adds	r3, #1
}
 8011678:	4618      	mov	r0, r3
 801167a:	3714      	adds	r7, #20
 801167c:	46bd      	mov	sp, r7
 801167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011682:	4770      	bx	lr
 8011684:	200481a4 	.word	0x200481a4

08011688 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8011688:	b480      	push	{r7}
 801168a:	b085      	sub	sp, #20
 801168c:	af00      	add	r7, sp, #0
 801168e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	3b01      	subs	r3, #1
 8011694:	607b      	str	r3, [r7, #4]
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	2b01      	cmp	r3, #1
 801169a:	d825      	bhi.n	80116e8 <dec_lock+0x60>
		n = Files[i].ctr;
 801169c:	4a17      	ldr	r2, [pc, #92]	; (80116fc <dec_lock+0x74>)
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	011b      	lsls	r3, r3, #4
 80116a2:	4413      	add	r3, r2
 80116a4:	330c      	adds	r3, #12
 80116a6:	881b      	ldrh	r3, [r3, #0]
 80116a8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80116aa:	89fb      	ldrh	r3, [r7, #14]
 80116ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80116b0:	d101      	bne.n	80116b6 <dec_lock+0x2e>
 80116b2:	2300      	movs	r3, #0
 80116b4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80116b6:	89fb      	ldrh	r3, [r7, #14]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d002      	beq.n	80116c2 <dec_lock+0x3a>
 80116bc:	89fb      	ldrh	r3, [r7, #14]
 80116be:	3b01      	subs	r3, #1
 80116c0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80116c2:	4a0e      	ldr	r2, [pc, #56]	; (80116fc <dec_lock+0x74>)
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	011b      	lsls	r3, r3, #4
 80116c8:	4413      	add	r3, r2
 80116ca:	330c      	adds	r3, #12
 80116cc:	89fa      	ldrh	r2, [r7, #14]
 80116ce:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80116d0:	89fb      	ldrh	r3, [r7, #14]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d105      	bne.n	80116e2 <dec_lock+0x5a>
 80116d6:	4a09      	ldr	r2, [pc, #36]	; (80116fc <dec_lock+0x74>)
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	011b      	lsls	r3, r3, #4
 80116dc:	4413      	add	r3, r2
 80116de:	2200      	movs	r2, #0
 80116e0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80116e2:	2300      	movs	r3, #0
 80116e4:	737b      	strb	r3, [r7, #13]
 80116e6:	e001      	b.n	80116ec <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80116e8:	2302      	movs	r3, #2
 80116ea:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80116ec:	7b7b      	ldrb	r3, [r7, #13]
}
 80116ee:	4618      	mov	r0, r3
 80116f0:	3714      	adds	r7, #20
 80116f2:	46bd      	mov	sp, r7
 80116f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116f8:	4770      	bx	lr
 80116fa:	bf00      	nop
 80116fc:	200481a4 	.word	0x200481a4

08011700 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011700:	b480      	push	{r7}
 8011702:	b085      	sub	sp, #20
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8011708:	2300      	movs	r3, #0
 801170a:	60fb      	str	r3, [r7, #12]
 801170c:	e010      	b.n	8011730 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801170e:	4a0d      	ldr	r2, [pc, #52]	; (8011744 <clear_lock+0x44>)
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	011b      	lsls	r3, r3, #4
 8011714:	4413      	add	r3, r2
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	687a      	ldr	r2, [r7, #4]
 801171a:	429a      	cmp	r2, r3
 801171c:	d105      	bne.n	801172a <clear_lock+0x2a>
 801171e:	4a09      	ldr	r2, [pc, #36]	; (8011744 <clear_lock+0x44>)
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	011b      	lsls	r3, r3, #4
 8011724:	4413      	add	r3, r2
 8011726:	2200      	movs	r2, #0
 8011728:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	3301      	adds	r3, #1
 801172e:	60fb      	str	r3, [r7, #12]
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	2b01      	cmp	r3, #1
 8011734:	d9eb      	bls.n	801170e <clear_lock+0xe>
	}
}
 8011736:	bf00      	nop
 8011738:	3714      	adds	r7, #20
 801173a:	46bd      	mov	sp, r7
 801173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011740:	4770      	bx	lr
 8011742:	bf00      	nop
 8011744:	200481a4 	.word	0x200481a4

08011748 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b086      	sub	sp, #24
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011750:	2300      	movs	r3, #0
 8011752:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	78db      	ldrb	r3, [r3, #3]
 8011758:	2b00      	cmp	r3, #0
 801175a:	d034      	beq.n	80117c6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011760:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	7858      	ldrb	r0, [r3, #1]
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801176c:	2301      	movs	r3, #1
 801176e:	697a      	ldr	r2, [r7, #20]
 8011770:	f7ff fd40 	bl	80111f4 <disk_write>
 8011774:	4603      	mov	r3, r0
 8011776:	2b00      	cmp	r3, #0
 8011778:	d002      	beq.n	8011780 <sync_window+0x38>
			res = FR_DISK_ERR;
 801177a:	2301      	movs	r3, #1
 801177c:	73fb      	strb	r3, [r7, #15]
 801177e:	e022      	b.n	80117c6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	2200      	movs	r2, #0
 8011784:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801178a:	697a      	ldr	r2, [r7, #20]
 801178c:	1ad2      	subs	r2, r2, r3
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	6a1b      	ldr	r3, [r3, #32]
 8011792:	429a      	cmp	r2, r3
 8011794:	d217      	bcs.n	80117c6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	789b      	ldrb	r3, [r3, #2]
 801179a:	613b      	str	r3, [r7, #16]
 801179c:	e010      	b.n	80117c0 <sync_window+0x78>
					wsect += fs->fsize;
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	6a1b      	ldr	r3, [r3, #32]
 80117a2:	697a      	ldr	r2, [r7, #20]
 80117a4:	4413      	add	r3, r2
 80117a6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	7858      	ldrb	r0, [r3, #1]
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80117b2:	2301      	movs	r3, #1
 80117b4:	697a      	ldr	r2, [r7, #20]
 80117b6:	f7ff fd1d 	bl	80111f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80117ba:	693b      	ldr	r3, [r7, #16]
 80117bc:	3b01      	subs	r3, #1
 80117be:	613b      	str	r3, [r7, #16]
 80117c0:	693b      	ldr	r3, [r7, #16]
 80117c2:	2b01      	cmp	r3, #1
 80117c4:	d8eb      	bhi.n	801179e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80117c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80117c8:	4618      	mov	r0, r3
 80117ca:	3718      	adds	r7, #24
 80117cc:	46bd      	mov	sp, r7
 80117ce:	bd80      	pop	{r7, pc}

080117d0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b084      	sub	sp, #16
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	6078      	str	r0, [r7, #4]
 80117d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80117da:	2300      	movs	r3, #0
 80117dc:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80117e2:	683a      	ldr	r2, [r7, #0]
 80117e4:	429a      	cmp	r2, r3
 80117e6:	d01b      	beq.n	8011820 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80117e8:	6878      	ldr	r0, [r7, #4]
 80117ea:	f7ff ffad 	bl	8011748 <sync_window>
 80117ee:	4603      	mov	r3, r0
 80117f0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80117f2:	7bfb      	ldrb	r3, [r7, #15]
 80117f4:	2b00      	cmp	r3, #0
 80117f6:	d113      	bne.n	8011820 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	7858      	ldrb	r0, [r3, #1]
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011802:	2301      	movs	r3, #1
 8011804:	683a      	ldr	r2, [r7, #0]
 8011806:	f7ff fcd5 	bl	80111b4 <disk_read>
 801180a:	4603      	mov	r3, r0
 801180c:	2b00      	cmp	r3, #0
 801180e:	d004      	beq.n	801181a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011810:	f04f 33ff 	mov.w	r3, #4294967295
 8011814:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8011816:	2301      	movs	r3, #1
 8011818:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	683a      	ldr	r2, [r7, #0]
 801181e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8011820:	7bfb      	ldrb	r3, [r7, #15]
}
 8011822:	4618      	mov	r0, r3
 8011824:	3710      	adds	r7, #16
 8011826:	46bd      	mov	sp, r7
 8011828:	bd80      	pop	{r7, pc}
	...

0801182c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 801182c:	b580      	push	{r7, lr}
 801182e:	b084      	sub	sp, #16
 8011830:	af00      	add	r7, sp, #0
 8011832:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011834:	6878      	ldr	r0, [r7, #4]
 8011836:	f7ff ff87 	bl	8011748 <sync_window>
 801183a:	4603      	mov	r3, r0
 801183c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801183e:	7bfb      	ldrb	r3, [r7, #15]
 8011840:	2b00      	cmp	r3, #0
 8011842:	d159      	bne.n	80118f8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	781b      	ldrb	r3, [r3, #0]
 8011848:	2b03      	cmp	r3, #3
 801184a:	d149      	bne.n	80118e0 <sync_fs+0xb4>
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	791b      	ldrb	r3, [r3, #4]
 8011850:	2b01      	cmp	r3, #1
 8011852:	d145      	bne.n	80118e0 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	f103 0038 	add.w	r0, r3, #56	; 0x38
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	899b      	ldrh	r3, [r3, #12]
 801185e:	461a      	mov	r2, r3
 8011860:	2100      	movs	r1, #0
 8011862:	f7ff fda8 	bl	80113b6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	3338      	adds	r3, #56	; 0x38
 801186a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801186e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8011872:	4618      	mov	r0, r3
 8011874:	f7ff fd37 	bl	80112e6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	3338      	adds	r3, #56	; 0x38
 801187c:	4921      	ldr	r1, [pc, #132]	; (8011904 <sync_fs+0xd8>)
 801187e:	4618      	mov	r0, r3
 8011880:	f7ff fd4c 	bl	801131c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	3338      	adds	r3, #56	; 0x38
 8011888:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801188c:	491e      	ldr	r1, [pc, #120]	; (8011908 <sync_fs+0xdc>)
 801188e:	4618      	mov	r0, r3
 8011890:	f7ff fd44 	bl	801131c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	3338      	adds	r3, #56	; 0x38
 8011898:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	695b      	ldr	r3, [r3, #20]
 80118a0:	4619      	mov	r1, r3
 80118a2:	4610      	mov	r0, r2
 80118a4:	f7ff fd3a 	bl	801131c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	3338      	adds	r3, #56	; 0x38
 80118ac:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	691b      	ldr	r3, [r3, #16]
 80118b4:	4619      	mov	r1, r3
 80118b6:	4610      	mov	r0, r2
 80118b8:	f7ff fd30 	bl	801131c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80118c0:	1c5a      	adds	r2, r3, #1
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	7858      	ldrb	r0, [r3, #1]
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80118d4:	2301      	movs	r3, #1
 80118d6:	f7ff fc8d 	bl	80111f4 <disk_write>
			fs->fsi_flag = 0;
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	2200      	movs	r2, #0
 80118de:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	785b      	ldrb	r3, [r3, #1]
 80118e4:	2200      	movs	r2, #0
 80118e6:	2100      	movs	r1, #0
 80118e8:	4618      	mov	r0, r3
 80118ea:	f7ff fca3 	bl	8011234 <disk_ioctl>
 80118ee:	4603      	mov	r3, r0
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d001      	beq.n	80118f8 <sync_fs+0xcc>
 80118f4:	2301      	movs	r3, #1
 80118f6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80118f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80118fa:	4618      	mov	r0, r3
 80118fc:	3710      	adds	r7, #16
 80118fe:	46bd      	mov	sp, r7
 8011900:	bd80      	pop	{r7, pc}
 8011902:	bf00      	nop
 8011904:	41615252 	.word	0x41615252
 8011908:	61417272 	.word	0x61417272

0801190c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 801190c:	b480      	push	{r7}
 801190e:	b083      	sub	sp, #12
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
 8011914:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8011916:	683b      	ldr	r3, [r7, #0]
 8011918:	3b02      	subs	r3, #2
 801191a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	69db      	ldr	r3, [r3, #28]
 8011920:	3b02      	subs	r3, #2
 8011922:	683a      	ldr	r2, [r7, #0]
 8011924:	429a      	cmp	r2, r3
 8011926:	d301      	bcc.n	801192c <clust2sect+0x20>
 8011928:	2300      	movs	r3, #0
 801192a:	e008      	b.n	801193e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	895b      	ldrh	r3, [r3, #10]
 8011930:	461a      	mov	r2, r3
 8011932:	683b      	ldr	r3, [r7, #0]
 8011934:	fb03 f202 	mul.w	r2, r3, r2
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801193c:	4413      	add	r3, r2
}
 801193e:	4618      	mov	r0, r3
 8011940:	370c      	adds	r7, #12
 8011942:	46bd      	mov	sp, r7
 8011944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011948:	4770      	bx	lr

0801194a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801194a:	b580      	push	{r7, lr}
 801194c:	b086      	sub	sp, #24
 801194e:	af00      	add	r7, sp, #0
 8011950:	6078      	str	r0, [r7, #4]
 8011952:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801195a:	683b      	ldr	r3, [r7, #0]
 801195c:	2b01      	cmp	r3, #1
 801195e:	d904      	bls.n	801196a <get_fat+0x20>
 8011960:	693b      	ldr	r3, [r7, #16]
 8011962:	69db      	ldr	r3, [r3, #28]
 8011964:	683a      	ldr	r2, [r7, #0]
 8011966:	429a      	cmp	r2, r3
 8011968:	d302      	bcc.n	8011970 <get_fat+0x26>
		val = 1;	/* Internal error */
 801196a:	2301      	movs	r3, #1
 801196c:	617b      	str	r3, [r7, #20]
 801196e:	e0b7      	b.n	8011ae0 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8011970:	f04f 33ff 	mov.w	r3, #4294967295
 8011974:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8011976:	693b      	ldr	r3, [r7, #16]
 8011978:	781b      	ldrb	r3, [r3, #0]
 801197a:	2b02      	cmp	r3, #2
 801197c:	d05a      	beq.n	8011a34 <get_fat+0xea>
 801197e:	2b03      	cmp	r3, #3
 8011980:	d07d      	beq.n	8011a7e <get_fat+0x134>
 8011982:	2b01      	cmp	r3, #1
 8011984:	f040 80a2 	bne.w	8011acc <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	60fb      	str	r3, [r7, #12]
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	085b      	lsrs	r3, r3, #1
 8011990:	68fa      	ldr	r2, [r7, #12]
 8011992:	4413      	add	r3, r2
 8011994:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011996:	693b      	ldr	r3, [r7, #16]
 8011998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801199a:	693b      	ldr	r3, [r7, #16]
 801199c:	899b      	ldrh	r3, [r3, #12]
 801199e:	4619      	mov	r1, r3
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80119a6:	4413      	add	r3, r2
 80119a8:	4619      	mov	r1, r3
 80119aa:	6938      	ldr	r0, [r7, #16]
 80119ac:	f7ff ff10 	bl	80117d0 <move_window>
 80119b0:	4603      	mov	r3, r0
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	f040 808d 	bne.w	8011ad2 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 80119b8:	68fb      	ldr	r3, [r7, #12]
 80119ba:	1c5a      	adds	r2, r3, #1
 80119bc:	60fa      	str	r2, [r7, #12]
 80119be:	693a      	ldr	r2, [r7, #16]
 80119c0:	8992      	ldrh	r2, [r2, #12]
 80119c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80119c6:	fb02 f201 	mul.w	r2, r2, r1
 80119ca:	1a9b      	subs	r3, r3, r2
 80119cc:	693a      	ldr	r2, [r7, #16]
 80119ce:	4413      	add	r3, r2
 80119d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80119d4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80119d6:	693b      	ldr	r3, [r7, #16]
 80119d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80119da:	693b      	ldr	r3, [r7, #16]
 80119dc:	899b      	ldrh	r3, [r3, #12]
 80119de:	4619      	mov	r1, r3
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80119e6:	4413      	add	r3, r2
 80119e8:	4619      	mov	r1, r3
 80119ea:	6938      	ldr	r0, [r7, #16]
 80119ec:	f7ff fef0 	bl	80117d0 <move_window>
 80119f0:	4603      	mov	r3, r0
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d16f      	bne.n	8011ad6 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80119f6:	693b      	ldr	r3, [r7, #16]
 80119f8:	899b      	ldrh	r3, [r3, #12]
 80119fa:	461a      	mov	r2, r3
 80119fc:	68fb      	ldr	r3, [r7, #12]
 80119fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a02:	fb02 f201 	mul.w	r2, r2, r1
 8011a06:	1a9b      	subs	r3, r3, r2
 8011a08:	693a      	ldr	r2, [r7, #16]
 8011a0a:	4413      	add	r3, r2
 8011a0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8011a10:	021b      	lsls	r3, r3, #8
 8011a12:	461a      	mov	r2, r3
 8011a14:	68bb      	ldr	r3, [r7, #8]
 8011a16:	4313      	orrs	r3, r2
 8011a18:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011a1a:	683b      	ldr	r3, [r7, #0]
 8011a1c:	f003 0301 	and.w	r3, r3, #1
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d002      	beq.n	8011a2a <get_fat+0xe0>
 8011a24:	68bb      	ldr	r3, [r7, #8]
 8011a26:	091b      	lsrs	r3, r3, #4
 8011a28:	e002      	b.n	8011a30 <get_fat+0xe6>
 8011a2a:	68bb      	ldr	r3, [r7, #8]
 8011a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011a30:	617b      	str	r3, [r7, #20]
			break;
 8011a32:	e055      	b.n	8011ae0 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011a34:	693b      	ldr	r3, [r7, #16]
 8011a36:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011a38:	693b      	ldr	r3, [r7, #16]
 8011a3a:	899b      	ldrh	r3, [r3, #12]
 8011a3c:	085b      	lsrs	r3, r3, #1
 8011a3e:	b29b      	uxth	r3, r3
 8011a40:	4619      	mov	r1, r3
 8011a42:	683b      	ldr	r3, [r7, #0]
 8011a44:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a48:	4413      	add	r3, r2
 8011a4a:	4619      	mov	r1, r3
 8011a4c:	6938      	ldr	r0, [r7, #16]
 8011a4e:	f7ff febf 	bl	80117d0 <move_window>
 8011a52:	4603      	mov	r3, r0
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d140      	bne.n	8011ada <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011a58:	693b      	ldr	r3, [r7, #16]
 8011a5a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011a5e:	683b      	ldr	r3, [r7, #0]
 8011a60:	005b      	lsls	r3, r3, #1
 8011a62:	693a      	ldr	r2, [r7, #16]
 8011a64:	8992      	ldrh	r2, [r2, #12]
 8011a66:	fbb3 f0f2 	udiv	r0, r3, r2
 8011a6a:	fb02 f200 	mul.w	r2, r2, r0
 8011a6e:	1a9b      	subs	r3, r3, r2
 8011a70:	440b      	add	r3, r1
 8011a72:	4618      	mov	r0, r3
 8011a74:	f7ff fbfc 	bl	8011270 <ld_word>
 8011a78:	4603      	mov	r3, r0
 8011a7a:	617b      	str	r3, [r7, #20]
			break;
 8011a7c:	e030      	b.n	8011ae0 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011a7e:	693b      	ldr	r3, [r7, #16]
 8011a80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011a82:	693b      	ldr	r3, [r7, #16]
 8011a84:	899b      	ldrh	r3, [r3, #12]
 8011a86:	089b      	lsrs	r3, r3, #2
 8011a88:	b29b      	uxth	r3, r3
 8011a8a:	4619      	mov	r1, r3
 8011a8c:	683b      	ldr	r3, [r7, #0]
 8011a8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a92:	4413      	add	r3, r2
 8011a94:	4619      	mov	r1, r3
 8011a96:	6938      	ldr	r0, [r7, #16]
 8011a98:	f7ff fe9a 	bl	80117d0 <move_window>
 8011a9c:	4603      	mov	r3, r0
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d11d      	bne.n	8011ade <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8011aa2:	693b      	ldr	r3, [r7, #16]
 8011aa4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011aa8:	683b      	ldr	r3, [r7, #0]
 8011aaa:	009b      	lsls	r3, r3, #2
 8011aac:	693a      	ldr	r2, [r7, #16]
 8011aae:	8992      	ldrh	r2, [r2, #12]
 8011ab0:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ab4:	fb02 f200 	mul.w	r2, r2, r0
 8011ab8:	1a9b      	subs	r3, r3, r2
 8011aba:	440b      	add	r3, r1
 8011abc:	4618      	mov	r0, r3
 8011abe:	f7ff fbef 	bl	80112a0 <ld_dword>
 8011ac2:	4603      	mov	r3, r0
 8011ac4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011ac8:	617b      	str	r3, [r7, #20]
			break;
 8011aca:	e009      	b.n	8011ae0 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011acc:	2301      	movs	r3, #1
 8011ace:	617b      	str	r3, [r7, #20]
 8011ad0:	e006      	b.n	8011ae0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ad2:	bf00      	nop
 8011ad4:	e004      	b.n	8011ae0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011ad6:	bf00      	nop
 8011ad8:	e002      	b.n	8011ae0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011ada:	bf00      	nop
 8011adc:	e000      	b.n	8011ae0 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011ade:	bf00      	nop
		}
	}

	return val;
 8011ae0:	697b      	ldr	r3, [r7, #20]
}
 8011ae2:	4618      	mov	r0, r3
 8011ae4:	3718      	adds	r7, #24
 8011ae6:	46bd      	mov	sp, r7
 8011ae8:	bd80      	pop	{r7, pc}

08011aea <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011aea:	b590      	push	{r4, r7, lr}
 8011aec:	b089      	sub	sp, #36	; 0x24
 8011aee:	af00      	add	r7, sp, #0
 8011af0:	60f8      	str	r0, [r7, #12]
 8011af2:	60b9      	str	r1, [r7, #8]
 8011af4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011af6:	2302      	movs	r3, #2
 8011af8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011afa:	68bb      	ldr	r3, [r7, #8]
 8011afc:	2b01      	cmp	r3, #1
 8011afe:	f240 8106 	bls.w	8011d0e <put_fat+0x224>
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	69db      	ldr	r3, [r3, #28]
 8011b06:	68ba      	ldr	r2, [r7, #8]
 8011b08:	429a      	cmp	r2, r3
 8011b0a:	f080 8100 	bcs.w	8011d0e <put_fat+0x224>
		switch (fs->fs_type) {
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	781b      	ldrb	r3, [r3, #0]
 8011b12:	2b02      	cmp	r3, #2
 8011b14:	f000 8088 	beq.w	8011c28 <put_fat+0x13e>
 8011b18:	2b03      	cmp	r3, #3
 8011b1a:	f000 80b0 	beq.w	8011c7e <put_fat+0x194>
 8011b1e:	2b01      	cmp	r3, #1
 8011b20:	f040 80f5 	bne.w	8011d0e <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	61bb      	str	r3, [r7, #24]
 8011b28:	69bb      	ldr	r3, [r7, #24]
 8011b2a:	085b      	lsrs	r3, r3, #1
 8011b2c:	69ba      	ldr	r2, [r7, #24]
 8011b2e:	4413      	add	r3, r2
 8011b30:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	899b      	ldrh	r3, [r3, #12]
 8011b3a:	4619      	mov	r1, r3
 8011b3c:	69bb      	ldr	r3, [r7, #24]
 8011b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011b42:	4413      	add	r3, r2
 8011b44:	4619      	mov	r1, r3
 8011b46:	68f8      	ldr	r0, [r7, #12]
 8011b48:	f7ff fe42 	bl	80117d0 <move_window>
 8011b4c:	4603      	mov	r3, r0
 8011b4e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011b50:	7ffb      	ldrb	r3, [r7, #31]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	f040 80d4 	bne.w	8011d00 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8011b58:	68fb      	ldr	r3, [r7, #12]
 8011b5a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b5e:	69bb      	ldr	r3, [r7, #24]
 8011b60:	1c5a      	adds	r2, r3, #1
 8011b62:	61ba      	str	r2, [r7, #24]
 8011b64:	68fa      	ldr	r2, [r7, #12]
 8011b66:	8992      	ldrh	r2, [r2, #12]
 8011b68:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b6c:	fb02 f200 	mul.w	r2, r2, r0
 8011b70:	1a9b      	subs	r3, r3, r2
 8011b72:	440b      	add	r3, r1
 8011b74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011b76:	68bb      	ldr	r3, [r7, #8]
 8011b78:	f003 0301 	and.w	r3, r3, #1
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d00d      	beq.n	8011b9c <put_fat+0xb2>
 8011b80:	697b      	ldr	r3, [r7, #20]
 8011b82:	781b      	ldrb	r3, [r3, #0]
 8011b84:	b25b      	sxtb	r3, r3
 8011b86:	f003 030f 	and.w	r3, r3, #15
 8011b8a:	b25a      	sxtb	r2, r3
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	b2db      	uxtb	r3, r3
 8011b90:	011b      	lsls	r3, r3, #4
 8011b92:	b25b      	sxtb	r3, r3
 8011b94:	4313      	orrs	r3, r2
 8011b96:	b25b      	sxtb	r3, r3
 8011b98:	b2db      	uxtb	r3, r3
 8011b9a:	e001      	b.n	8011ba0 <put_fat+0xb6>
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	b2db      	uxtb	r3, r3
 8011ba0:	697a      	ldr	r2, [r7, #20]
 8011ba2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	2201      	movs	r2, #1
 8011ba8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	899b      	ldrh	r3, [r3, #12]
 8011bb2:	4619      	mov	r1, r3
 8011bb4:	69bb      	ldr	r3, [r7, #24]
 8011bb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8011bba:	4413      	add	r3, r2
 8011bbc:	4619      	mov	r1, r3
 8011bbe:	68f8      	ldr	r0, [r7, #12]
 8011bc0:	f7ff fe06 	bl	80117d0 <move_window>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011bc8:	7ffb      	ldrb	r3, [r7, #31]
 8011bca:	2b00      	cmp	r3, #0
 8011bcc:	f040 809a 	bne.w	8011d04 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011bd6:	68fb      	ldr	r3, [r7, #12]
 8011bd8:	899b      	ldrh	r3, [r3, #12]
 8011bda:	461a      	mov	r2, r3
 8011bdc:	69bb      	ldr	r3, [r7, #24]
 8011bde:	fbb3 f0f2 	udiv	r0, r3, r2
 8011be2:	fb02 f200 	mul.w	r2, r2, r0
 8011be6:	1a9b      	subs	r3, r3, r2
 8011be8:	440b      	add	r3, r1
 8011bea:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011bec:	68bb      	ldr	r3, [r7, #8]
 8011bee:	f003 0301 	and.w	r3, r3, #1
 8011bf2:	2b00      	cmp	r3, #0
 8011bf4:	d003      	beq.n	8011bfe <put_fat+0x114>
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	091b      	lsrs	r3, r3, #4
 8011bfa:	b2db      	uxtb	r3, r3
 8011bfc:	e00e      	b.n	8011c1c <put_fat+0x132>
 8011bfe:	697b      	ldr	r3, [r7, #20]
 8011c00:	781b      	ldrb	r3, [r3, #0]
 8011c02:	b25b      	sxtb	r3, r3
 8011c04:	f023 030f 	bic.w	r3, r3, #15
 8011c08:	b25a      	sxtb	r2, r3
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	0a1b      	lsrs	r3, r3, #8
 8011c0e:	b25b      	sxtb	r3, r3
 8011c10:	f003 030f 	and.w	r3, r3, #15
 8011c14:	b25b      	sxtb	r3, r3
 8011c16:	4313      	orrs	r3, r2
 8011c18:	b25b      	sxtb	r3, r3
 8011c1a:	b2db      	uxtb	r3, r3
 8011c1c:	697a      	ldr	r2, [r7, #20]
 8011c1e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011c20:	68fb      	ldr	r3, [r7, #12]
 8011c22:	2201      	movs	r2, #1
 8011c24:	70da      	strb	r2, [r3, #3]
			break;
 8011c26:	e072      	b.n	8011d0e <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	899b      	ldrh	r3, [r3, #12]
 8011c30:	085b      	lsrs	r3, r3, #1
 8011c32:	b29b      	uxth	r3, r3
 8011c34:	4619      	mov	r1, r3
 8011c36:	68bb      	ldr	r3, [r7, #8]
 8011c38:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c3c:	4413      	add	r3, r2
 8011c3e:	4619      	mov	r1, r3
 8011c40:	68f8      	ldr	r0, [r7, #12]
 8011c42:	f7ff fdc5 	bl	80117d0 <move_window>
 8011c46:	4603      	mov	r3, r0
 8011c48:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011c4a:	7ffb      	ldrb	r3, [r7, #31]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d15b      	bne.n	8011d08 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011c50:	68fb      	ldr	r3, [r7, #12]
 8011c52:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	005b      	lsls	r3, r3, #1
 8011c5a:	68fa      	ldr	r2, [r7, #12]
 8011c5c:	8992      	ldrh	r2, [r2, #12]
 8011c5e:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c62:	fb02 f200 	mul.w	r2, r2, r0
 8011c66:	1a9b      	subs	r3, r3, r2
 8011c68:	440b      	add	r3, r1
 8011c6a:	687a      	ldr	r2, [r7, #4]
 8011c6c:	b292      	uxth	r2, r2
 8011c6e:	4611      	mov	r1, r2
 8011c70:	4618      	mov	r0, r3
 8011c72:	f7ff fb38 	bl	80112e6 <st_word>
			fs->wflag = 1;
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	2201      	movs	r2, #1
 8011c7a:	70da      	strb	r2, [r3, #3]
			break;
 8011c7c:	e047      	b.n	8011d0e <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011c7e:	68fb      	ldr	r3, [r7, #12]
 8011c80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	899b      	ldrh	r3, [r3, #12]
 8011c86:	089b      	lsrs	r3, r3, #2
 8011c88:	b29b      	uxth	r3, r3
 8011c8a:	4619      	mov	r1, r3
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c92:	4413      	add	r3, r2
 8011c94:	4619      	mov	r1, r3
 8011c96:	68f8      	ldr	r0, [r7, #12]
 8011c98:	f7ff fd9a 	bl	80117d0 <move_window>
 8011c9c:	4603      	mov	r3, r0
 8011c9e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011ca0:	7ffb      	ldrb	r3, [r7, #31]
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d132      	bne.n	8011d0c <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011cb2:	68bb      	ldr	r3, [r7, #8]
 8011cb4:	009b      	lsls	r3, r3, #2
 8011cb6:	68fa      	ldr	r2, [r7, #12]
 8011cb8:	8992      	ldrh	r2, [r2, #12]
 8011cba:	fbb3 f0f2 	udiv	r0, r3, r2
 8011cbe:	fb02 f200 	mul.w	r2, r2, r0
 8011cc2:	1a9b      	subs	r3, r3, r2
 8011cc4:	440b      	add	r3, r1
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	f7ff faea 	bl	80112a0 <ld_dword>
 8011ccc:	4603      	mov	r3, r0
 8011cce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011cd2:	4323      	orrs	r3, r4
 8011cd4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011cdc:	68bb      	ldr	r3, [r7, #8]
 8011cde:	009b      	lsls	r3, r3, #2
 8011ce0:	68fa      	ldr	r2, [r7, #12]
 8011ce2:	8992      	ldrh	r2, [r2, #12]
 8011ce4:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ce8:	fb02 f200 	mul.w	r2, r2, r0
 8011cec:	1a9b      	subs	r3, r3, r2
 8011cee:	440b      	add	r3, r1
 8011cf0:	6879      	ldr	r1, [r7, #4]
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	f7ff fb12 	bl	801131c <st_dword>
			fs->wflag = 1;
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	2201      	movs	r2, #1
 8011cfc:	70da      	strb	r2, [r3, #3]
			break;
 8011cfe:	e006      	b.n	8011d0e <put_fat+0x224>
			if (res != FR_OK) break;
 8011d00:	bf00      	nop
 8011d02:	e004      	b.n	8011d0e <put_fat+0x224>
			if (res != FR_OK) break;
 8011d04:	bf00      	nop
 8011d06:	e002      	b.n	8011d0e <put_fat+0x224>
			if (res != FR_OK) break;
 8011d08:	bf00      	nop
 8011d0a:	e000      	b.n	8011d0e <put_fat+0x224>
			if (res != FR_OK) break;
 8011d0c:	bf00      	nop
		}
	}
	return res;
 8011d0e:	7ffb      	ldrb	r3, [r7, #31]
}
 8011d10:	4618      	mov	r0, r3
 8011d12:	3724      	adds	r7, #36	; 0x24
 8011d14:	46bd      	mov	sp, r7
 8011d16:	bd90      	pop	{r4, r7, pc}

08011d18 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b088      	sub	sp, #32
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	60f8      	str	r0, [r7, #12]
 8011d20:	60b9      	str	r1, [r7, #8]
 8011d22:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011d24:	2300      	movs	r3, #0
 8011d26:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011d2e:	68bb      	ldr	r3, [r7, #8]
 8011d30:	2b01      	cmp	r3, #1
 8011d32:	d904      	bls.n	8011d3e <remove_chain+0x26>
 8011d34:	69bb      	ldr	r3, [r7, #24]
 8011d36:	69db      	ldr	r3, [r3, #28]
 8011d38:	68ba      	ldr	r2, [r7, #8]
 8011d3a:	429a      	cmp	r2, r3
 8011d3c:	d301      	bcc.n	8011d42 <remove_chain+0x2a>
 8011d3e:	2302      	movs	r3, #2
 8011d40:	e04b      	b.n	8011dda <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d00c      	beq.n	8011d62 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011d48:	f04f 32ff 	mov.w	r2, #4294967295
 8011d4c:	6879      	ldr	r1, [r7, #4]
 8011d4e:	69b8      	ldr	r0, [r7, #24]
 8011d50:	f7ff fecb 	bl	8011aea <put_fat>
 8011d54:	4603      	mov	r3, r0
 8011d56:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011d58:	7ffb      	ldrb	r3, [r7, #31]
 8011d5a:	2b00      	cmp	r3, #0
 8011d5c:	d001      	beq.n	8011d62 <remove_chain+0x4a>
 8011d5e:	7ffb      	ldrb	r3, [r7, #31]
 8011d60:	e03b      	b.n	8011dda <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011d62:	68b9      	ldr	r1, [r7, #8]
 8011d64:	68f8      	ldr	r0, [r7, #12]
 8011d66:	f7ff fdf0 	bl	801194a <get_fat>
 8011d6a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8011d6c:	697b      	ldr	r3, [r7, #20]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d031      	beq.n	8011dd6 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011d72:	697b      	ldr	r3, [r7, #20]
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d101      	bne.n	8011d7c <remove_chain+0x64>
 8011d78:	2302      	movs	r3, #2
 8011d7a:	e02e      	b.n	8011dda <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8011d7c:	697b      	ldr	r3, [r7, #20]
 8011d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d82:	d101      	bne.n	8011d88 <remove_chain+0x70>
 8011d84:	2301      	movs	r3, #1
 8011d86:	e028      	b.n	8011dda <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011d88:	2200      	movs	r2, #0
 8011d8a:	68b9      	ldr	r1, [r7, #8]
 8011d8c:	69b8      	ldr	r0, [r7, #24]
 8011d8e:	f7ff feac 	bl	8011aea <put_fat>
 8011d92:	4603      	mov	r3, r0
 8011d94:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011d96:	7ffb      	ldrb	r3, [r7, #31]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d001      	beq.n	8011da0 <remove_chain+0x88>
 8011d9c:	7ffb      	ldrb	r3, [r7, #31]
 8011d9e:	e01c      	b.n	8011dda <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011da0:	69bb      	ldr	r3, [r7, #24]
 8011da2:	695a      	ldr	r2, [r3, #20]
 8011da4:	69bb      	ldr	r3, [r7, #24]
 8011da6:	69db      	ldr	r3, [r3, #28]
 8011da8:	3b02      	subs	r3, #2
 8011daa:	429a      	cmp	r2, r3
 8011dac:	d20b      	bcs.n	8011dc6 <remove_chain+0xae>
			fs->free_clst++;
 8011dae:	69bb      	ldr	r3, [r7, #24]
 8011db0:	695b      	ldr	r3, [r3, #20]
 8011db2:	1c5a      	adds	r2, r3, #1
 8011db4:	69bb      	ldr	r3, [r7, #24]
 8011db6:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011db8:	69bb      	ldr	r3, [r7, #24]
 8011dba:	791b      	ldrb	r3, [r3, #4]
 8011dbc:	f043 0301 	orr.w	r3, r3, #1
 8011dc0:	b2da      	uxtb	r2, r3
 8011dc2:	69bb      	ldr	r3, [r7, #24]
 8011dc4:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011dc6:	697b      	ldr	r3, [r7, #20]
 8011dc8:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011dca:	69bb      	ldr	r3, [r7, #24]
 8011dcc:	69db      	ldr	r3, [r3, #28]
 8011dce:	68ba      	ldr	r2, [r7, #8]
 8011dd0:	429a      	cmp	r2, r3
 8011dd2:	d3c6      	bcc.n	8011d62 <remove_chain+0x4a>
 8011dd4:	e000      	b.n	8011dd8 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011dd6:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011dd8:	2300      	movs	r3, #0
}
 8011dda:	4618      	mov	r0, r3
 8011ddc:	3720      	adds	r7, #32
 8011dde:	46bd      	mov	sp, r7
 8011de0:	bd80      	pop	{r7, pc}

08011de2 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011de2:	b580      	push	{r7, lr}
 8011de4:	b088      	sub	sp, #32
 8011de6:	af00      	add	r7, sp, #0
 8011de8:	6078      	str	r0, [r7, #4]
 8011dea:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8011df2:	683b      	ldr	r3, [r7, #0]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d10d      	bne.n	8011e14 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8011df8:	693b      	ldr	r3, [r7, #16]
 8011dfa:	691b      	ldr	r3, [r3, #16]
 8011dfc:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8011dfe:	69bb      	ldr	r3, [r7, #24]
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d004      	beq.n	8011e0e <create_chain+0x2c>
 8011e04:	693b      	ldr	r3, [r7, #16]
 8011e06:	69db      	ldr	r3, [r3, #28]
 8011e08:	69ba      	ldr	r2, [r7, #24]
 8011e0a:	429a      	cmp	r2, r3
 8011e0c:	d31b      	bcc.n	8011e46 <create_chain+0x64>
 8011e0e:	2301      	movs	r3, #1
 8011e10:	61bb      	str	r3, [r7, #24]
 8011e12:	e018      	b.n	8011e46 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8011e14:	6839      	ldr	r1, [r7, #0]
 8011e16:	6878      	ldr	r0, [r7, #4]
 8011e18:	f7ff fd97 	bl	801194a <get_fat>
 8011e1c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8011e1e:	68fb      	ldr	r3, [r7, #12]
 8011e20:	2b01      	cmp	r3, #1
 8011e22:	d801      	bhi.n	8011e28 <create_chain+0x46>
 8011e24:	2301      	movs	r3, #1
 8011e26:	e070      	b.n	8011f0a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8011e28:	68fb      	ldr	r3, [r7, #12]
 8011e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e2e:	d101      	bne.n	8011e34 <create_chain+0x52>
 8011e30:	68fb      	ldr	r3, [r7, #12]
 8011e32:	e06a      	b.n	8011f0a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8011e34:	693b      	ldr	r3, [r7, #16]
 8011e36:	69db      	ldr	r3, [r3, #28]
 8011e38:	68fa      	ldr	r2, [r7, #12]
 8011e3a:	429a      	cmp	r2, r3
 8011e3c:	d201      	bcs.n	8011e42 <create_chain+0x60>
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	e063      	b.n	8011f0a <create_chain+0x128>
		scl = clst;
 8011e42:	683b      	ldr	r3, [r7, #0]
 8011e44:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011e46:	69bb      	ldr	r3, [r7, #24]
 8011e48:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8011e4a:	69fb      	ldr	r3, [r7, #28]
 8011e4c:	3301      	adds	r3, #1
 8011e4e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011e50:	693b      	ldr	r3, [r7, #16]
 8011e52:	69db      	ldr	r3, [r3, #28]
 8011e54:	69fa      	ldr	r2, [r7, #28]
 8011e56:	429a      	cmp	r2, r3
 8011e58:	d307      	bcc.n	8011e6a <create_chain+0x88>
				ncl = 2;
 8011e5a:	2302      	movs	r3, #2
 8011e5c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8011e5e:	69fa      	ldr	r2, [r7, #28]
 8011e60:	69bb      	ldr	r3, [r7, #24]
 8011e62:	429a      	cmp	r2, r3
 8011e64:	d901      	bls.n	8011e6a <create_chain+0x88>
 8011e66:	2300      	movs	r3, #0
 8011e68:	e04f      	b.n	8011f0a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8011e6a:	69f9      	ldr	r1, [r7, #28]
 8011e6c:	6878      	ldr	r0, [r7, #4]
 8011e6e:	f7ff fd6c 	bl	801194a <get_fat>
 8011e72:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	2b00      	cmp	r3, #0
 8011e78:	d00e      	beq.n	8011e98 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	2b01      	cmp	r3, #1
 8011e7e:	d003      	beq.n	8011e88 <create_chain+0xa6>
 8011e80:	68fb      	ldr	r3, [r7, #12]
 8011e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e86:	d101      	bne.n	8011e8c <create_chain+0xaa>
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	e03e      	b.n	8011f0a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011e8c:	69fa      	ldr	r2, [r7, #28]
 8011e8e:	69bb      	ldr	r3, [r7, #24]
 8011e90:	429a      	cmp	r2, r3
 8011e92:	d1da      	bne.n	8011e4a <create_chain+0x68>
 8011e94:	2300      	movs	r3, #0
 8011e96:	e038      	b.n	8011f0a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011e98:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8011e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8011e9e:	69f9      	ldr	r1, [r7, #28]
 8011ea0:	6938      	ldr	r0, [r7, #16]
 8011ea2:	f7ff fe22 	bl	8011aea <put_fat>
 8011ea6:	4603      	mov	r3, r0
 8011ea8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8011eaa:	7dfb      	ldrb	r3, [r7, #23]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d109      	bne.n	8011ec4 <create_chain+0xe2>
 8011eb0:	683b      	ldr	r3, [r7, #0]
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d006      	beq.n	8011ec4 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011eb6:	69fa      	ldr	r2, [r7, #28]
 8011eb8:	6839      	ldr	r1, [r7, #0]
 8011eba:	6938      	ldr	r0, [r7, #16]
 8011ebc:	f7ff fe15 	bl	8011aea <put_fat>
 8011ec0:	4603      	mov	r3, r0
 8011ec2:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011ec4:	7dfb      	ldrb	r3, [r7, #23]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d116      	bne.n	8011ef8 <create_chain+0x116>
		fs->last_clst = ncl;
 8011eca:	693b      	ldr	r3, [r7, #16]
 8011ecc:	69fa      	ldr	r2, [r7, #28]
 8011ece:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011ed0:	693b      	ldr	r3, [r7, #16]
 8011ed2:	695a      	ldr	r2, [r3, #20]
 8011ed4:	693b      	ldr	r3, [r7, #16]
 8011ed6:	69db      	ldr	r3, [r3, #28]
 8011ed8:	3b02      	subs	r3, #2
 8011eda:	429a      	cmp	r2, r3
 8011edc:	d804      	bhi.n	8011ee8 <create_chain+0x106>
 8011ede:	693b      	ldr	r3, [r7, #16]
 8011ee0:	695b      	ldr	r3, [r3, #20]
 8011ee2:	1e5a      	subs	r2, r3, #1
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8011ee8:	693b      	ldr	r3, [r7, #16]
 8011eea:	791b      	ldrb	r3, [r3, #4]
 8011eec:	f043 0301 	orr.w	r3, r3, #1
 8011ef0:	b2da      	uxtb	r2, r3
 8011ef2:	693b      	ldr	r3, [r7, #16]
 8011ef4:	711a      	strb	r2, [r3, #4]
 8011ef6:	e007      	b.n	8011f08 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8011ef8:	7dfb      	ldrb	r3, [r7, #23]
 8011efa:	2b01      	cmp	r3, #1
 8011efc:	d102      	bne.n	8011f04 <create_chain+0x122>
 8011efe:	f04f 33ff 	mov.w	r3, #4294967295
 8011f02:	e000      	b.n	8011f06 <create_chain+0x124>
 8011f04:	2301      	movs	r3, #1
 8011f06:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8011f08:	69fb      	ldr	r3, [r7, #28]
}
 8011f0a:	4618      	mov	r0, r3
 8011f0c:	3720      	adds	r7, #32
 8011f0e:	46bd      	mov	sp, r7
 8011f10:	bd80      	pop	{r7, pc}

08011f12 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011f12:	b480      	push	{r7}
 8011f14:	b087      	sub	sp, #28
 8011f16:	af00      	add	r7, sp, #0
 8011f18:	6078      	str	r0, [r7, #4]
 8011f1a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011f22:	687b      	ldr	r3, [r7, #4]
 8011f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f26:	3304      	adds	r3, #4
 8011f28:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8011f2a:	68fb      	ldr	r3, [r7, #12]
 8011f2c:	899b      	ldrh	r3, [r3, #12]
 8011f2e:	461a      	mov	r2, r3
 8011f30:	683b      	ldr	r3, [r7, #0]
 8011f32:	fbb3 f3f2 	udiv	r3, r3, r2
 8011f36:	68fa      	ldr	r2, [r7, #12]
 8011f38:	8952      	ldrh	r2, [r2, #10]
 8011f3a:	fbb3 f3f2 	udiv	r3, r3, r2
 8011f3e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011f40:	693b      	ldr	r3, [r7, #16]
 8011f42:	1d1a      	adds	r2, r3, #4
 8011f44:	613a      	str	r2, [r7, #16]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8011f4a:	68bb      	ldr	r3, [r7, #8]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d101      	bne.n	8011f54 <clmt_clust+0x42>
 8011f50:	2300      	movs	r3, #0
 8011f52:	e010      	b.n	8011f76 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8011f54:	697a      	ldr	r2, [r7, #20]
 8011f56:	68bb      	ldr	r3, [r7, #8]
 8011f58:	429a      	cmp	r2, r3
 8011f5a:	d307      	bcc.n	8011f6c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8011f5c:	697a      	ldr	r2, [r7, #20]
 8011f5e:	68bb      	ldr	r3, [r7, #8]
 8011f60:	1ad3      	subs	r3, r2, r3
 8011f62:	617b      	str	r3, [r7, #20]
 8011f64:	693b      	ldr	r3, [r7, #16]
 8011f66:	3304      	adds	r3, #4
 8011f68:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011f6a:	e7e9      	b.n	8011f40 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8011f6c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011f6e:	693b      	ldr	r3, [r7, #16]
 8011f70:	681a      	ldr	r2, [r3, #0]
 8011f72:	697b      	ldr	r3, [r7, #20]
 8011f74:	4413      	add	r3, r2
}
 8011f76:	4618      	mov	r0, r3
 8011f78:	371c      	adds	r7, #28
 8011f7a:	46bd      	mov	sp, r7
 8011f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f80:	4770      	bx	lr

08011f82 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8011f82:	b580      	push	{r7, lr}
 8011f84:	b086      	sub	sp, #24
 8011f86:	af00      	add	r7, sp, #0
 8011f88:	6078      	str	r0, [r7, #4]
 8011f8a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8011f92:	683b      	ldr	r3, [r7, #0]
 8011f94:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011f98:	d204      	bcs.n	8011fa4 <dir_sdi+0x22>
 8011f9a:	683b      	ldr	r3, [r7, #0]
 8011f9c:	f003 031f 	and.w	r3, r3, #31
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d001      	beq.n	8011fa8 <dir_sdi+0x26>
		return FR_INT_ERR;
 8011fa4:	2302      	movs	r3, #2
 8011fa6:	e071      	b.n	801208c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	683a      	ldr	r2, [r7, #0]
 8011fac:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	689b      	ldr	r3, [r3, #8]
 8011fb2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8011fb4:	697b      	ldr	r3, [r7, #20]
 8011fb6:	2b00      	cmp	r3, #0
 8011fb8:	d106      	bne.n	8011fc8 <dir_sdi+0x46>
 8011fba:	693b      	ldr	r3, [r7, #16]
 8011fbc:	781b      	ldrb	r3, [r3, #0]
 8011fbe:	2b02      	cmp	r3, #2
 8011fc0:	d902      	bls.n	8011fc8 <dir_sdi+0x46>
		clst = fs->dirbase;
 8011fc2:	693b      	ldr	r3, [r7, #16]
 8011fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011fc6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011fc8:	697b      	ldr	r3, [r7, #20]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d10c      	bne.n	8011fe8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011fce:	683b      	ldr	r3, [r7, #0]
 8011fd0:	095b      	lsrs	r3, r3, #5
 8011fd2:	693a      	ldr	r2, [r7, #16]
 8011fd4:	8912      	ldrh	r2, [r2, #8]
 8011fd6:	4293      	cmp	r3, r2
 8011fd8:	d301      	bcc.n	8011fde <dir_sdi+0x5c>
 8011fda:	2302      	movs	r3, #2
 8011fdc:	e056      	b.n	801208c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8011fde:	693b      	ldr	r3, [r7, #16]
 8011fe0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	61da      	str	r2, [r3, #28]
 8011fe6:	e02d      	b.n	8012044 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011fe8:	693b      	ldr	r3, [r7, #16]
 8011fea:	895b      	ldrh	r3, [r3, #10]
 8011fec:	461a      	mov	r2, r3
 8011fee:	693b      	ldr	r3, [r7, #16]
 8011ff0:	899b      	ldrh	r3, [r3, #12]
 8011ff2:	fb03 f302 	mul.w	r3, r3, r2
 8011ff6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011ff8:	e019      	b.n	801202e <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	6979      	ldr	r1, [r7, #20]
 8011ffe:	4618      	mov	r0, r3
 8012000:	f7ff fca3 	bl	801194a <get_fat>
 8012004:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8012006:	697b      	ldr	r3, [r7, #20]
 8012008:	f1b3 3fff 	cmp.w	r3, #4294967295
 801200c:	d101      	bne.n	8012012 <dir_sdi+0x90>
 801200e:	2301      	movs	r3, #1
 8012010:	e03c      	b.n	801208c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8012012:	697b      	ldr	r3, [r7, #20]
 8012014:	2b01      	cmp	r3, #1
 8012016:	d904      	bls.n	8012022 <dir_sdi+0xa0>
 8012018:	693b      	ldr	r3, [r7, #16]
 801201a:	69db      	ldr	r3, [r3, #28]
 801201c:	697a      	ldr	r2, [r7, #20]
 801201e:	429a      	cmp	r2, r3
 8012020:	d301      	bcc.n	8012026 <dir_sdi+0xa4>
 8012022:	2302      	movs	r3, #2
 8012024:	e032      	b.n	801208c <dir_sdi+0x10a>
			ofs -= csz;
 8012026:	683a      	ldr	r2, [r7, #0]
 8012028:	68fb      	ldr	r3, [r7, #12]
 801202a:	1ad3      	subs	r3, r2, r3
 801202c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801202e:	683a      	ldr	r2, [r7, #0]
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	429a      	cmp	r2, r3
 8012034:	d2e1      	bcs.n	8011ffa <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8012036:	6979      	ldr	r1, [r7, #20]
 8012038:	6938      	ldr	r0, [r7, #16]
 801203a:	f7ff fc67 	bl	801190c <clust2sect>
 801203e:	4602      	mov	r2, r0
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	697a      	ldr	r2, [r7, #20]
 8012048:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	69db      	ldr	r3, [r3, #28]
 801204e:	2b00      	cmp	r3, #0
 8012050:	d101      	bne.n	8012056 <dir_sdi+0xd4>
 8012052:	2302      	movs	r3, #2
 8012054:	e01a      	b.n	801208c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	69da      	ldr	r2, [r3, #28]
 801205a:	693b      	ldr	r3, [r7, #16]
 801205c:	899b      	ldrh	r3, [r3, #12]
 801205e:	4619      	mov	r1, r3
 8012060:	683b      	ldr	r3, [r7, #0]
 8012062:	fbb3 f3f1 	udiv	r3, r3, r1
 8012066:	441a      	add	r2, r3
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801206c:	693b      	ldr	r3, [r7, #16]
 801206e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012072:	693b      	ldr	r3, [r7, #16]
 8012074:	899b      	ldrh	r3, [r3, #12]
 8012076:	461a      	mov	r2, r3
 8012078:	683b      	ldr	r3, [r7, #0]
 801207a:	fbb3 f0f2 	udiv	r0, r3, r2
 801207e:	fb02 f200 	mul.w	r2, r2, r0
 8012082:	1a9b      	subs	r3, r3, r2
 8012084:	18ca      	adds	r2, r1, r3
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801208a:	2300      	movs	r3, #0
}
 801208c:	4618      	mov	r0, r3
 801208e:	3718      	adds	r7, #24
 8012090:	46bd      	mov	sp, r7
 8012092:	bd80      	pop	{r7, pc}

08012094 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8012094:	b580      	push	{r7, lr}
 8012096:	b086      	sub	sp, #24
 8012098:	af00      	add	r7, sp, #0
 801209a:	6078      	str	r0, [r7, #4]
 801209c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	695b      	ldr	r3, [r3, #20]
 80120a8:	3320      	adds	r3, #32
 80120aa:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	69db      	ldr	r3, [r3, #28]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d003      	beq.n	80120bc <dir_next+0x28>
 80120b4:	68bb      	ldr	r3, [r7, #8]
 80120b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80120ba:	d301      	bcc.n	80120c0 <dir_next+0x2c>
 80120bc:	2304      	movs	r3, #4
 80120be:	e0bb      	b.n	8012238 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80120c0:	68fb      	ldr	r3, [r7, #12]
 80120c2:	899b      	ldrh	r3, [r3, #12]
 80120c4:	461a      	mov	r2, r3
 80120c6:	68bb      	ldr	r3, [r7, #8]
 80120c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80120cc:	fb02 f201 	mul.w	r2, r2, r1
 80120d0:	1a9b      	subs	r3, r3, r2
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	f040 809d 	bne.w	8012212 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	69db      	ldr	r3, [r3, #28]
 80120dc:	1c5a      	adds	r2, r3, #1
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	699b      	ldr	r3, [r3, #24]
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d10b      	bne.n	8012102 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80120ea:	68bb      	ldr	r3, [r7, #8]
 80120ec:	095b      	lsrs	r3, r3, #5
 80120ee:	68fa      	ldr	r2, [r7, #12]
 80120f0:	8912      	ldrh	r2, [r2, #8]
 80120f2:	4293      	cmp	r3, r2
 80120f4:	f0c0 808d 	bcc.w	8012212 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2200      	movs	r2, #0
 80120fc:	61da      	str	r2, [r3, #28]
 80120fe:	2304      	movs	r3, #4
 8012100:	e09a      	b.n	8012238 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	899b      	ldrh	r3, [r3, #12]
 8012106:	461a      	mov	r2, r3
 8012108:	68bb      	ldr	r3, [r7, #8]
 801210a:	fbb3 f3f2 	udiv	r3, r3, r2
 801210e:	68fa      	ldr	r2, [r7, #12]
 8012110:	8952      	ldrh	r2, [r2, #10]
 8012112:	3a01      	subs	r2, #1
 8012114:	4013      	ands	r3, r2
 8012116:	2b00      	cmp	r3, #0
 8012118:	d17b      	bne.n	8012212 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801211a:	687a      	ldr	r2, [r7, #4]
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	699b      	ldr	r3, [r3, #24]
 8012120:	4619      	mov	r1, r3
 8012122:	4610      	mov	r0, r2
 8012124:	f7ff fc11 	bl	801194a <get_fat>
 8012128:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801212a:	697b      	ldr	r3, [r7, #20]
 801212c:	2b01      	cmp	r3, #1
 801212e:	d801      	bhi.n	8012134 <dir_next+0xa0>
 8012130:	2302      	movs	r3, #2
 8012132:	e081      	b.n	8012238 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012134:	697b      	ldr	r3, [r7, #20]
 8012136:	f1b3 3fff 	cmp.w	r3, #4294967295
 801213a:	d101      	bne.n	8012140 <dir_next+0xac>
 801213c:	2301      	movs	r3, #1
 801213e:	e07b      	b.n	8012238 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012140:	68fb      	ldr	r3, [r7, #12]
 8012142:	69db      	ldr	r3, [r3, #28]
 8012144:	697a      	ldr	r2, [r7, #20]
 8012146:	429a      	cmp	r2, r3
 8012148:	d359      	bcc.n	80121fe <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801214a:	683b      	ldr	r3, [r7, #0]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d104      	bne.n	801215a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	2200      	movs	r2, #0
 8012154:	61da      	str	r2, [r3, #28]
 8012156:	2304      	movs	r3, #4
 8012158:	e06e      	b.n	8012238 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801215a:	687a      	ldr	r2, [r7, #4]
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	699b      	ldr	r3, [r3, #24]
 8012160:	4619      	mov	r1, r3
 8012162:	4610      	mov	r0, r2
 8012164:	f7ff fe3d 	bl	8011de2 <create_chain>
 8012168:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801216a:	697b      	ldr	r3, [r7, #20]
 801216c:	2b00      	cmp	r3, #0
 801216e:	d101      	bne.n	8012174 <dir_next+0xe0>
 8012170:	2307      	movs	r3, #7
 8012172:	e061      	b.n	8012238 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8012174:	697b      	ldr	r3, [r7, #20]
 8012176:	2b01      	cmp	r3, #1
 8012178:	d101      	bne.n	801217e <dir_next+0xea>
 801217a:	2302      	movs	r3, #2
 801217c:	e05c      	b.n	8012238 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801217e:	697b      	ldr	r3, [r7, #20]
 8012180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012184:	d101      	bne.n	801218a <dir_next+0xf6>
 8012186:	2301      	movs	r3, #1
 8012188:	e056      	b.n	8012238 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 801218a:	68f8      	ldr	r0, [r7, #12]
 801218c:	f7ff fadc 	bl	8011748 <sync_window>
 8012190:	4603      	mov	r3, r0
 8012192:	2b00      	cmp	r3, #0
 8012194:	d001      	beq.n	801219a <dir_next+0x106>
 8012196:	2301      	movs	r3, #1
 8012198:	e04e      	b.n	8012238 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 801219a:	68fb      	ldr	r3, [r7, #12]
 801219c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	899b      	ldrh	r3, [r3, #12]
 80121a4:	461a      	mov	r2, r3
 80121a6:	2100      	movs	r1, #0
 80121a8:	f7ff f905 	bl	80113b6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80121ac:	2300      	movs	r3, #0
 80121ae:	613b      	str	r3, [r7, #16]
 80121b0:	6979      	ldr	r1, [r7, #20]
 80121b2:	68f8      	ldr	r0, [r7, #12]
 80121b4:	f7ff fbaa 	bl	801190c <clust2sect>
 80121b8:	4602      	mov	r2, r0
 80121ba:	68fb      	ldr	r3, [r7, #12]
 80121bc:	635a      	str	r2, [r3, #52]	; 0x34
 80121be:	e012      	b.n	80121e6 <dir_next+0x152>
						fs->wflag = 1;
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	2201      	movs	r2, #1
 80121c4:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80121c6:	68f8      	ldr	r0, [r7, #12]
 80121c8:	f7ff fabe 	bl	8011748 <sync_window>
 80121cc:	4603      	mov	r3, r0
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d001      	beq.n	80121d6 <dir_next+0x142>
 80121d2:	2301      	movs	r3, #1
 80121d4:	e030      	b.n	8012238 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80121d6:	693b      	ldr	r3, [r7, #16]
 80121d8:	3301      	adds	r3, #1
 80121da:	613b      	str	r3, [r7, #16]
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80121e0:	1c5a      	adds	r2, r3, #1
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	635a      	str	r2, [r3, #52]	; 0x34
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	895b      	ldrh	r3, [r3, #10]
 80121ea:	461a      	mov	r2, r3
 80121ec:	693b      	ldr	r3, [r7, #16]
 80121ee:	4293      	cmp	r3, r2
 80121f0:	d3e6      	bcc.n	80121c0 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80121f6:	693b      	ldr	r3, [r7, #16]
 80121f8:	1ad2      	subs	r2, r2, r3
 80121fa:	68fb      	ldr	r3, [r7, #12]
 80121fc:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	697a      	ldr	r2, [r7, #20]
 8012202:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8012204:	6979      	ldr	r1, [r7, #20]
 8012206:	68f8      	ldr	r0, [r7, #12]
 8012208:	f7ff fb80 	bl	801190c <clust2sect>
 801220c:	4602      	mov	r2, r0
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	68ba      	ldr	r2, [r7, #8]
 8012216:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 801221e:	68fb      	ldr	r3, [r7, #12]
 8012220:	899b      	ldrh	r3, [r3, #12]
 8012222:	461a      	mov	r2, r3
 8012224:	68bb      	ldr	r3, [r7, #8]
 8012226:	fbb3 f0f2 	udiv	r0, r3, r2
 801222a:	fb02 f200 	mul.w	r2, r2, r0
 801222e:	1a9b      	subs	r3, r3, r2
 8012230:	18ca      	adds	r2, r1, r3
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8012236:	2300      	movs	r3, #0
}
 8012238:	4618      	mov	r0, r3
 801223a:	3718      	adds	r7, #24
 801223c:	46bd      	mov	sp, r7
 801223e:	bd80      	pop	{r7, pc}

08012240 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012240:	b580      	push	{r7, lr}
 8012242:	b086      	sub	sp, #24
 8012244:	af00      	add	r7, sp, #0
 8012246:	6078      	str	r0, [r7, #4]
 8012248:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	681b      	ldr	r3, [r3, #0]
 801224e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012250:	2100      	movs	r1, #0
 8012252:	6878      	ldr	r0, [r7, #4]
 8012254:	f7ff fe95 	bl	8011f82 <dir_sdi>
 8012258:	4603      	mov	r3, r0
 801225a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801225c:	7dfb      	ldrb	r3, [r7, #23]
 801225e:	2b00      	cmp	r3, #0
 8012260:	d12b      	bne.n	80122ba <dir_alloc+0x7a>
		n = 0;
 8012262:	2300      	movs	r3, #0
 8012264:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	69db      	ldr	r3, [r3, #28]
 801226a:	4619      	mov	r1, r3
 801226c:	68f8      	ldr	r0, [r7, #12]
 801226e:	f7ff faaf 	bl	80117d0 <move_window>
 8012272:	4603      	mov	r3, r0
 8012274:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012276:	7dfb      	ldrb	r3, [r7, #23]
 8012278:	2b00      	cmp	r3, #0
 801227a:	d11d      	bne.n	80122b8 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	6a1b      	ldr	r3, [r3, #32]
 8012280:	781b      	ldrb	r3, [r3, #0]
 8012282:	2be5      	cmp	r3, #229	; 0xe5
 8012284:	d004      	beq.n	8012290 <dir_alloc+0x50>
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	6a1b      	ldr	r3, [r3, #32]
 801228a:	781b      	ldrb	r3, [r3, #0]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d107      	bne.n	80122a0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8012290:	693b      	ldr	r3, [r7, #16]
 8012292:	3301      	adds	r3, #1
 8012294:	613b      	str	r3, [r7, #16]
 8012296:	693a      	ldr	r2, [r7, #16]
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	429a      	cmp	r2, r3
 801229c:	d102      	bne.n	80122a4 <dir_alloc+0x64>
 801229e:	e00c      	b.n	80122ba <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80122a0:	2300      	movs	r3, #0
 80122a2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80122a4:	2101      	movs	r1, #1
 80122a6:	6878      	ldr	r0, [r7, #4]
 80122a8:	f7ff fef4 	bl	8012094 <dir_next>
 80122ac:	4603      	mov	r3, r0
 80122ae:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80122b0:	7dfb      	ldrb	r3, [r7, #23]
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d0d7      	beq.n	8012266 <dir_alloc+0x26>
 80122b6:	e000      	b.n	80122ba <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80122b8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80122ba:	7dfb      	ldrb	r3, [r7, #23]
 80122bc:	2b04      	cmp	r3, #4
 80122be:	d101      	bne.n	80122c4 <dir_alloc+0x84>
 80122c0:	2307      	movs	r3, #7
 80122c2:	75fb      	strb	r3, [r7, #23]
	return res;
 80122c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80122c6:	4618      	mov	r0, r3
 80122c8:	3718      	adds	r7, #24
 80122ca:	46bd      	mov	sp, r7
 80122cc:	bd80      	pop	{r7, pc}

080122ce <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80122ce:	b580      	push	{r7, lr}
 80122d0:	b084      	sub	sp, #16
 80122d2:	af00      	add	r7, sp, #0
 80122d4:	6078      	str	r0, [r7, #4]
 80122d6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80122d8:	683b      	ldr	r3, [r7, #0]
 80122da:	331a      	adds	r3, #26
 80122dc:	4618      	mov	r0, r3
 80122de:	f7fe ffc7 	bl	8011270 <ld_word>
 80122e2:	4603      	mov	r3, r0
 80122e4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80122e6:	687b      	ldr	r3, [r7, #4]
 80122e8:	781b      	ldrb	r3, [r3, #0]
 80122ea:	2b03      	cmp	r3, #3
 80122ec:	d109      	bne.n	8012302 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80122ee:	683b      	ldr	r3, [r7, #0]
 80122f0:	3314      	adds	r3, #20
 80122f2:	4618      	mov	r0, r3
 80122f4:	f7fe ffbc 	bl	8011270 <ld_word>
 80122f8:	4603      	mov	r3, r0
 80122fa:	041b      	lsls	r3, r3, #16
 80122fc:	68fa      	ldr	r2, [r7, #12]
 80122fe:	4313      	orrs	r3, r2
 8012300:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012302:	68fb      	ldr	r3, [r7, #12]
}
 8012304:	4618      	mov	r0, r3
 8012306:	3710      	adds	r7, #16
 8012308:	46bd      	mov	sp, r7
 801230a:	bd80      	pop	{r7, pc}

0801230c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801230c:	b580      	push	{r7, lr}
 801230e:	b084      	sub	sp, #16
 8012310:	af00      	add	r7, sp, #0
 8012312:	60f8      	str	r0, [r7, #12]
 8012314:	60b9      	str	r1, [r7, #8]
 8012316:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8012318:	68bb      	ldr	r3, [r7, #8]
 801231a:	331a      	adds	r3, #26
 801231c:	687a      	ldr	r2, [r7, #4]
 801231e:	b292      	uxth	r2, r2
 8012320:	4611      	mov	r1, r2
 8012322:	4618      	mov	r0, r3
 8012324:	f7fe ffdf 	bl	80112e6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8012328:	68fb      	ldr	r3, [r7, #12]
 801232a:	781b      	ldrb	r3, [r3, #0]
 801232c:	2b03      	cmp	r3, #3
 801232e:	d109      	bne.n	8012344 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012330:	68bb      	ldr	r3, [r7, #8]
 8012332:	f103 0214 	add.w	r2, r3, #20
 8012336:	687b      	ldr	r3, [r7, #4]
 8012338:	0c1b      	lsrs	r3, r3, #16
 801233a:	b29b      	uxth	r3, r3
 801233c:	4619      	mov	r1, r3
 801233e:	4610      	mov	r0, r2
 8012340:	f7fe ffd1 	bl	80112e6 <st_word>
	}
}
 8012344:	bf00      	nop
 8012346:	3710      	adds	r7, #16
 8012348:	46bd      	mov	sp, r7
 801234a:	bd80      	pop	{r7, pc}

0801234c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 801234c:	b580      	push	{r7, lr}
 801234e:	b086      	sub	sp, #24
 8012350:	af00      	add	r7, sp, #0
 8012352:	6078      	str	r0, [r7, #4]
 8012354:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8012356:	2304      	movs	r3, #4
 8012358:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8012360:	e03c      	b.n	80123dc <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	69db      	ldr	r3, [r3, #28]
 8012366:	4619      	mov	r1, r3
 8012368:	6938      	ldr	r0, [r7, #16]
 801236a:	f7ff fa31 	bl	80117d0 <move_window>
 801236e:	4603      	mov	r3, r0
 8012370:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8012372:	7dfb      	ldrb	r3, [r7, #23]
 8012374:	2b00      	cmp	r3, #0
 8012376:	d136      	bne.n	80123e6 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	6a1b      	ldr	r3, [r3, #32]
 801237c:	781b      	ldrb	r3, [r3, #0]
 801237e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8012380:	7bfb      	ldrb	r3, [r7, #15]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d102      	bne.n	801238c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8012386:	2304      	movs	r3, #4
 8012388:	75fb      	strb	r3, [r7, #23]
 801238a:	e031      	b.n	80123f0 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	6a1b      	ldr	r3, [r3, #32]
 8012390:	330b      	adds	r3, #11
 8012392:	781b      	ldrb	r3, [r3, #0]
 8012394:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012398:	73bb      	strb	r3, [r7, #14]
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	7bba      	ldrb	r2, [r7, #14]
 801239e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80123a0:	7bfb      	ldrb	r3, [r7, #15]
 80123a2:	2be5      	cmp	r3, #229	; 0xe5
 80123a4:	d011      	beq.n	80123ca <dir_read+0x7e>
 80123a6:	7bfb      	ldrb	r3, [r7, #15]
 80123a8:	2b2e      	cmp	r3, #46	; 0x2e
 80123aa:	d00e      	beq.n	80123ca <dir_read+0x7e>
 80123ac:	7bbb      	ldrb	r3, [r7, #14]
 80123ae:	2b0f      	cmp	r3, #15
 80123b0:	d00b      	beq.n	80123ca <dir_read+0x7e>
 80123b2:	7bbb      	ldrb	r3, [r7, #14]
 80123b4:	f023 0320 	bic.w	r3, r3, #32
 80123b8:	2b08      	cmp	r3, #8
 80123ba:	bf0c      	ite	eq
 80123bc:	2301      	moveq	r3, #1
 80123be:	2300      	movne	r3, #0
 80123c0:	b2db      	uxtb	r3, r3
 80123c2:	461a      	mov	r2, r3
 80123c4:	683b      	ldr	r3, [r7, #0]
 80123c6:	4293      	cmp	r3, r2
 80123c8:	d00f      	beq.n	80123ea <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80123ca:	2100      	movs	r1, #0
 80123cc:	6878      	ldr	r0, [r7, #4]
 80123ce:	f7ff fe61 	bl	8012094 <dir_next>
 80123d2:	4603      	mov	r3, r0
 80123d4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80123d6:	7dfb      	ldrb	r3, [r7, #23]
 80123d8:	2b00      	cmp	r3, #0
 80123da:	d108      	bne.n	80123ee <dir_read+0xa2>
	while (dp->sect) {
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	69db      	ldr	r3, [r3, #28]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d1be      	bne.n	8012362 <dir_read+0x16>
 80123e4:	e004      	b.n	80123f0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80123e6:	bf00      	nop
 80123e8:	e002      	b.n	80123f0 <dir_read+0xa4>
				break;
 80123ea:	bf00      	nop
 80123ec:	e000      	b.n	80123f0 <dir_read+0xa4>
		if (res != FR_OK) break;
 80123ee:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80123f0:	7dfb      	ldrb	r3, [r7, #23]
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d002      	beq.n	80123fc <dir_read+0xb0>
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	2200      	movs	r2, #0
 80123fa:	61da      	str	r2, [r3, #28]
	return res;
 80123fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80123fe:	4618      	mov	r0, r3
 8012400:	3718      	adds	r7, #24
 8012402:	46bd      	mov	sp, r7
 8012404:	bd80      	pop	{r7, pc}

08012406 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8012406:	b580      	push	{r7, lr}
 8012408:	b086      	sub	sp, #24
 801240a:	af00      	add	r7, sp, #0
 801240c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8012414:	2100      	movs	r1, #0
 8012416:	6878      	ldr	r0, [r7, #4]
 8012418:	f7ff fdb3 	bl	8011f82 <dir_sdi>
 801241c:	4603      	mov	r3, r0
 801241e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8012420:	7dfb      	ldrb	r3, [r7, #23]
 8012422:	2b00      	cmp	r3, #0
 8012424:	d001      	beq.n	801242a <dir_find+0x24>
 8012426:	7dfb      	ldrb	r3, [r7, #23]
 8012428:	e03e      	b.n	80124a8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	69db      	ldr	r3, [r3, #28]
 801242e:	4619      	mov	r1, r3
 8012430:	6938      	ldr	r0, [r7, #16]
 8012432:	f7ff f9cd 	bl	80117d0 <move_window>
 8012436:	4603      	mov	r3, r0
 8012438:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801243a:	7dfb      	ldrb	r3, [r7, #23]
 801243c:	2b00      	cmp	r3, #0
 801243e:	d12f      	bne.n	80124a0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	6a1b      	ldr	r3, [r3, #32]
 8012444:	781b      	ldrb	r3, [r3, #0]
 8012446:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8012448:	7bfb      	ldrb	r3, [r7, #15]
 801244a:	2b00      	cmp	r3, #0
 801244c:	d102      	bne.n	8012454 <dir_find+0x4e>
 801244e:	2304      	movs	r3, #4
 8012450:	75fb      	strb	r3, [r7, #23]
 8012452:	e028      	b.n	80124a6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	6a1b      	ldr	r3, [r3, #32]
 8012458:	330b      	adds	r3, #11
 801245a:	781b      	ldrb	r3, [r3, #0]
 801245c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012460:	b2da      	uxtb	r2, r3
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	6a1b      	ldr	r3, [r3, #32]
 801246a:	330b      	adds	r3, #11
 801246c:	781b      	ldrb	r3, [r3, #0]
 801246e:	f003 0308 	and.w	r3, r3, #8
 8012472:	2b00      	cmp	r3, #0
 8012474:	d10a      	bne.n	801248c <dir_find+0x86>
 8012476:	687b      	ldr	r3, [r7, #4]
 8012478:	6a18      	ldr	r0, [r3, #32]
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	3324      	adds	r3, #36	; 0x24
 801247e:	220b      	movs	r2, #11
 8012480:	4619      	mov	r1, r3
 8012482:	f7fe ffb2 	bl	80113ea <mem_cmp>
 8012486:	4603      	mov	r3, r0
 8012488:	2b00      	cmp	r3, #0
 801248a:	d00b      	beq.n	80124a4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801248c:	2100      	movs	r1, #0
 801248e:	6878      	ldr	r0, [r7, #4]
 8012490:	f7ff fe00 	bl	8012094 <dir_next>
 8012494:	4603      	mov	r3, r0
 8012496:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8012498:	7dfb      	ldrb	r3, [r7, #23]
 801249a:	2b00      	cmp	r3, #0
 801249c:	d0c5      	beq.n	801242a <dir_find+0x24>
 801249e:	e002      	b.n	80124a6 <dir_find+0xa0>
		if (res != FR_OK) break;
 80124a0:	bf00      	nop
 80124a2:	e000      	b.n	80124a6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80124a4:	bf00      	nop

	return res;
 80124a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80124a8:	4618      	mov	r0, r3
 80124aa:	3718      	adds	r7, #24
 80124ac:	46bd      	mov	sp, r7
 80124ae:	bd80      	pop	{r7, pc}

080124b0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	b084      	sub	sp, #16
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80124be:	2101      	movs	r1, #1
 80124c0:	6878      	ldr	r0, [r7, #4]
 80124c2:	f7ff febd 	bl	8012240 <dir_alloc>
 80124c6:	4603      	mov	r3, r0
 80124c8:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80124ca:	7bfb      	ldrb	r3, [r7, #15]
 80124cc:	2b00      	cmp	r3, #0
 80124ce:	d11c      	bne.n	801250a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80124d0:	687b      	ldr	r3, [r7, #4]
 80124d2:	69db      	ldr	r3, [r3, #28]
 80124d4:	4619      	mov	r1, r3
 80124d6:	68b8      	ldr	r0, [r7, #8]
 80124d8:	f7ff f97a 	bl	80117d0 <move_window>
 80124dc:	4603      	mov	r3, r0
 80124de:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80124e0:	7bfb      	ldrb	r3, [r7, #15]
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d111      	bne.n	801250a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	6a1b      	ldr	r3, [r3, #32]
 80124ea:	2220      	movs	r2, #32
 80124ec:	2100      	movs	r1, #0
 80124ee:	4618      	mov	r0, r3
 80124f0:	f7fe ff61 	bl	80113b6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	6a18      	ldr	r0, [r3, #32]
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	3324      	adds	r3, #36	; 0x24
 80124fc:	220b      	movs	r2, #11
 80124fe:	4619      	mov	r1, r3
 8012500:	f7fe ff38 	bl	8011374 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8012504:	68bb      	ldr	r3, [r7, #8]
 8012506:	2201      	movs	r2, #1
 8012508:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801250a:	7bfb      	ldrb	r3, [r7, #15]
}
 801250c:	4618      	mov	r0, r3
 801250e:	3710      	adds	r7, #16
 8012510:	46bd      	mov	sp, r7
 8012512:	bd80      	pop	{r7, pc}

08012514 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8012514:	b580      	push	{r7, lr}
 8012516:	b084      	sub	sp, #16
 8012518:	af00      	add	r7, sp, #0
 801251a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	69db      	ldr	r3, [r3, #28]
 8012526:	4619      	mov	r1, r3
 8012528:	68f8      	ldr	r0, [r7, #12]
 801252a:	f7ff f951 	bl	80117d0 <move_window>
 801252e:	4603      	mov	r3, r0
 8012530:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8012532:	7afb      	ldrb	r3, [r7, #11]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d106      	bne.n	8012546 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8012538:	687b      	ldr	r3, [r7, #4]
 801253a:	6a1b      	ldr	r3, [r3, #32]
 801253c:	22e5      	movs	r2, #229	; 0xe5
 801253e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8012540:	68fb      	ldr	r3, [r7, #12]
 8012542:	2201      	movs	r2, #1
 8012544:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8012546:	7afb      	ldrb	r3, [r7, #11]
}
 8012548:	4618      	mov	r0, r3
 801254a:	3710      	adds	r7, #16
 801254c:	46bd      	mov	sp, r7
 801254e:	bd80      	pop	{r7, pc}

08012550 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8012550:	b580      	push	{r7, lr}
 8012552:	b088      	sub	sp, #32
 8012554:	af00      	add	r7, sp, #0
 8012556:	6078      	str	r0, [r7, #4]
 8012558:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801255a:	683b      	ldr	r3, [r7, #0]
 801255c:	681b      	ldr	r3, [r3, #0]
 801255e:	60fb      	str	r3, [r7, #12]
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	3324      	adds	r3, #36	; 0x24
 8012564:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8012566:	220b      	movs	r2, #11
 8012568:	2120      	movs	r1, #32
 801256a:	68b8      	ldr	r0, [r7, #8]
 801256c:	f7fe ff23 	bl	80113b6 <mem_set>
	si = i = 0; ni = 8;
 8012570:	2300      	movs	r3, #0
 8012572:	613b      	str	r3, [r7, #16]
 8012574:	693b      	ldr	r3, [r7, #16]
 8012576:	617b      	str	r3, [r7, #20]
 8012578:	2308      	movs	r3, #8
 801257a:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 801257c:	68fa      	ldr	r2, [r7, #12]
 801257e:	697b      	ldr	r3, [r7, #20]
 8012580:	4413      	add	r3, r2
 8012582:	781b      	ldrb	r3, [r3, #0]
 8012584:	2b2e      	cmp	r3, #46	; 0x2e
 8012586:	d12f      	bne.n	80125e8 <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 8012588:	697b      	ldr	r3, [r7, #20]
 801258a:	1c5a      	adds	r2, r3, #1
 801258c:	617a      	str	r2, [r7, #20]
 801258e:	68fa      	ldr	r2, [r7, #12]
 8012590:	4413      	add	r3, r2
 8012592:	781b      	ldrb	r3, [r3, #0]
 8012594:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 8012596:	7ffb      	ldrb	r3, [r7, #31]
 8012598:	2b2e      	cmp	r3, #46	; 0x2e
 801259a:	d10a      	bne.n	80125b2 <create_name+0x62>
 801259c:	697b      	ldr	r3, [r7, #20]
 801259e:	2b02      	cmp	r3, #2
 80125a0:	d807      	bhi.n	80125b2 <create_name+0x62>
			sfn[i++] = c;
 80125a2:	693b      	ldr	r3, [r7, #16]
 80125a4:	1c5a      	adds	r2, r3, #1
 80125a6:	613a      	str	r2, [r7, #16]
 80125a8:	68ba      	ldr	r2, [r7, #8]
 80125aa:	4413      	add	r3, r2
 80125ac:	7ffa      	ldrb	r2, [r7, #31]
 80125ae:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 80125b0:	e7ea      	b.n	8012588 <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 80125b2:	7ffb      	ldrb	r3, [r7, #31]
 80125b4:	2b2f      	cmp	r3, #47	; 0x2f
 80125b6:	d007      	beq.n	80125c8 <create_name+0x78>
 80125b8:	7ffb      	ldrb	r3, [r7, #31]
 80125ba:	2b5c      	cmp	r3, #92	; 0x5c
 80125bc:	d004      	beq.n	80125c8 <create_name+0x78>
 80125be:	7ffb      	ldrb	r3, [r7, #31]
 80125c0:	2b20      	cmp	r3, #32
 80125c2:	d901      	bls.n	80125c8 <create_name+0x78>
 80125c4:	2306      	movs	r3, #6
 80125c6:	e084      	b.n	80126d2 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 80125c8:	68fa      	ldr	r2, [r7, #12]
 80125ca:	697b      	ldr	r3, [r7, #20]
 80125cc:	441a      	add	r2, r3
 80125ce:	683b      	ldr	r3, [r7, #0]
 80125d0:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 80125d2:	7ffb      	ldrb	r3, [r7, #31]
 80125d4:	2b20      	cmp	r3, #32
 80125d6:	d801      	bhi.n	80125dc <create_name+0x8c>
 80125d8:	2224      	movs	r2, #36	; 0x24
 80125da:	e000      	b.n	80125de <create_name+0x8e>
 80125dc:	2220      	movs	r2, #32
 80125de:	68bb      	ldr	r3, [r7, #8]
 80125e0:	330b      	adds	r3, #11
 80125e2:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 80125e4:	2300      	movs	r3, #0
 80125e6:	e074      	b.n	80126d2 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80125e8:	697b      	ldr	r3, [r7, #20]
 80125ea:	1c5a      	adds	r2, r3, #1
 80125ec:	617a      	str	r2, [r7, #20]
 80125ee:	68fa      	ldr	r2, [r7, #12]
 80125f0:	4413      	add	r3, r2
 80125f2:	781b      	ldrb	r3, [r3, #0]
 80125f4:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80125f6:	7ffb      	ldrb	r3, [r7, #31]
 80125f8:	2b20      	cmp	r3, #32
 80125fa:	d94e      	bls.n	801269a <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80125fc:	7ffb      	ldrb	r3, [r7, #31]
 80125fe:	2b2f      	cmp	r3, #47	; 0x2f
 8012600:	d006      	beq.n	8012610 <create_name+0xc0>
 8012602:	7ffb      	ldrb	r3, [r7, #31]
 8012604:	2b5c      	cmp	r3, #92	; 0x5c
 8012606:	d110      	bne.n	801262a <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8012608:	e002      	b.n	8012610 <create_name+0xc0>
 801260a:	697b      	ldr	r3, [r7, #20]
 801260c:	3301      	adds	r3, #1
 801260e:	617b      	str	r3, [r7, #20]
 8012610:	68fa      	ldr	r2, [r7, #12]
 8012612:	697b      	ldr	r3, [r7, #20]
 8012614:	4413      	add	r3, r2
 8012616:	781b      	ldrb	r3, [r3, #0]
 8012618:	2b2f      	cmp	r3, #47	; 0x2f
 801261a:	d0f6      	beq.n	801260a <create_name+0xba>
 801261c:	68fa      	ldr	r2, [r7, #12]
 801261e:	697b      	ldr	r3, [r7, #20]
 8012620:	4413      	add	r3, r2
 8012622:	781b      	ldrb	r3, [r3, #0]
 8012624:	2b5c      	cmp	r3, #92	; 0x5c
 8012626:	d0f0      	beq.n	801260a <create_name+0xba>
			break;
 8012628:	e038      	b.n	801269c <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801262a:	7ffb      	ldrb	r3, [r7, #31]
 801262c:	2b2e      	cmp	r3, #46	; 0x2e
 801262e:	d003      	beq.n	8012638 <create_name+0xe8>
 8012630:	693a      	ldr	r2, [r7, #16]
 8012632:	69bb      	ldr	r3, [r7, #24]
 8012634:	429a      	cmp	r2, r3
 8012636:	d30c      	bcc.n	8012652 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8012638:	69bb      	ldr	r3, [r7, #24]
 801263a:	2b0b      	cmp	r3, #11
 801263c:	d002      	beq.n	8012644 <create_name+0xf4>
 801263e:	7ffb      	ldrb	r3, [r7, #31]
 8012640:	2b2e      	cmp	r3, #46	; 0x2e
 8012642:	d001      	beq.n	8012648 <create_name+0xf8>
 8012644:	2306      	movs	r3, #6
 8012646:	e044      	b.n	80126d2 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 8012648:	2308      	movs	r3, #8
 801264a:	613b      	str	r3, [r7, #16]
 801264c:	230b      	movs	r3, #11
 801264e:	61bb      	str	r3, [r7, #24]
			continue;
 8012650:	e022      	b.n	8012698 <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 8012652:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012656:	2b00      	cmp	r3, #0
 8012658:	da04      	bge.n	8012664 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801265a:	7ffb      	ldrb	r3, [r7, #31]
 801265c:	3b80      	subs	r3, #128	; 0x80
 801265e:	4a1f      	ldr	r2, [pc, #124]	; (80126dc <create_name+0x18c>)
 8012660:	5cd3      	ldrb	r3, [r2, r3]
 8012662:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8012664:	7ffb      	ldrb	r3, [r7, #31]
 8012666:	4619      	mov	r1, r3
 8012668:	481d      	ldr	r0, [pc, #116]	; (80126e0 <create_name+0x190>)
 801266a:	f7fe fee5 	bl	8011438 <chk_chr>
 801266e:	4603      	mov	r3, r0
 8012670:	2b00      	cmp	r3, #0
 8012672:	d001      	beq.n	8012678 <create_name+0x128>
 8012674:	2306      	movs	r3, #6
 8012676:	e02c      	b.n	80126d2 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8012678:	7ffb      	ldrb	r3, [r7, #31]
 801267a:	2b60      	cmp	r3, #96	; 0x60
 801267c:	d905      	bls.n	801268a <create_name+0x13a>
 801267e:	7ffb      	ldrb	r3, [r7, #31]
 8012680:	2b7a      	cmp	r3, #122	; 0x7a
 8012682:	d802      	bhi.n	801268a <create_name+0x13a>
 8012684:	7ffb      	ldrb	r3, [r7, #31]
 8012686:	3b20      	subs	r3, #32
 8012688:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 801268a:	693b      	ldr	r3, [r7, #16]
 801268c:	1c5a      	adds	r2, r3, #1
 801268e:	613a      	str	r2, [r7, #16]
 8012690:	68ba      	ldr	r2, [r7, #8]
 8012692:	4413      	add	r3, r2
 8012694:	7ffa      	ldrb	r2, [r7, #31]
 8012696:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8012698:	e7a6      	b.n	80125e8 <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801269a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 801269c:	68fa      	ldr	r2, [r7, #12]
 801269e:	697b      	ldr	r3, [r7, #20]
 80126a0:	441a      	add	r2, r3
 80126a2:	683b      	ldr	r3, [r7, #0]
 80126a4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80126a6:	693b      	ldr	r3, [r7, #16]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d101      	bne.n	80126b0 <create_name+0x160>
 80126ac:	2306      	movs	r3, #6
 80126ae:	e010      	b.n	80126d2 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80126b0:	68bb      	ldr	r3, [r7, #8]
 80126b2:	781b      	ldrb	r3, [r3, #0]
 80126b4:	2be5      	cmp	r3, #229	; 0xe5
 80126b6:	d102      	bne.n	80126be <create_name+0x16e>
 80126b8:	68bb      	ldr	r3, [r7, #8]
 80126ba:	2205      	movs	r2, #5
 80126bc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80126be:	7ffb      	ldrb	r3, [r7, #31]
 80126c0:	2b20      	cmp	r3, #32
 80126c2:	d801      	bhi.n	80126c8 <create_name+0x178>
 80126c4:	2204      	movs	r2, #4
 80126c6:	e000      	b.n	80126ca <create_name+0x17a>
 80126c8:	2200      	movs	r2, #0
 80126ca:	68bb      	ldr	r3, [r7, #8]
 80126cc:	330b      	adds	r3, #11
 80126ce:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80126d0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80126d2:	4618      	mov	r0, r3
 80126d4:	3720      	adds	r7, #32
 80126d6:	46bd      	mov	sp, r7
 80126d8:	bd80      	pop	{r7, pc}
 80126da:	bf00      	nop
 80126dc:	08018c94 	.word	0x08018c94
 80126e0:	08018c44 	.word	0x08018c44

080126e4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80126e4:	b580      	push	{r7, lr}
 80126e6:	b086      	sub	sp, #24
 80126e8:	af00      	add	r7, sp, #0
 80126ea:	6078      	str	r0, [r7, #4]
 80126ec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80126f2:	693b      	ldr	r3, [r7, #16]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 80126f8:	683b      	ldr	r3, [r7, #0]
 80126fa:	781b      	ldrb	r3, [r3, #0]
 80126fc:	2b2f      	cmp	r3, #47	; 0x2f
 80126fe:	d00b      	beq.n	8012718 <follow_path+0x34>
 8012700:	683b      	ldr	r3, [r7, #0]
 8012702:	781b      	ldrb	r3, [r3, #0]
 8012704:	2b5c      	cmp	r3, #92	; 0x5c
 8012706:	d007      	beq.n	8012718 <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 8012708:	68fb      	ldr	r3, [r7, #12]
 801270a:	699a      	ldr	r2, [r3, #24]
 801270c:	693b      	ldr	r3, [r7, #16]
 801270e:	609a      	str	r2, [r3, #8]
 8012710:	e00d      	b.n	801272e <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8012712:	683b      	ldr	r3, [r7, #0]
 8012714:	3301      	adds	r3, #1
 8012716:	603b      	str	r3, [r7, #0]
 8012718:	683b      	ldr	r3, [r7, #0]
 801271a:	781b      	ldrb	r3, [r3, #0]
 801271c:	2b2f      	cmp	r3, #47	; 0x2f
 801271e:	d0f8      	beq.n	8012712 <follow_path+0x2e>
 8012720:	683b      	ldr	r3, [r7, #0]
 8012722:	781b      	ldrb	r3, [r3, #0]
 8012724:	2b5c      	cmp	r3, #92	; 0x5c
 8012726:	d0f4      	beq.n	8012712 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 8012728:	693b      	ldr	r3, [r7, #16]
 801272a:	2200      	movs	r2, #0
 801272c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	781b      	ldrb	r3, [r3, #0]
 8012732:	2b1f      	cmp	r3, #31
 8012734:	d80a      	bhi.n	801274c <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 8012736:	687b      	ldr	r3, [r7, #4]
 8012738:	2280      	movs	r2, #128	; 0x80
 801273a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801273e:	2100      	movs	r1, #0
 8012740:	6878      	ldr	r0, [r7, #4]
 8012742:	f7ff fc1e 	bl	8011f82 <dir_sdi>
 8012746:	4603      	mov	r3, r0
 8012748:	75fb      	strb	r3, [r7, #23]
 801274a:	e05b      	b.n	8012804 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801274c:	463b      	mov	r3, r7
 801274e:	4619      	mov	r1, r3
 8012750:	6878      	ldr	r0, [r7, #4]
 8012752:	f7ff fefd 	bl	8012550 <create_name>
 8012756:	4603      	mov	r3, r0
 8012758:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801275a:	7dfb      	ldrb	r3, [r7, #23]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d14c      	bne.n	80127fa <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012760:	6878      	ldr	r0, [r7, #4]
 8012762:	f7ff fe50 	bl	8012406 <dir_find>
 8012766:	4603      	mov	r3, r0
 8012768:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 801276a:	687b      	ldr	r3, [r7, #4]
 801276c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012770:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012772:	7dfb      	ldrb	r3, [r7, #23]
 8012774:	2b00      	cmp	r3, #0
 8012776:	d01b      	beq.n	80127b0 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012778:	7dfb      	ldrb	r3, [r7, #23]
 801277a:	2b04      	cmp	r3, #4
 801277c:	d13f      	bne.n	80127fe <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 801277e:	7afb      	ldrb	r3, [r7, #11]
 8012780:	f003 0320 	and.w	r3, r3, #32
 8012784:	2b00      	cmp	r3, #0
 8012786:	d00b      	beq.n	80127a0 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 8012788:	7afb      	ldrb	r3, [r7, #11]
 801278a:	f003 0304 	and.w	r3, r3, #4
 801278e:	2b00      	cmp	r3, #0
 8012790:	d031      	beq.n	80127f6 <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	2280      	movs	r2, #128	; 0x80
 8012796:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 801279a:	2300      	movs	r3, #0
 801279c:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 801279e:	e02e      	b.n	80127fe <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80127a0:	7afb      	ldrb	r3, [r7, #11]
 80127a2:	f003 0304 	and.w	r3, r3, #4
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d129      	bne.n	80127fe <follow_path+0x11a>
 80127aa:	2305      	movs	r3, #5
 80127ac:	75fb      	strb	r3, [r7, #23]
				break;
 80127ae:	e026      	b.n	80127fe <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80127b0:	7afb      	ldrb	r3, [r7, #11]
 80127b2:	f003 0304 	and.w	r3, r3, #4
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d123      	bne.n	8012802 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80127ba:	693b      	ldr	r3, [r7, #16]
 80127bc:	799b      	ldrb	r3, [r3, #6]
 80127be:	f003 0310 	and.w	r3, r3, #16
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d102      	bne.n	80127cc <follow_path+0xe8>
				res = FR_NO_PATH; break;
 80127c6:	2305      	movs	r3, #5
 80127c8:	75fb      	strb	r3, [r7, #23]
 80127ca:	e01b      	b.n	8012804 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	695b      	ldr	r3, [r3, #20]
 80127d6:	68fa      	ldr	r2, [r7, #12]
 80127d8:	8992      	ldrh	r2, [r2, #12]
 80127da:	fbb3 f0f2 	udiv	r0, r3, r2
 80127de:	fb02 f200 	mul.w	r2, r2, r0
 80127e2:	1a9b      	subs	r3, r3, r2
 80127e4:	440b      	add	r3, r1
 80127e6:	4619      	mov	r1, r3
 80127e8:	68f8      	ldr	r0, [r7, #12]
 80127ea:	f7ff fd70 	bl	80122ce <ld_clust>
 80127ee:	4602      	mov	r2, r0
 80127f0:	693b      	ldr	r3, [r7, #16]
 80127f2:	609a      	str	r2, [r3, #8]
 80127f4:	e7aa      	b.n	801274c <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80127f6:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80127f8:	e7a8      	b.n	801274c <follow_path+0x68>
			if (res != FR_OK) break;
 80127fa:	bf00      	nop
 80127fc:	e002      	b.n	8012804 <follow_path+0x120>
				break;
 80127fe:	bf00      	nop
 8012800:	e000      	b.n	8012804 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012802:	bf00      	nop
			}
		}
	}

	return res;
 8012804:	7dfb      	ldrb	r3, [r7, #23]
}
 8012806:	4618      	mov	r0, r3
 8012808:	3718      	adds	r7, #24
 801280a:	46bd      	mov	sp, r7
 801280c:	bd80      	pop	{r7, pc}

0801280e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801280e:	b480      	push	{r7}
 8012810:	b087      	sub	sp, #28
 8012812:	af00      	add	r7, sp, #0
 8012814:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8012816:	f04f 33ff 	mov.w	r3, #4294967295
 801281a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d031      	beq.n	8012888 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	617b      	str	r3, [r7, #20]
 801282a:	e002      	b.n	8012832 <get_ldnumber+0x24>
 801282c:	697b      	ldr	r3, [r7, #20]
 801282e:	3301      	adds	r3, #1
 8012830:	617b      	str	r3, [r7, #20]
 8012832:	697b      	ldr	r3, [r7, #20]
 8012834:	781b      	ldrb	r3, [r3, #0]
 8012836:	2b20      	cmp	r3, #32
 8012838:	d903      	bls.n	8012842 <get_ldnumber+0x34>
 801283a:	697b      	ldr	r3, [r7, #20]
 801283c:	781b      	ldrb	r3, [r3, #0]
 801283e:	2b3a      	cmp	r3, #58	; 0x3a
 8012840:	d1f4      	bne.n	801282c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012842:	697b      	ldr	r3, [r7, #20]
 8012844:	781b      	ldrb	r3, [r3, #0]
 8012846:	2b3a      	cmp	r3, #58	; 0x3a
 8012848:	d11c      	bne.n	8012884 <get_ldnumber+0x76>
			tp = *path;
 801284a:	687b      	ldr	r3, [r7, #4]
 801284c:	681b      	ldr	r3, [r3, #0]
 801284e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012850:	68fb      	ldr	r3, [r7, #12]
 8012852:	1c5a      	adds	r2, r3, #1
 8012854:	60fa      	str	r2, [r7, #12]
 8012856:	781b      	ldrb	r3, [r3, #0]
 8012858:	3b30      	subs	r3, #48	; 0x30
 801285a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 801285c:	68bb      	ldr	r3, [r7, #8]
 801285e:	2b09      	cmp	r3, #9
 8012860:	d80e      	bhi.n	8012880 <get_ldnumber+0x72>
 8012862:	68fa      	ldr	r2, [r7, #12]
 8012864:	697b      	ldr	r3, [r7, #20]
 8012866:	429a      	cmp	r2, r3
 8012868:	d10a      	bne.n	8012880 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 801286a:	68bb      	ldr	r3, [r7, #8]
 801286c:	2b00      	cmp	r3, #0
 801286e:	d107      	bne.n	8012880 <get_ldnumber+0x72>
					vol = (int)i;
 8012870:	68bb      	ldr	r3, [r7, #8]
 8012872:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012874:	697b      	ldr	r3, [r7, #20]
 8012876:	3301      	adds	r3, #1
 8012878:	617b      	str	r3, [r7, #20]
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	697a      	ldr	r2, [r7, #20]
 801287e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012880:	693b      	ldr	r3, [r7, #16]
 8012882:	e002      	b.n	801288a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012884:	2300      	movs	r3, #0
 8012886:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012888:	693b      	ldr	r3, [r7, #16]
}
 801288a:	4618      	mov	r0, r3
 801288c:	371c      	adds	r7, #28
 801288e:	46bd      	mov	sp, r7
 8012890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012894:	4770      	bx	lr
	...

08012898 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012898:	b580      	push	{r7, lr}
 801289a:	b082      	sub	sp, #8
 801289c:	af00      	add	r7, sp, #0
 801289e:	6078      	str	r0, [r7, #4]
 80128a0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	2200      	movs	r2, #0
 80128a6:	70da      	strb	r2, [r3, #3]
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	f04f 32ff 	mov.w	r2, #4294967295
 80128ae:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80128b0:	6839      	ldr	r1, [r7, #0]
 80128b2:	6878      	ldr	r0, [r7, #4]
 80128b4:	f7fe ff8c 	bl	80117d0 <move_window>
 80128b8:	4603      	mov	r3, r0
 80128ba:	2b00      	cmp	r3, #0
 80128bc:	d001      	beq.n	80128c2 <check_fs+0x2a>
 80128be:	2304      	movs	r3, #4
 80128c0:	e038      	b.n	8012934 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	3338      	adds	r3, #56	; 0x38
 80128c6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80128ca:	4618      	mov	r0, r3
 80128cc:	f7fe fcd0 	bl	8011270 <ld_word>
 80128d0:	4603      	mov	r3, r0
 80128d2:	461a      	mov	r2, r3
 80128d4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80128d8:	429a      	cmp	r2, r3
 80128da:	d001      	beq.n	80128e0 <check_fs+0x48>
 80128dc:	2303      	movs	r3, #3
 80128de:	e029      	b.n	8012934 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80128e6:	2be9      	cmp	r3, #233	; 0xe9
 80128e8:	d009      	beq.n	80128fe <check_fs+0x66>
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80128f0:	2beb      	cmp	r3, #235	; 0xeb
 80128f2:	d11e      	bne.n	8012932 <check_fs+0x9a>
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80128fa:	2b90      	cmp	r3, #144	; 0x90
 80128fc:	d119      	bne.n	8012932 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	3338      	adds	r3, #56	; 0x38
 8012902:	3336      	adds	r3, #54	; 0x36
 8012904:	4618      	mov	r0, r3
 8012906:	f7fe fccb 	bl	80112a0 <ld_dword>
 801290a:	4603      	mov	r3, r0
 801290c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012910:	4a0a      	ldr	r2, [pc, #40]	; (801293c <check_fs+0xa4>)
 8012912:	4293      	cmp	r3, r2
 8012914:	d101      	bne.n	801291a <check_fs+0x82>
 8012916:	2300      	movs	r3, #0
 8012918:	e00c      	b.n	8012934 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	3338      	adds	r3, #56	; 0x38
 801291e:	3352      	adds	r3, #82	; 0x52
 8012920:	4618      	mov	r0, r3
 8012922:	f7fe fcbd 	bl	80112a0 <ld_dword>
 8012926:	4602      	mov	r2, r0
 8012928:	4b05      	ldr	r3, [pc, #20]	; (8012940 <check_fs+0xa8>)
 801292a:	429a      	cmp	r2, r3
 801292c:	d101      	bne.n	8012932 <check_fs+0x9a>
 801292e:	2300      	movs	r3, #0
 8012930:	e000      	b.n	8012934 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012932:	2302      	movs	r3, #2
}
 8012934:	4618      	mov	r0, r3
 8012936:	3708      	adds	r7, #8
 8012938:	46bd      	mov	sp, r7
 801293a:	bd80      	pop	{r7, pc}
 801293c:	00544146 	.word	0x00544146
 8012940:	33544146 	.word	0x33544146

08012944 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012944:	b580      	push	{r7, lr}
 8012946:	b096      	sub	sp, #88	; 0x58
 8012948:	af00      	add	r7, sp, #0
 801294a:	60f8      	str	r0, [r7, #12]
 801294c:	60b9      	str	r1, [r7, #8]
 801294e:	4613      	mov	r3, r2
 8012950:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012952:	68bb      	ldr	r3, [r7, #8]
 8012954:	2200      	movs	r2, #0
 8012956:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012958:	68f8      	ldr	r0, [r7, #12]
 801295a:	f7ff ff58 	bl	801280e <get_ldnumber>
 801295e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012960:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012962:	2b00      	cmp	r3, #0
 8012964:	da01      	bge.n	801296a <find_volume+0x26>
 8012966:	230b      	movs	r3, #11
 8012968:	e268      	b.n	8012e3c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 801296a:	4ab0      	ldr	r2, [pc, #704]	; (8012c2c <find_volume+0x2e8>)
 801296c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801296e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012972:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012976:	2b00      	cmp	r3, #0
 8012978:	d101      	bne.n	801297e <find_volume+0x3a>
 801297a:	230c      	movs	r3, #12
 801297c:	e25e      	b.n	8012e3c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 801297e:	68bb      	ldr	r3, [r7, #8]
 8012980:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012982:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012984:	79fb      	ldrb	r3, [r7, #7]
 8012986:	f023 0301 	bic.w	r3, r3, #1
 801298a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 801298c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801298e:	781b      	ldrb	r3, [r3, #0]
 8012990:	2b00      	cmp	r3, #0
 8012992:	d01a      	beq.n	80129ca <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012996:	785b      	ldrb	r3, [r3, #1]
 8012998:	4618      	mov	r0, r3
 801299a:	f7fe fbcb 	bl	8011134 <disk_status>
 801299e:	4603      	mov	r3, r0
 80129a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80129a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80129a8:	f003 0301 	and.w	r3, r3, #1
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d10c      	bne.n	80129ca <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80129b0:	79fb      	ldrb	r3, [r7, #7]
 80129b2:	2b00      	cmp	r3, #0
 80129b4:	d007      	beq.n	80129c6 <find_volume+0x82>
 80129b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80129ba:	f003 0304 	and.w	r3, r3, #4
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d001      	beq.n	80129c6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80129c2:	230a      	movs	r3, #10
 80129c4:	e23a      	b.n	8012e3c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 80129c6:	2300      	movs	r3, #0
 80129c8:	e238      	b.n	8012e3c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80129ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129cc:	2200      	movs	r2, #0
 80129ce:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80129d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80129d2:	b2da      	uxtb	r2, r3
 80129d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129d6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80129d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80129da:	785b      	ldrb	r3, [r3, #1]
 80129dc:	4618      	mov	r0, r3
 80129de:	f7fe fbc3 	bl	8011168 <disk_initialize>
 80129e2:	4603      	mov	r3, r0
 80129e4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80129e8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80129ec:	f003 0301 	and.w	r3, r3, #1
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d001      	beq.n	80129f8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80129f4:	2303      	movs	r3, #3
 80129f6:	e221      	b.n	8012e3c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80129f8:	79fb      	ldrb	r3, [r7, #7]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d007      	beq.n	8012a0e <find_volume+0xca>
 80129fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012a02:	f003 0304 	and.w	r3, r3, #4
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d001      	beq.n	8012a0e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012a0a:	230a      	movs	r3, #10
 8012a0c:	e216      	b.n	8012e3c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8012a0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a10:	7858      	ldrb	r0, [r3, #1]
 8012a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a14:	330c      	adds	r3, #12
 8012a16:	461a      	mov	r2, r3
 8012a18:	2102      	movs	r1, #2
 8012a1a:	f7fe fc0b 	bl	8011234 <disk_ioctl>
 8012a1e:	4603      	mov	r3, r0
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d001      	beq.n	8012a28 <find_volume+0xe4>
 8012a24:	2301      	movs	r3, #1
 8012a26:	e209      	b.n	8012e3c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8012a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a2a:	899b      	ldrh	r3, [r3, #12]
 8012a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012a30:	d80d      	bhi.n	8012a4e <find_volume+0x10a>
 8012a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a34:	899b      	ldrh	r3, [r3, #12]
 8012a36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012a3a:	d308      	bcc.n	8012a4e <find_volume+0x10a>
 8012a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a3e:	899b      	ldrh	r3, [r3, #12]
 8012a40:	461a      	mov	r2, r3
 8012a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a44:	899b      	ldrh	r3, [r3, #12]
 8012a46:	3b01      	subs	r3, #1
 8012a48:	4013      	ands	r3, r2
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d001      	beq.n	8012a52 <find_volume+0x10e>
 8012a4e:	2301      	movs	r3, #1
 8012a50:	e1f4      	b.n	8012e3c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012a52:	2300      	movs	r3, #0
 8012a54:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012a56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012a58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012a5a:	f7ff ff1d 	bl	8012898 <check_fs>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012a64:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012a68:	2b02      	cmp	r3, #2
 8012a6a:	d14b      	bne.n	8012b04 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012a6c:	2300      	movs	r3, #0
 8012a6e:	643b      	str	r3, [r7, #64]	; 0x40
 8012a70:	e01f      	b.n	8012ab2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a74:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012a78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012a7a:	011b      	lsls	r3, r3, #4
 8012a7c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012a80:	4413      	add	r3, r2
 8012a82:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a86:	3304      	adds	r3, #4
 8012a88:	781b      	ldrb	r3, [r3, #0]
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d006      	beq.n	8012a9c <find_volume+0x158>
 8012a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a90:	3308      	adds	r3, #8
 8012a92:	4618      	mov	r0, r3
 8012a94:	f7fe fc04 	bl	80112a0 <ld_dword>
 8012a98:	4602      	mov	r2, r0
 8012a9a:	e000      	b.n	8012a9e <find_volume+0x15a>
 8012a9c:	2200      	movs	r2, #0
 8012a9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012aa0:	009b      	lsls	r3, r3, #2
 8012aa2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8012aa6:	440b      	add	r3, r1
 8012aa8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012aac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012aae:	3301      	adds	r3, #1
 8012ab0:	643b      	str	r3, [r7, #64]	; 0x40
 8012ab2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ab4:	2b03      	cmp	r3, #3
 8012ab6:	d9dc      	bls.n	8012a72 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8012ab8:	2300      	movs	r3, #0
 8012aba:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8012abc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d002      	beq.n	8012ac8 <find_volume+0x184>
 8012ac2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ac4:	3b01      	subs	r3, #1
 8012ac6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8012ac8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012aca:	009b      	lsls	r3, r3, #2
 8012acc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8012ad0:	4413      	add	r3, r2
 8012ad2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8012ad6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8012ad8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d005      	beq.n	8012aea <find_volume+0x1a6>
 8012ade:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012ae0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012ae2:	f7ff fed9 	bl	8012898 <check_fs>
 8012ae6:	4603      	mov	r3, r0
 8012ae8:	e000      	b.n	8012aec <find_volume+0x1a8>
 8012aea:	2303      	movs	r3, #3
 8012aec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8012af0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012af4:	2b01      	cmp	r3, #1
 8012af6:	d905      	bls.n	8012b04 <find_volume+0x1c0>
 8012af8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012afa:	3301      	adds	r3, #1
 8012afc:	643b      	str	r3, [r7, #64]	; 0x40
 8012afe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b00:	2b03      	cmp	r3, #3
 8012b02:	d9e1      	bls.n	8012ac8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8012b04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012b08:	2b04      	cmp	r3, #4
 8012b0a:	d101      	bne.n	8012b10 <find_volume+0x1cc>
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	e195      	b.n	8012e3c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8012b10:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012b14:	2b01      	cmp	r3, #1
 8012b16:	d901      	bls.n	8012b1c <find_volume+0x1d8>
 8012b18:	230d      	movs	r3, #13
 8012b1a:	e18f      	b.n	8012e3c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b1e:	3338      	adds	r3, #56	; 0x38
 8012b20:	330b      	adds	r3, #11
 8012b22:	4618      	mov	r0, r3
 8012b24:	f7fe fba4 	bl	8011270 <ld_word>
 8012b28:	4603      	mov	r3, r0
 8012b2a:	461a      	mov	r2, r3
 8012b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b2e:	899b      	ldrh	r3, [r3, #12]
 8012b30:	429a      	cmp	r2, r3
 8012b32:	d001      	beq.n	8012b38 <find_volume+0x1f4>
 8012b34:	230d      	movs	r3, #13
 8012b36:	e181      	b.n	8012e3c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8012b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b3a:	3338      	adds	r3, #56	; 0x38
 8012b3c:	3316      	adds	r3, #22
 8012b3e:	4618      	mov	r0, r3
 8012b40:	f7fe fb96 	bl	8011270 <ld_word>
 8012b44:	4603      	mov	r3, r0
 8012b46:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8012b48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d106      	bne.n	8012b5c <find_volume+0x218>
 8012b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b50:	3338      	adds	r3, #56	; 0x38
 8012b52:	3324      	adds	r3, #36	; 0x24
 8012b54:	4618      	mov	r0, r3
 8012b56:	f7fe fba3 	bl	80112a0 <ld_dword>
 8012b5a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8012b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012b60:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b64:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8012b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b6a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b6e:	789b      	ldrb	r3, [r3, #2]
 8012b70:	2b01      	cmp	r3, #1
 8012b72:	d005      	beq.n	8012b80 <find_volume+0x23c>
 8012b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b76:	789b      	ldrb	r3, [r3, #2]
 8012b78:	2b02      	cmp	r3, #2
 8012b7a:	d001      	beq.n	8012b80 <find_volume+0x23c>
 8012b7c:	230d      	movs	r3, #13
 8012b7e:	e15d      	b.n	8012e3c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012b80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b82:	789b      	ldrb	r3, [r3, #2]
 8012b84:	461a      	mov	r2, r3
 8012b86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b88:	fb02 f303 	mul.w	r3, r2, r3
 8012b8c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8012b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012b94:	b29a      	uxth	r2, r3
 8012b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b98:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8012b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012b9c:	895b      	ldrh	r3, [r3, #10]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d008      	beq.n	8012bb4 <find_volume+0x270>
 8012ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ba4:	895b      	ldrh	r3, [r3, #10]
 8012ba6:	461a      	mov	r2, r3
 8012ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012baa:	895b      	ldrh	r3, [r3, #10]
 8012bac:	3b01      	subs	r3, #1
 8012bae:	4013      	ands	r3, r2
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d001      	beq.n	8012bb8 <find_volume+0x274>
 8012bb4:	230d      	movs	r3, #13
 8012bb6:	e141      	b.n	8012e3c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8012bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bba:	3338      	adds	r3, #56	; 0x38
 8012bbc:	3311      	adds	r3, #17
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	f7fe fb56 	bl	8011270 <ld_word>
 8012bc4:	4603      	mov	r3, r0
 8012bc6:	461a      	mov	r2, r3
 8012bc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bca:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8012bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bce:	891b      	ldrh	r3, [r3, #8]
 8012bd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012bd2:	8992      	ldrh	r2, [r2, #12]
 8012bd4:	0952      	lsrs	r2, r2, #5
 8012bd6:	b292      	uxth	r2, r2
 8012bd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8012bdc:	fb02 f201 	mul.w	r2, r2, r1
 8012be0:	1a9b      	subs	r3, r3, r2
 8012be2:	b29b      	uxth	r3, r3
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d001      	beq.n	8012bec <find_volume+0x2a8>
 8012be8:	230d      	movs	r3, #13
 8012bea:	e127      	b.n	8012e3c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8012bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012bee:	3338      	adds	r3, #56	; 0x38
 8012bf0:	3313      	adds	r3, #19
 8012bf2:	4618      	mov	r0, r3
 8012bf4:	f7fe fb3c 	bl	8011270 <ld_word>
 8012bf8:	4603      	mov	r3, r0
 8012bfa:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012bfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012bfe:	2b00      	cmp	r3, #0
 8012c00:	d106      	bne.n	8012c10 <find_volume+0x2cc>
 8012c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c04:	3338      	adds	r3, #56	; 0x38
 8012c06:	3320      	adds	r3, #32
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f7fe fb49 	bl	80112a0 <ld_dword>
 8012c0e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c12:	3338      	adds	r3, #56	; 0x38
 8012c14:	330e      	adds	r3, #14
 8012c16:	4618      	mov	r0, r3
 8012c18:	f7fe fb2a 	bl	8011270 <ld_word>
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012c20:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d104      	bne.n	8012c30 <find_volume+0x2ec>
 8012c26:	230d      	movs	r3, #13
 8012c28:	e108      	b.n	8012e3c <find_volume+0x4f8>
 8012c2a:	bf00      	nop
 8012c2c:	2004819c 	.word	0x2004819c

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012c30:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012c32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012c34:	4413      	add	r3, r2
 8012c36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012c38:	8911      	ldrh	r1, [r2, #8]
 8012c3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012c3c:	8992      	ldrh	r2, [r2, #12]
 8012c3e:	0952      	lsrs	r2, r2, #5
 8012c40:	b292      	uxth	r2, r2
 8012c42:	fbb1 f2f2 	udiv	r2, r1, r2
 8012c46:	b292      	uxth	r2, r2
 8012c48:	4413      	add	r3, r2
 8012c4a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012c4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c50:	429a      	cmp	r2, r3
 8012c52:	d201      	bcs.n	8012c58 <find_volume+0x314>
 8012c54:	230d      	movs	r3, #13
 8012c56:	e0f1      	b.n	8012e3c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012c58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c5c:	1ad3      	subs	r3, r2, r3
 8012c5e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012c60:	8952      	ldrh	r2, [r2, #10]
 8012c62:	fbb3 f3f2 	udiv	r3, r3, r2
 8012c66:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8012c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c6a:	2b00      	cmp	r3, #0
 8012c6c:	d101      	bne.n	8012c72 <find_volume+0x32e>
 8012c6e:	230d      	movs	r3, #13
 8012c70:	e0e4      	b.n	8012e3c <find_volume+0x4f8>
		fmt = FS_FAT32;
 8012c72:	2303      	movs	r3, #3
 8012c74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8012c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c7a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8012c7e:	4293      	cmp	r3, r2
 8012c80:	d802      	bhi.n	8012c88 <find_volume+0x344>
 8012c82:	2302      	movs	r3, #2
 8012c84:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8012c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c8a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8012c8e:	4293      	cmp	r3, r2
 8012c90:	d802      	bhi.n	8012c98 <find_volume+0x354>
 8012c92:	2301      	movs	r3, #1
 8012c94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012c9a:	1c9a      	adds	r2, r3, #2
 8012c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012c9e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8012ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ca2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012ca4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012ca6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012ca8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012caa:	441a      	add	r2, r3
 8012cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cae:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8012cb0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cb4:	441a      	add	r2, r3
 8012cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cb8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8012cba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012cbe:	2b03      	cmp	r3, #3
 8012cc0:	d11e      	bne.n	8012d00 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cc4:	3338      	adds	r3, #56	; 0x38
 8012cc6:	332a      	adds	r3, #42	; 0x2a
 8012cc8:	4618      	mov	r0, r3
 8012cca:	f7fe fad1 	bl	8011270 <ld_word>
 8012cce:	4603      	mov	r3, r0
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d001      	beq.n	8012cd8 <find_volume+0x394>
 8012cd4:	230d      	movs	r3, #13
 8012cd6:	e0b1      	b.n	8012e3c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cda:	891b      	ldrh	r3, [r3, #8]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d001      	beq.n	8012ce4 <find_volume+0x3a0>
 8012ce0:	230d      	movs	r3, #13
 8012ce2:	e0ab      	b.n	8012e3c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ce6:	3338      	adds	r3, #56	; 0x38
 8012ce8:	332c      	adds	r3, #44	; 0x2c
 8012cea:	4618      	mov	r0, r3
 8012cec:	f7fe fad8 	bl	80112a0 <ld_dword>
 8012cf0:	4602      	mov	r2, r0
 8012cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cf4:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012cf8:	69db      	ldr	r3, [r3, #28]
 8012cfa:	009b      	lsls	r3, r3, #2
 8012cfc:	647b      	str	r3, [r7, #68]	; 0x44
 8012cfe:	e01f      	b.n	8012d40 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8012d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d02:	891b      	ldrh	r3, [r3, #8]
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d101      	bne.n	8012d0c <find_volume+0x3c8>
 8012d08:	230d      	movs	r3, #13
 8012d0a:	e097      	b.n	8012e3c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8012d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d0e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012d12:	441a      	add	r2, r3
 8012d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d16:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012d18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012d1c:	2b02      	cmp	r3, #2
 8012d1e:	d103      	bne.n	8012d28 <find_volume+0x3e4>
 8012d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d22:	69db      	ldr	r3, [r3, #28]
 8012d24:	005b      	lsls	r3, r3, #1
 8012d26:	e00a      	b.n	8012d3e <find_volume+0x3fa>
 8012d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d2a:	69da      	ldr	r2, [r3, #28]
 8012d2c:	4613      	mov	r3, r2
 8012d2e:	005b      	lsls	r3, r3, #1
 8012d30:	4413      	add	r3, r2
 8012d32:	085a      	lsrs	r2, r3, #1
 8012d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d36:	69db      	ldr	r3, [r3, #28]
 8012d38:	f003 0301 	and.w	r3, r3, #1
 8012d3c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8012d3e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8012d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d42:	6a1a      	ldr	r2, [r3, #32]
 8012d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d46:	899b      	ldrh	r3, [r3, #12]
 8012d48:	4619      	mov	r1, r3
 8012d4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012d4c:	440b      	add	r3, r1
 8012d4e:	3b01      	subs	r3, #1
 8012d50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012d52:	8989      	ldrh	r1, [r1, #12]
 8012d54:	fbb3 f3f1 	udiv	r3, r3, r1
 8012d58:	429a      	cmp	r2, r3
 8012d5a:	d201      	bcs.n	8012d60 <find_volume+0x41c>
 8012d5c:	230d      	movs	r3, #13
 8012d5e:	e06d      	b.n	8012e3c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d62:	f04f 32ff 	mov.w	r2, #4294967295
 8012d66:	615a      	str	r2, [r3, #20]
 8012d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d6a:	695a      	ldr	r2, [r3, #20]
 8012d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d6e:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8012d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d72:	2280      	movs	r2, #128	; 0x80
 8012d74:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8012d76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012d7a:	2b03      	cmp	r3, #3
 8012d7c:	d149      	bne.n	8012e12 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8012d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012d80:	3338      	adds	r3, #56	; 0x38
 8012d82:	3330      	adds	r3, #48	; 0x30
 8012d84:	4618      	mov	r0, r3
 8012d86:	f7fe fa73 	bl	8011270 <ld_word>
 8012d8a:	4603      	mov	r3, r0
 8012d8c:	2b01      	cmp	r3, #1
 8012d8e:	d140      	bne.n	8012e12 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8012d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012d92:	3301      	adds	r3, #1
 8012d94:	4619      	mov	r1, r3
 8012d96:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012d98:	f7fe fd1a 	bl	80117d0 <move_window>
 8012d9c:	4603      	mov	r3, r0
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d137      	bne.n	8012e12 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8012da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012da4:	2200      	movs	r2, #0
 8012da6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8012da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012daa:	3338      	adds	r3, #56	; 0x38
 8012dac:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012db0:	4618      	mov	r0, r3
 8012db2:	f7fe fa5d 	bl	8011270 <ld_word>
 8012db6:	4603      	mov	r3, r0
 8012db8:	461a      	mov	r2, r3
 8012dba:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012dbe:	429a      	cmp	r2, r3
 8012dc0:	d127      	bne.n	8012e12 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dc4:	3338      	adds	r3, #56	; 0x38
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	f7fe fa6a 	bl	80112a0 <ld_dword>
 8012dcc:	4602      	mov	r2, r0
 8012dce:	4b1d      	ldr	r3, [pc, #116]	; (8012e44 <find_volume+0x500>)
 8012dd0:	429a      	cmp	r2, r3
 8012dd2:	d11e      	bne.n	8012e12 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dd6:	3338      	adds	r3, #56	; 0x38
 8012dd8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012ddc:	4618      	mov	r0, r3
 8012dde:	f7fe fa5f 	bl	80112a0 <ld_dword>
 8012de2:	4602      	mov	r2, r0
 8012de4:	4b18      	ldr	r3, [pc, #96]	; (8012e48 <find_volume+0x504>)
 8012de6:	429a      	cmp	r2, r3
 8012de8:	d113      	bne.n	8012e12 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8012dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dec:	3338      	adds	r3, #56	; 0x38
 8012dee:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8012df2:	4618      	mov	r0, r3
 8012df4:	f7fe fa54 	bl	80112a0 <ld_dword>
 8012df8:	4602      	mov	r2, r0
 8012dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012dfc:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e00:	3338      	adds	r3, #56	; 0x38
 8012e02:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8012e06:	4618      	mov	r0, r3
 8012e08:	f7fe fa4a 	bl	80112a0 <ld_dword>
 8012e0c:	4602      	mov	r2, r0
 8012e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e10:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012e12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e14:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8012e18:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8012e1a:	4b0c      	ldr	r3, [pc, #48]	; (8012e4c <find_volume+0x508>)
 8012e1c:	881b      	ldrh	r3, [r3, #0]
 8012e1e:	3301      	adds	r3, #1
 8012e20:	b29a      	uxth	r2, r3
 8012e22:	4b0a      	ldr	r3, [pc, #40]	; (8012e4c <find_volume+0x508>)
 8012e24:	801a      	strh	r2, [r3, #0]
 8012e26:	4b09      	ldr	r3, [pc, #36]	; (8012e4c <find_volume+0x508>)
 8012e28:	881a      	ldrh	r2, [r3, #0]
 8012e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e2c:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8012e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e30:	2200      	movs	r2, #0
 8012e32:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012e34:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012e36:	f7fe fc63 	bl	8011700 <clear_lock>
#endif
	return FR_OK;
 8012e3a:	2300      	movs	r3, #0
}
 8012e3c:	4618      	mov	r0, r3
 8012e3e:	3758      	adds	r7, #88	; 0x58
 8012e40:	46bd      	mov	sp, r7
 8012e42:	bd80      	pop	{r7, pc}
 8012e44:	41615252 	.word	0x41615252
 8012e48:	61417272 	.word	0x61417272
 8012e4c:	200481a0 	.word	0x200481a0

08012e50 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012e50:	b580      	push	{r7, lr}
 8012e52:	b084      	sub	sp, #16
 8012e54:	af00      	add	r7, sp, #0
 8012e56:	6078      	str	r0, [r7, #4]
 8012e58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8012e5a:	2309      	movs	r3, #9
 8012e5c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	2b00      	cmp	r3, #0
 8012e62:	d01c      	beq.n	8012e9e <validate+0x4e>
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d018      	beq.n	8012e9e <validate+0x4e>
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	681b      	ldr	r3, [r3, #0]
 8012e70:	781b      	ldrb	r3, [r3, #0]
 8012e72:	2b00      	cmp	r3, #0
 8012e74:	d013      	beq.n	8012e9e <validate+0x4e>
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	889a      	ldrh	r2, [r3, #4]
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	88db      	ldrh	r3, [r3, #6]
 8012e80:	429a      	cmp	r2, r3
 8012e82:	d10c      	bne.n	8012e9e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	785b      	ldrb	r3, [r3, #1]
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	f7fe f952 	bl	8011134 <disk_status>
 8012e90:	4603      	mov	r3, r0
 8012e92:	f003 0301 	and.w	r3, r3, #1
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d101      	bne.n	8012e9e <validate+0x4e>
			res = FR_OK;
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8012e9e:	7bfb      	ldrb	r3, [r7, #15]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d102      	bne.n	8012eaa <validate+0x5a>
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	681b      	ldr	r3, [r3, #0]
 8012ea8:	e000      	b.n	8012eac <validate+0x5c>
 8012eaa:	2300      	movs	r3, #0
 8012eac:	683a      	ldr	r2, [r7, #0]
 8012eae:	6013      	str	r3, [r2, #0]
	return res;
 8012eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	3710      	adds	r7, #16
 8012eb6:	46bd      	mov	sp, r7
 8012eb8:	bd80      	pop	{r7, pc}
	...

08012ebc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b088      	sub	sp, #32
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	60f8      	str	r0, [r7, #12]
 8012ec4:	60b9      	str	r1, [r7, #8]
 8012ec6:	4613      	mov	r3, r2
 8012ec8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8012eca:	68bb      	ldr	r3, [r7, #8]
 8012ecc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8012ece:	f107 0310 	add.w	r3, r7, #16
 8012ed2:	4618      	mov	r0, r3
 8012ed4:	f7ff fc9b 	bl	801280e <get_ldnumber>
 8012ed8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8012eda:	69fb      	ldr	r3, [r7, #28]
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	da01      	bge.n	8012ee4 <f_mount+0x28>
 8012ee0:	230b      	movs	r3, #11
 8012ee2:	e02b      	b.n	8012f3c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012ee4:	4a17      	ldr	r2, [pc, #92]	; (8012f44 <f_mount+0x88>)
 8012ee6:	69fb      	ldr	r3, [r7, #28]
 8012ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012eec:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012eee:	69bb      	ldr	r3, [r7, #24]
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d005      	beq.n	8012f00 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012ef4:	69b8      	ldr	r0, [r7, #24]
 8012ef6:	f7fe fc03 	bl	8011700 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012efa:	69bb      	ldr	r3, [r7, #24]
 8012efc:	2200      	movs	r2, #0
 8012efe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d002      	beq.n	8012f0c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8012f06:	68fb      	ldr	r3, [r7, #12]
 8012f08:	2200      	movs	r2, #0
 8012f0a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8012f0c:	68fa      	ldr	r2, [r7, #12]
 8012f0e:	490d      	ldr	r1, [pc, #52]	; (8012f44 <f_mount+0x88>)
 8012f10:	69fb      	ldr	r3, [r7, #28]
 8012f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	2b00      	cmp	r3, #0
 8012f1a:	d002      	beq.n	8012f22 <f_mount+0x66>
 8012f1c:	79fb      	ldrb	r3, [r7, #7]
 8012f1e:	2b01      	cmp	r3, #1
 8012f20:	d001      	beq.n	8012f26 <f_mount+0x6a>
 8012f22:	2300      	movs	r3, #0
 8012f24:	e00a      	b.n	8012f3c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012f26:	f107 010c 	add.w	r1, r7, #12
 8012f2a:	f107 0308 	add.w	r3, r7, #8
 8012f2e:	2200      	movs	r2, #0
 8012f30:	4618      	mov	r0, r3
 8012f32:	f7ff fd07 	bl	8012944 <find_volume>
 8012f36:	4603      	mov	r3, r0
 8012f38:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8012f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8012f3c:	4618      	mov	r0, r3
 8012f3e:	3720      	adds	r7, #32
 8012f40:	46bd      	mov	sp, r7
 8012f42:	bd80      	pop	{r7, pc}
 8012f44:	2004819c 	.word	0x2004819c

08012f48 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b098      	sub	sp, #96	; 0x60
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	60f8      	str	r0, [r7, #12]
 8012f50:	60b9      	str	r1, [r7, #8]
 8012f52:	4613      	mov	r3, r2
 8012f54:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8012f56:	68fb      	ldr	r3, [r7, #12]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d101      	bne.n	8012f60 <f_open+0x18>
 8012f5c:	2309      	movs	r3, #9
 8012f5e:	e1ba      	b.n	80132d6 <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8012f60:	79fb      	ldrb	r3, [r7, #7]
 8012f62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012f66:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8012f68:	79fa      	ldrb	r2, [r7, #7]
 8012f6a:	f107 0110 	add.w	r1, r7, #16
 8012f6e:	f107 0308 	add.w	r3, r7, #8
 8012f72:	4618      	mov	r0, r3
 8012f74:	f7ff fce6 	bl	8012944 <find_volume>
 8012f78:	4603      	mov	r3, r0
 8012f7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8012f7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	f040 819e 	bne.w	80132c4 <f_open+0x37c>
		dj.obj.fs = fs;
 8012f88:	693b      	ldr	r3, [r7, #16]
 8012f8a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8012f8c:	68ba      	ldr	r2, [r7, #8]
 8012f8e:	f107 0314 	add.w	r3, r7, #20
 8012f92:	4611      	mov	r1, r2
 8012f94:	4618      	mov	r0, r3
 8012f96:	f7ff fba5 	bl	80126e4 <follow_path>
 8012f9a:	4603      	mov	r3, r0
 8012f9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8012fa0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d11a      	bne.n	8012fde <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012fa8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8012fac:	b25b      	sxtb	r3, r3
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	da03      	bge.n	8012fba <f_open+0x72>
				res = FR_INVALID_NAME;
 8012fb2:	2306      	movs	r3, #6
 8012fb4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8012fb8:	e011      	b.n	8012fde <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012fba:	79fb      	ldrb	r3, [r7, #7]
 8012fbc:	f023 0301 	bic.w	r3, r3, #1
 8012fc0:	2b00      	cmp	r3, #0
 8012fc2:	bf14      	ite	ne
 8012fc4:	2301      	movne	r3, #1
 8012fc6:	2300      	moveq	r3, #0
 8012fc8:	b2db      	uxtb	r3, r3
 8012fca:	461a      	mov	r2, r3
 8012fcc:	f107 0314 	add.w	r3, r7, #20
 8012fd0:	4611      	mov	r1, r2
 8012fd2:	4618      	mov	r0, r3
 8012fd4:	f7fe fa4c 	bl	8011470 <chk_lock>
 8012fd8:	4603      	mov	r3, r0
 8012fda:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8012fde:	79fb      	ldrb	r3, [r7, #7]
 8012fe0:	f003 031c 	and.w	r3, r3, #28
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d07e      	beq.n	80130e6 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8012fe8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d017      	beq.n	8013020 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8012ff0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8012ff4:	2b04      	cmp	r3, #4
 8012ff6:	d10e      	bne.n	8013016 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8012ff8:	f7fe fa96 	bl	8011528 <enq_lock>
 8012ffc:	4603      	mov	r3, r0
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d006      	beq.n	8013010 <f_open+0xc8>
 8013002:	f107 0314 	add.w	r3, r7, #20
 8013006:	4618      	mov	r0, r3
 8013008:	f7ff fa52 	bl	80124b0 <dir_register>
 801300c:	4603      	mov	r3, r0
 801300e:	e000      	b.n	8013012 <f_open+0xca>
 8013010:	2312      	movs	r3, #18
 8013012:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8013016:	79fb      	ldrb	r3, [r7, #7]
 8013018:	f043 0308 	orr.w	r3, r3, #8
 801301c:	71fb      	strb	r3, [r7, #7]
 801301e:	e010      	b.n	8013042 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013020:	7ebb      	ldrb	r3, [r7, #26]
 8013022:	f003 0311 	and.w	r3, r3, #17
 8013026:	2b00      	cmp	r3, #0
 8013028:	d003      	beq.n	8013032 <f_open+0xea>
					res = FR_DENIED;
 801302a:	2307      	movs	r3, #7
 801302c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8013030:	e007      	b.n	8013042 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8013032:	79fb      	ldrb	r3, [r7, #7]
 8013034:	f003 0304 	and.w	r3, r3, #4
 8013038:	2b00      	cmp	r3, #0
 801303a:	d002      	beq.n	8013042 <f_open+0xfa>
 801303c:	2308      	movs	r3, #8
 801303e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8013042:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013046:	2b00      	cmp	r3, #0
 8013048:	d167      	bne.n	801311a <f_open+0x1d2>
 801304a:	79fb      	ldrb	r3, [r7, #7]
 801304c:	f003 0308 	and.w	r3, r3, #8
 8013050:	2b00      	cmp	r3, #0
 8013052:	d062      	beq.n	801311a <f_open+0x1d2>
				dw = GET_FATTIME();
 8013054:	4ba2      	ldr	r3, [pc, #648]	; (80132e0 <f_open+0x398>)
 8013056:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8013058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801305a:	330e      	adds	r3, #14
 801305c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801305e:	4618      	mov	r0, r3
 8013060:	f7fe f95c 	bl	801131c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8013064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013066:	3316      	adds	r3, #22
 8013068:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801306a:	4618      	mov	r0, r3
 801306c:	f7fe f956 	bl	801131c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8013070:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013072:	330b      	adds	r3, #11
 8013074:	2220      	movs	r2, #32
 8013076:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8013078:	693b      	ldr	r3, [r7, #16]
 801307a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801307c:	4611      	mov	r1, r2
 801307e:	4618      	mov	r0, r3
 8013080:	f7ff f925 	bl	80122ce <ld_clust>
 8013084:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8013086:	693b      	ldr	r3, [r7, #16]
 8013088:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801308a:	2200      	movs	r2, #0
 801308c:	4618      	mov	r0, r3
 801308e:	f7ff f93d 	bl	801230c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8013092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013094:	331c      	adds	r3, #28
 8013096:	2100      	movs	r1, #0
 8013098:	4618      	mov	r0, r3
 801309a:	f7fe f93f 	bl	801131c <st_dword>
					fs->wflag = 1;
 801309e:	693b      	ldr	r3, [r7, #16]
 80130a0:	2201      	movs	r2, #1
 80130a2:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80130a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	d037      	beq.n	801311a <f_open+0x1d2>
						dw = fs->winsect;
 80130aa:	693b      	ldr	r3, [r7, #16]
 80130ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80130ae:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80130b0:	f107 0314 	add.w	r3, r7, #20
 80130b4:	2200      	movs	r2, #0
 80130b6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80130b8:	4618      	mov	r0, r3
 80130ba:	f7fe fe2d 	bl	8011d18 <remove_chain>
 80130be:	4603      	mov	r3, r0
 80130c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80130c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d126      	bne.n	801311a <f_open+0x1d2>
							res = move_window(fs, dw);
 80130cc:	693b      	ldr	r3, [r7, #16]
 80130ce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80130d0:	4618      	mov	r0, r3
 80130d2:	f7fe fb7d 	bl	80117d0 <move_window>
 80130d6:	4603      	mov	r3, r0
 80130d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80130dc:	693b      	ldr	r3, [r7, #16]
 80130de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80130e0:	3a01      	subs	r2, #1
 80130e2:	611a      	str	r2, [r3, #16]
 80130e4:	e019      	b.n	801311a <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80130e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d115      	bne.n	801311a <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80130ee:	7ebb      	ldrb	r3, [r7, #26]
 80130f0:	f003 0310 	and.w	r3, r3, #16
 80130f4:	2b00      	cmp	r3, #0
 80130f6:	d003      	beq.n	8013100 <f_open+0x1b8>
					res = FR_NO_FILE;
 80130f8:	2304      	movs	r3, #4
 80130fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80130fe:	e00c      	b.n	801311a <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8013100:	79fb      	ldrb	r3, [r7, #7]
 8013102:	f003 0302 	and.w	r3, r3, #2
 8013106:	2b00      	cmp	r3, #0
 8013108:	d007      	beq.n	801311a <f_open+0x1d2>
 801310a:	7ebb      	ldrb	r3, [r7, #26]
 801310c:	f003 0301 	and.w	r3, r3, #1
 8013110:	2b00      	cmp	r3, #0
 8013112:	d002      	beq.n	801311a <f_open+0x1d2>
						res = FR_DENIED;
 8013114:	2307      	movs	r3, #7
 8013116:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 801311a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801311e:	2b00      	cmp	r3, #0
 8013120:	d128      	bne.n	8013174 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8013122:	79fb      	ldrb	r3, [r7, #7]
 8013124:	f003 0308 	and.w	r3, r3, #8
 8013128:	2b00      	cmp	r3, #0
 801312a:	d003      	beq.n	8013134 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 801312c:	79fb      	ldrb	r3, [r7, #7]
 801312e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013132:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8013134:	693b      	ldr	r3, [r7, #16]
 8013136:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801313c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013142:	79fb      	ldrb	r3, [r7, #7]
 8013144:	f023 0301 	bic.w	r3, r3, #1
 8013148:	2b00      	cmp	r3, #0
 801314a:	bf14      	ite	ne
 801314c:	2301      	movne	r3, #1
 801314e:	2300      	moveq	r3, #0
 8013150:	b2db      	uxtb	r3, r3
 8013152:	461a      	mov	r2, r3
 8013154:	f107 0314 	add.w	r3, r7, #20
 8013158:	4611      	mov	r1, r2
 801315a:	4618      	mov	r0, r3
 801315c:	f7fe fa06 	bl	801156c <inc_lock>
 8013160:	4602      	mov	r2, r0
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	691b      	ldr	r3, [r3, #16]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d102      	bne.n	8013174 <f_open+0x22c>
 801316e:	2302      	movs	r3, #2
 8013170:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8013174:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013178:	2b00      	cmp	r3, #0
 801317a:	f040 80a3 	bne.w	80132c4 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801317e:	693b      	ldr	r3, [r7, #16]
 8013180:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013182:	4611      	mov	r1, r2
 8013184:	4618      	mov	r0, r3
 8013186:	f7ff f8a2 	bl	80122ce <ld_clust>
 801318a:	4602      	mov	r2, r0
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8013190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013192:	331c      	adds	r3, #28
 8013194:	4618      	mov	r0, r3
 8013196:	f7fe f883 	bl	80112a0 <ld_dword>
 801319a:	4602      	mov	r2, r0
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80131a0:	68fb      	ldr	r3, [r7, #12]
 80131a2:	2200      	movs	r2, #0
 80131a4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80131a6:	693a      	ldr	r2, [r7, #16]
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80131ac:	693b      	ldr	r3, [r7, #16]
 80131ae:	88da      	ldrh	r2, [r3, #6]
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	79fa      	ldrb	r2, [r7, #7]
 80131b8:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	2200      	movs	r2, #0
 80131be:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	2200      	movs	r2, #0
 80131c4:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80131c6:	68fb      	ldr	r3, [r7, #12]
 80131c8:	2200      	movs	r2, #0
 80131ca:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	3330      	adds	r3, #48	; 0x30
 80131d0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80131d4:	2100      	movs	r1, #0
 80131d6:	4618      	mov	r0, r3
 80131d8:	f7fe f8ed 	bl	80113b6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80131dc:	79fb      	ldrb	r3, [r7, #7]
 80131de:	f003 0320 	and.w	r3, r3, #32
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d06e      	beq.n	80132c4 <f_open+0x37c>
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	68db      	ldr	r3, [r3, #12]
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d06a      	beq.n	80132c4 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80131ee:	68fb      	ldr	r3, [r7, #12]
 80131f0:	68da      	ldr	r2, [r3, #12]
 80131f2:	68fb      	ldr	r3, [r7, #12]
 80131f4:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80131f6:	693b      	ldr	r3, [r7, #16]
 80131f8:	895b      	ldrh	r3, [r3, #10]
 80131fa:	461a      	mov	r2, r3
 80131fc:	693b      	ldr	r3, [r7, #16]
 80131fe:	899b      	ldrh	r3, [r3, #12]
 8013200:	fb03 f302 	mul.w	r3, r3, r2
 8013204:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	689b      	ldr	r3, [r3, #8]
 801320a:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	68db      	ldr	r3, [r3, #12]
 8013210:	657b      	str	r3, [r7, #84]	; 0x54
 8013212:	e016      	b.n	8013242 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8013218:	4618      	mov	r0, r3
 801321a:	f7fe fb96 	bl	801194a <get_fat>
 801321e:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8013220:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013222:	2b01      	cmp	r3, #1
 8013224:	d802      	bhi.n	801322c <f_open+0x2e4>
 8013226:	2302      	movs	r3, #2
 8013228:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801322c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801322e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013232:	d102      	bne.n	801323a <f_open+0x2f2>
 8013234:	2301      	movs	r3, #1
 8013236:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801323a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801323c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801323e:	1ad3      	subs	r3, r2, r3
 8013240:	657b      	str	r3, [r7, #84]	; 0x54
 8013242:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8013246:	2b00      	cmp	r3, #0
 8013248:	d103      	bne.n	8013252 <f_open+0x30a>
 801324a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801324c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801324e:	429a      	cmp	r2, r3
 8013250:	d8e0      	bhi.n	8013214 <f_open+0x2cc>
				}
				fp->clust = clst;
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013256:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8013258:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801325c:	2b00      	cmp	r3, #0
 801325e:	d131      	bne.n	80132c4 <f_open+0x37c>
 8013260:	693b      	ldr	r3, [r7, #16]
 8013262:	899b      	ldrh	r3, [r3, #12]
 8013264:	461a      	mov	r2, r3
 8013266:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013268:	fbb3 f1f2 	udiv	r1, r3, r2
 801326c:	fb02 f201 	mul.w	r2, r2, r1
 8013270:	1a9b      	subs	r3, r3, r2
 8013272:	2b00      	cmp	r3, #0
 8013274:	d026      	beq.n	80132c4 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8013276:	693b      	ldr	r3, [r7, #16]
 8013278:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801327a:	4618      	mov	r0, r3
 801327c:	f7fe fb46 	bl	801190c <clust2sect>
 8013280:	6478      	str	r0, [r7, #68]	; 0x44
 8013282:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013284:	2b00      	cmp	r3, #0
 8013286:	d103      	bne.n	8013290 <f_open+0x348>
						res = FR_INT_ERR;
 8013288:	2302      	movs	r3, #2
 801328a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801328e:	e019      	b.n	80132c4 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8013290:	693b      	ldr	r3, [r7, #16]
 8013292:	899b      	ldrh	r3, [r3, #12]
 8013294:	461a      	mov	r2, r3
 8013296:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013298:	fbb3 f2f2 	udiv	r2, r3, r2
 801329c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801329e:	441a      	add	r2, r3
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80132a4:	693b      	ldr	r3, [r7, #16]
 80132a6:	7858      	ldrb	r0, [r3, #1]
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	6a1a      	ldr	r2, [r3, #32]
 80132b2:	2301      	movs	r3, #1
 80132b4:	f7fd ff7e 	bl	80111b4 <disk_read>
 80132b8:	4603      	mov	r3, r0
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d002      	beq.n	80132c4 <f_open+0x37c>
 80132be:	2301      	movs	r3, #1
 80132c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80132c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d002      	beq.n	80132d2 <f_open+0x38a>
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	2200      	movs	r2, #0
 80132d0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80132d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80132d6:	4618      	mov	r0, r3
 80132d8:	3760      	adds	r7, #96	; 0x60
 80132da:	46bd      	mov	sp, r7
 80132dc:	bd80      	pop	{r7, pc}
 80132de:	bf00      	nop
 80132e0:	274a0000 	.word	0x274a0000

080132e4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80132e4:	b580      	push	{r7, lr}
 80132e6:	b08e      	sub	sp, #56	; 0x38
 80132e8:	af00      	add	r7, sp, #0
 80132ea:	60f8      	str	r0, [r7, #12]
 80132ec:	60b9      	str	r1, [r7, #8]
 80132ee:	607a      	str	r2, [r7, #4]
 80132f0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80132f2:	68bb      	ldr	r3, [r7, #8]
 80132f4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80132f6:	683b      	ldr	r3, [r7, #0]
 80132f8:	2200      	movs	r2, #0
 80132fa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	f107 0214 	add.w	r2, r7, #20
 8013302:	4611      	mov	r1, r2
 8013304:	4618      	mov	r0, r3
 8013306:	f7ff fda3 	bl	8012e50 <validate>
 801330a:	4603      	mov	r3, r0
 801330c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013310:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013314:	2b00      	cmp	r3, #0
 8013316:	d107      	bne.n	8013328 <f_read+0x44>
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	7d5b      	ldrb	r3, [r3, #21]
 801331c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8013320:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013324:	2b00      	cmp	r3, #0
 8013326:	d002      	beq.n	801332e <f_read+0x4a>
 8013328:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801332c:	e135      	b.n	801359a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	7d1b      	ldrb	r3, [r3, #20]
 8013332:	f003 0301 	and.w	r3, r3, #1
 8013336:	2b00      	cmp	r3, #0
 8013338:	d101      	bne.n	801333e <f_read+0x5a>
 801333a:	2307      	movs	r3, #7
 801333c:	e12d      	b.n	801359a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 801333e:	68fb      	ldr	r3, [r7, #12]
 8013340:	68da      	ldr	r2, [r3, #12]
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	699b      	ldr	r3, [r3, #24]
 8013346:	1ad3      	subs	r3, r2, r3
 8013348:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801334a:	687a      	ldr	r2, [r7, #4]
 801334c:	6a3b      	ldr	r3, [r7, #32]
 801334e:	429a      	cmp	r2, r3
 8013350:	f240 811e 	bls.w	8013590 <f_read+0x2ac>
 8013354:	6a3b      	ldr	r3, [r7, #32]
 8013356:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8013358:	e11a      	b.n	8013590 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 801335a:	68fb      	ldr	r3, [r7, #12]
 801335c:	699b      	ldr	r3, [r3, #24]
 801335e:	697a      	ldr	r2, [r7, #20]
 8013360:	8992      	ldrh	r2, [r2, #12]
 8013362:	fbb3 f1f2 	udiv	r1, r3, r2
 8013366:	fb02 f201 	mul.w	r2, r2, r1
 801336a:	1a9b      	subs	r3, r3, r2
 801336c:	2b00      	cmp	r3, #0
 801336e:	f040 80d5 	bne.w	801351c <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8013372:	68fb      	ldr	r3, [r7, #12]
 8013374:	699b      	ldr	r3, [r3, #24]
 8013376:	697a      	ldr	r2, [r7, #20]
 8013378:	8992      	ldrh	r2, [r2, #12]
 801337a:	fbb3 f3f2 	udiv	r3, r3, r2
 801337e:	697a      	ldr	r2, [r7, #20]
 8013380:	8952      	ldrh	r2, [r2, #10]
 8013382:	3a01      	subs	r2, #1
 8013384:	4013      	ands	r3, r2
 8013386:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8013388:	69fb      	ldr	r3, [r7, #28]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d12f      	bne.n	80133ee <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801338e:	68fb      	ldr	r3, [r7, #12]
 8013390:	699b      	ldr	r3, [r3, #24]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d103      	bne.n	801339e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	689b      	ldr	r3, [r3, #8]
 801339a:	633b      	str	r3, [r7, #48]	; 0x30
 801339c:	e013      	b.n	80133c6 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d007      	beq.n	80133b6 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	699b      	ldr	r3, [r3, #24]
 80133aa:	4619      	mov	r1, r3
 80133ac:	68f8      	ldr	r0, [r7, #12]
 80133ae:	f7fe fdb0 	bl	8011f12 <clmt_clust>
 80133b2:	6338      	str	r0, [r7, #48]	; 0x30
 80133b4:	e007      	b.n	80133c6 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80133b6:	68fa      	ldr	r2, [r7, #12]
 80133b8:	68fb      	ldr	r3, [r7, #12]
 80133ba:	69db      	ldr	r3, [r3, #28]
 80133bc:	4619      	mov	r1, r3
 80133be:	4610      	mov	r0, r2
 80133c0:	f7fe fac3 	bl	801194a <get_fat>
 80133c4:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80133c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133c8:	2b01      	cmp	r3, #1
 80133ca:	d804      	bhi.n	80133d6 <f_read+0xf2>
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	2202      	movs	r2, #2
 80133d0:	755a      	strb	r2, [r3, #21]
 80133d2:	2302      	movs	r3, #2
 80133d4:	e0e1      	b.n	801359a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80133d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133dc:	d104      	bne.n	80133e8 <f_read+0x104>
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	2201      	movs	r2, #1
 80133e2:	755a      	strb	r2, [r3, #21]
 80133e4:	2301      	movs	r3, #1
 80133e6:	e0d8      	b.n	801359a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80133ec:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80133ee:	697a      	ldr	r2, [r7, #20]
 80133f0:	68fb      	ldr	r3, [r7, #12]
 80133f2:	69db      	ldr	r3, [r3, #28]
 80133f4:	4619      	mov	r1, r3
 80133f6:	4610      	mov	r0, r2
 80133f8:	f7fe fa88 	bl	801190c <clust2sect>
 80133fc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80133fe:	69bb      	ldr	r3, [r7, #24]
 8013400:	2b00      	cmp	r3, #0
 8013402:	d104      	bne.n	801340e <f_read+0x12a>
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	2202      	movs	r2, #2
 8013408:	755a      	strb	r2, [r3, #21]
 801340a:	2302      	movs	r3, #2
 801340c:	e0c5      	b.n	801359a <f_read+0x2b6>
			sect += csect;
 801340e:	69ba      	ldr	r2, [r7, #24]
 8013410:	69fb      	ldr	r3, [r7, #28]
 8013412:	4413      	add	r3, r2
 8013414:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8013416:	697b      	ldr	r3, [r7, #20]
 8013418:	899b      	ldrh	r3, [r3, #12]
 801341a:	461a      	mov	r2, r3
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013422:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8013424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013426:	2b00      	cmp	r3, #0
 8013428:	d041      	beq.n	80134ae <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801342a:	69fa      	ldr	r2, [r7, #28]
 801342c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801342e:	4413      	add	r3, r2
 8013430:	697a      	ldr	r2, [r7, #20]
 8013432:	8952      	ldrh	r2, [r2, #10]
 8013434:	4293      	cmp	r3, r2
 8013436:	d905      	bls.n	8013444 <f_read+0x160>
					cc = fs->csize - csect;
 8013438:	697b      	ldr	r3, [r7, #20]
 801343a:	895b      	ldrh	r3, [r3, #10]
 801343c:	461a      	mov	r2, r3
 801343e:	69fb      	ldr	r3, [r7, #28]
 8013440:	1ad3      	subs	r3, r2, r3
 8013442:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013444:	697b      	ldr	r3, [r7, #20]
 8013446:	7858      	ldrb	r0, [r3, #1]
 8013448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801344a:	69ba      	ldr	r2, [r7, #24]
 801344c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801344e:	f7fd feb1 	bl	80111b4 <disk_read>
 8013452:	4603      	mov	r3, r0
 8013454:	2b00      	cmp	r3, #0
 8013456:	d004      	beq.n	8013462 <f_read+0x17e>
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	2201      	movs	r2, #1
 801345c:	755a      	strb	r2, [r3, #21]
 801345e:	2301      	movs	r3, #1
 8013460:	e09b      	b.n	801359a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	7d1b      	ldrb	r3, [r3, #20]
 8013466:	b25b      	sxtb	r3, r3
 8013468:	2b00      	cmp	r3, #0
 801346a:	da18      	bge.n	801349e <f_read+0x1ba>
 801346c:	68fb      	ldr	r3, [r7, #12]
 801346e:	6a1a      	ldr	r2, [r3, #32]
 8013470:	69bb      	ldr	r3, [r7, #24]
 8013472:	1ad3      	subs	r3, r2, r3
 8013474:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013476:	429a      	cmp	r2, r3
 8013478:	d911      	bls.n	801349e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801347a:	68fb      	ldr	r3, [r7, #12]
 801347c:	6a1a      	ldr	r2, [r3, #32]
 801347e:	69bb      	ldr	r3, [r7, #24]
 8013480:	1ad3      	subs	r3, r2, r3
 8013482:	697a      	ldr	r2, [r7, #20]
 8013484:	8992      	ldrh	r2, [r2, #12]
 8013486:	fb02 f303 	mul.w	r3, r2, r3
 801348a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801348c:	18d0      	adds	r0, r2, r3
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013494:	697b      	ldr	r3, [r7, #20]
 8013496:	899b      	ldrh	r3, [r3, #12]
 8013498:	461a      	mov	r2, r3
 801349a:	f7fd ff6b 	bl	8011374 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	899b      	ldrh	r3, [r3, #12]
 80134a2:	461a      	mov	r2, r3
 80134a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134a6:	fb02 f303 	mul.w	r3, r2, r3
 80134aa:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80134ac:	e05c      	b.n	8013568 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	6a1b      	ldr	r3, [r3, #32]
 80134b2:	69ba      	ldr	r2, [r7, #24]
 80134b4:	429a      	cmp	r2, r3
 80134b6:	d02e      	beq.n	8013516 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80134b8:	68fb      	ldr	r3, [r7, #12]
 80134ba:	7d1b      	ldrb	r3, [r3, #20]
 80134bc:	b25b      	sxtb	r3, r3
 80134be:	2b00      	cmp	r3, #0
 80134c0:	da18      	bge.n	80134f4 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80134c2:	697b      	ldr	r3, [r7, #20]
 80134c4:	7858      	ldrb	r0, [r3, #1]
 80134c6:	68fb      	ldr	r3, [r7, #12]
 80134c8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80134cc:	68fb      	ldr	r3, [r7, #12]
 80134ce:	6a1a      	ldr	r2, [r3, #32]
 80134d0:	2301      	movs	r3, #1
 80134d2:	f7fd fe8f 	bl	80111f4 <disk_write>
 80134d6:	4603      	mov	r3, r0
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d004      	beq.n	80134e6 <f_read+0x202>
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	2201      	movs	r2, #1
 80134e0:	755a      	strb	r2, [r3, #21]
 80134e2:	2301      	movs	r3, #1
 80134e4:	e059      	b.n	801359a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	7d1b      	ldrb	r3, [r3, #20]
 80134ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80134ee:	b2da      	uxtb	r2, r3
 80134f0:	68fb      	ldr	r3, [r7, #12]
 80134f2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80134f4:	697b      	ldr	r3, [r7, #20]
 80134f6:	7858      	ldrb	r0, [r3, #1]
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80134fe:	2301      	movs	r3, #1
 8013500:	69ba      	ldr	r2, [r7, #24]
 8013502:	f7fd fe57 	bl	80111b4 <disk_read>
 8013506:	4603      	mov	r3, r0
 8013508:	2b00      	cmp	r3, #0
 801350a:	d004      	beq.n	8013516 <f_read+0x232>
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	2201      	movs	r2, #1
 8013510:	755a      	strb	r2, [r3, #21]
 8013512:	2301      	movs	r3, #1
 8013514:	e041      	b.n	801359a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	69ba      	ldr	r2, [r7, #24]
 801351a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801351c:	697b      	ldr	r3, [r7, #20]
 801351e:	899b      	ldrh	r3, [r3, #12]
 8013520:	4618      	mov	r0, r3
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	699b      	ldr	r3, [r3, #24]
 8013526:	697a      	ldr	r2, [r7, #20]
 8013528:	8992      	ldrh	r2, [r2, #12]
 801352a:	fbb3 f1f2 	udiv	r1, r3, r2
 801352e:	fb02 f201 	mul.w	r2, r2, r1
 8013532:	1a9b      	subs	r3, r3, r2
 8013534:	1ac3      	subs	r3, r0, r3
 8013536:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8013538:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	429a      	cmp	r2, r3
 801353e:	d901      	bls.n	8013544 <f_read+0x260>
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8013544:	68fb      	ldr	r3, [r7, #12]
 8013546:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	699b      	ldr	r3, [r3, #24]
 801354e:	697a      	ldr	r2, [r7, #20]
 8013550:	8992      	ldrh	r2, [r2, #12]
 8013552:	fbb3 f0f2 	udiv	r0, r3, r2
 8013556:	fb02 f200 	mul.w	r2, r2, r0
 801355a:	1a9b      	subs	r3, r3, r2
 801355c:	440b      	add	r3, r1
 801355e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013560:	4619      	mov	r1, r3
 8013562:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013564:	f7fd ff06 	bl	8011374 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8013568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801356a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801356c:	4413      	add	r3, r2
 801356e:	627b      	str	r3, [r7, #36]	; 0x24
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	699a      	ldr	r2, [r3, #24]
 8013574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013576:	441a      	add	r2, r3
 8013578:	68fb      	ldr	r3, [r7, #12]
 801357a:	619a      	str	r2, [r3, #24]
 801357c:	683b      	ldr	r3, [r7, #0]
 801357e:	681a      	ldr	r2, [r3, #0]
 8013580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013582:	441a      	add	r2, r3
 8013584:	683b      	ldr	r3, [r7, #0]
 8013586:	601a      	str	r2, [r3, #0]
 8013588:	687a      	ldr	r2, [r7, #4]
 801358a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801358c:	1ad3      	subs	r3, r2, r3
 801358e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	2b00      	cmp	r3, #0
 8013594:	f47f aee1 	bne.w	801335a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8013598:	2300      	movs	r3, #0
}
 801359a:	4618      	mov	r0, r3
 801359c:	3738      	adds	r7, #56	; 0x38
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}

080135a2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80135a2:	b580      	push	{r7, lr}
 80135a4:	b08c      	sub	sp, #48	; 0x30
 80135a6:	af00      	add	r7, sp, #0
 80135a8:	60f8      	str	r0, [r7, #12]
 80135aa:	60b9      	str	r1, [r7, #8]
 80135ac:	607a      	str	r2, [r7, #4]
 80135ae:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80135b0:	68bb      	ldr	r3, [r7, #8]
 80135b2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80135b4:	683b      	ldr	r3, [r7, #0]
 80135b6:	2200      	movs	r2, #0
 80135b8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	f107 0210 	add.w	r2, r7, #16
 80135c0:	4611      	mov	r1, r2
 80135c2:	4618      	mov	r0, r3
 80135c4:	f7ff fc44 	bl	8012e50 <validate>
 80135c8:	4603      	mov	r3, r0
 80135ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80135ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d107      	bne.n	80135e6 <f_write+0x44>
 80135d6:	68fb      	ldr	r3, [r7, #12]
 80135d8:	7d5b      	ldrb	r3, [r3, #21]
 80135da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80135de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d002      	beq.n	80135ec <f_write+0x4a>
 80135e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80135ea:	e16a      	b.n	80138c2 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80135ec:	68fb      	ldr	r3, [r7, #12]
 80135ee:	7d1b      	ldrb	r3, [r3, #20]
 80135f0:	f003 0302 	and.w	r3, r3, #2
 80135f4:	2b00      	cmp	r3, #0
 80135f6:	d101      	bne.n	80135fc <f_write+0x5a>
 80135f8:	2307      	movs	r3, #7
 80135fa:	e162      	b.n	80138c2 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	699a      	ldr	r2, [r3, #24]
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	441a      	add	r2, r3
 8013604:	68fb      	ldr	r3, [r7, #12]
 8013606:	699b      	ldr	r3, [r3, #24]
 8013608:	429a      	cmp	r2, r3
 801360a:	f080 814c 	bcs.w	80138a6 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	699b      	ldr	r3, [r3, #24]
 8013612:	43db      	mvns	r3, r3
 8013614:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013616:	e146      	b.n	80138a6 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013618:	68fb      	ldr	r3, [r7, #12]
 801361a:	699b      	ldr	r3, [r3, #24]
 801361c:	693a      	ldr	r2, [r7, #16]
 801361e:	8992      	ldrh	r2, [r2, #12]
 8013620:	fbb3 f1f2 	udiv	r1, r3, r2
 8013624:	fb02 f201 	mul.w	r2, r2, r1
 8013628:	1a9b      	subs	r3, r3, r2
 801362a:	2b00      	cmp	r3, #0
 801362c:	f040 80f1 	bne.w	8013812 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	699b      	ldr	r3, [r3, #24]
 8013634:	693a      	ldr	r2, [r7, #16]
 8013636:	8992      	ldrh	r2, [r2, #12]
 8013638:	fbb3 f3f2 	udiv	r3, r3, r2
 801363c:	693a      	ldr	r2, [r7, #16]
 801363e:	8952      	ldrh	r2, [r2, #10]
 8013640:	3a01      	subs	r2, #1
 8013642:	4013      	ands	r3, r2
 8013644:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013646:	69bb      	ldr	r3, [r7, #24]
 8013648:	2b00      	cmp	r3, #0
 801364a:	d143      	bne.n	80136d4 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	699b      	ldr	r3, [r3, #24]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d10c      	bne.n	801366e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013654:	68fb      	ldr	r3, [r7, #12]
 8013656:	689b      	ldr	r3, [r3, #8]
 8013658:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801365a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801365c:	2b00      	cmp	r3, #0
 801365e:	d11a      	bne.n	8013696 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	2100      	movs	r1, #0
 8013664:	4618      	mov	r0, r3
 8013666:	f7fe fbbc 	bl	8011de2 <create_chain>
 801366a:	62b8      	str	r0, [r7, #40]	; 0x28
 801366c:	e013      	b.n	8013696 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013672:	2b00      	cmp	r3, #0
 8013674:	d007      	beq.n	8013686 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013676:	68fb      	ldr	r3, [r7, #12]
 8013678:	699b      	ldr	r3, [r3, #24]
 801367a:	4619      	mov	r1, r3
 801367c:	68f8      	ldr	r0, [r7, #12]
 801367e:	f7fe fc48 	bl	8011f12 <clmt_clust>
 8013682:	62b8      	str	r0, [r7, #40]	; 0x28
 8013684:	e007      	b.n	8013696 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013686:	68fa      	ldr	r2, [r7, #12]
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	69db      	ldr	r3, [r3, #28]
 801368c:	4619      	mov	r1, r3
 801368e:	4610      	mov	r0, r2
 8013690:	f7fe fba7 	bl	8011de2 <create_chain>
 8013694:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013698:	2b00      	cmp	r3, #0
 801369a:	f000 8109 	beq.w	80138b0 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801369e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136a0:	2b01      	cmp	r3, #1
 80136a2:	d104      	bne.n	80136ae <f_write+0x10c>
 80136a4:	68fb      	ldr	r3, [r7, #12]
 80136a6:	2202      	movs	r2, #2
 80136a8:	755a      	strb	r2, [r3, #21]
 80136aa:	2302      	movs	r3, #2
 80136ac:	e109      	b.n	80138c2 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80136ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80136b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136b4:	d104      	bne.n	80136c0 <f_write+0x11e>
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	2201      	movs	r2, #1
 80136ba:	755a      	strb	r2, [r3, #21]
 80136bc:	2301      	movs	r3, #1
 80136be:	e100      	b.n	80138c2 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 80136c0:	68fb      	ldr	r3, [r7, #12]
 80136c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80136c4:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	689b      	ldr	r3, [r3, #8]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d102      	bne.n	80136d4 <f_write+0x132>
 80136ce:	68fb      	ldr	r3, [r7, #12]
 80136d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80136d2:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	7d1b      	ldrb	r3, [r3, #20]
 80136d8:	b25b      	sxtb	r3, r3
 80136da:	2b00      	cmp	r3, #0
 80136dc:	da18      	bge.n	8013710 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80136de:	693b      	ldr	r3, [r7, #16]
 80136e0:	7858      	ldrb	r0, [r3, #1]
 80136e2:	68fb      	ldr	r3, [r7, #12]
 80136e4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	6a1a      	ldr	r2, [r3, #32]
 80136ec:	2301      	movs	r3, #1
 80136ee:	f7fd fd81 	bl	80111f4 <disk_write>
 80136f2:	4603      	mov	r3, r0
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d004      	beq.n	8013702 <f_write+0x160>
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	2201      	movs	r2, #1
 80136fc:	755a      	strb	r2, [r3, #21]
 80136fe:	2301      	movs	r3, #1
 8013700:	e0df      	b.n	80138c2 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	7d1b      	ldrb	r3, [r3, #20]
 8013706:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801370a:	b2da      	uxtb	r2, r3
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013710:	693a      	ldr	r2, [r7, #16]
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	69db      	ldr	r3, [r3, #28]
 8013716:	4619      	mov	r1, r3
 8013718:	4610      	mov	r0, r2
 801371a:	f7fe f8f7 	bl	801190c <clust2sect>
 801371e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013720:	697b      	ldr	r3, [r7, #20]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d104      	bne.n	8013730 <f_write+0x18e>
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	2202      	movs	r2, #2
 801372a:	755a      	strb	r2, [r3, #21]
 801372c:	2302      	movs	r3, #2
 801372e:	e0c8      	b.n	80138c2 <f_write+0x320>
			sect += csect;
 8013730:	697a      	ldr	r2, [r7, #20]
 8013732:	69bb      	ldr	r3, [r7, #24]
 8013734:	4413      	add	r3, r2
 8013736:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013738:	693b      	ldr	r3, [r7, #16]
 801373a:	899b      	ldrh	r3, [r3, #12]
 801373c:	461a      	mov	r2, r3
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	fbb3 f3f2 	udiv	r3, r3, r2
 8013744:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013746:	6a3b      	ldr	r3, [r7, #32]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d043      	beq.n	80137d4 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801374c:	69ba      	ldr	r2, [r7, #24]
 801374e:	6a3b      	ldr	r3, [r7, #32]
 8013750:	4413      	add	r3, r2
 8013752:	693a      	ldr	r2, [r7, #16]
 8013754:	8952      	ldrh	r2, [r2, #10]
 8013756:	4293      	cmp	r3, r2
 8013758:	d905      	bls.n	8013766 <f_write+0x1c4>
					cc = fs->csize - csect;
 801375a:	693b      	ldr	r3, [r7, #16]
 801375c:	895b      	ldrh	r3, [r3, #10]
 801375e:	461a      	mov	r2, r3
 8013760:	69bb      	ldr	r3, [r7, #24]
 8013762:	1ad3      	subs	r3, r2, r3
 8013764:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013766:	693b      	ldr	r3, [r7, #16]
 8013768:	7858      	ldrb	r0, [r3, #1]
 801376a:	6a3b      	ldr	r3, [r7, #32]
 801376c:	697a      	ldr	r2, [r7, #20]
 801376e:	69f9      	ldr	r1, [r7, #28]
 8013770:	f7fd fd40 	bl	80111f4 <disk_write>
 8013774:	4603      	mov	r3, r0
 8013776:	2b00      	cmp	r3, #0
 8013778:	d004      	beq.n	8013784 <f_write+0x1e2>
 801377a:	68fb      	ldr	r3, [r7, #12]
 801377c:	2201      	movs	r2, #1
 801377e:	755a      	strb	r2, [r3, #21]
 8013780:	2301      	movs	r3, #1
 8013782:	e09e      	b.n	80138c2 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013784:	68fb      	ldr	r3, [r7, #12]
 8013786:	6a1a      	ldr	r2, [r3, #32]
 8013788:	697b      	ldr	r3, [r7, #20]
 801378a:	1ad3      	subs	r3, r2, r3
 801378c:	6a3a      	ldr	r2, [r7, #32]
 801378e:	429a      	cmp	r2, r3
 8013790:	d918      	bls.n	80137c4 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013798:	68fb      	ldr	r3, [r7, #12]
 801379a:	6a1a      	ldr	r2, [r3, #32]
 801379c:	697b      	ldr	r3, [r7, #20]
 801379e:	1ad3      	subs	r3, r2, r3
 80137a0:	693a      	ldr	r2, [r7, #16]
 80137a2:	8992      	ldrh	r2, [r2, #12]
 80137a4:	fb02 f303 	mul.w	r3, r2, r3
 80137a8:	69fa      	ldr	r2, [r7, #28]
 80137aa:	18d1      	adds	r1, r2, r3
 80137ac:	693b      	ldr	r3, [r7, #16]
 80137ae:	899b      	ldrh	r3, [r3, #12]
 80137b0:	461a      	mov	r2, r3
 80137b2:	f7fd fddf 	bl	8011374 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80137b6:	68fb      	ldr	r3, [r7, #12]
 80137b8:	7d1b      	ldrb	r3, [r3, #20]
 80137ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80137be:	b2da      	uxtb	r2, r3
 80137c0:	68fb      	ldr	r3, [r7, #12]
 80137c2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80137c4:	693b      	ldr	r3, [r7, #16]
 80137c6:	899b      	ldrh	r3, [r3, #12]
 80137c8:	461a      	mov	r2, r3
 80137ca:	6a3b      	ldr	r3, [r7, #32]
 80137cc:	fb02 f303 	mul.w	r3, r2, r3
 80137d0:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80137d2:	e04b      	b.n	801386c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	6a1b      	ldr	r3, [r3, #32]
 80137d8:	697a      	ldr	r2, [r7, #20]
 80137da:	429a      	cmp	r2, r3
 80137dc:	d016      	beq.n	801380c <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 80137de:	68fb      	ldr	r3, [r7, #12]
 80137e0:	699a      	ldr	r2, [r3, #24]
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80137e6:	429a      	cmp	r2, r3
 80137e8:	d210      	bcs.n	801380c <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80137ea:	693b      	ldr	r3, [r7, #16]
 80137ec:	7858      	ldrb	r0, [r3, #1]
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80137f4:	2301      	movs	r3, #1
 80137f6:	697a      	ldr	r2, [r7, #20]
 80137f8:	f7fd fcdc 	bl	80111b4 <disk_read>
 80137fc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d004      	beq.n	801380c <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	2201      	movs	r2, #1
 8013806:	755a      	strb	r2, [r3, #21]
 8013808:	2301      	movs	r3, #1
 801380a:	e05a      	b.n	80138c2 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	697a      	ldr	r2, [r7, #20]
 8013810:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013812:	693b      	ldr	r3, [r7, #16]
 8013814:	899b      	ldrh	r3, [r3, #12]
 8013816:	4618      	mov	r0, r3
 8013818:	68fb      	ldr	r3, [r7, #12]
 801381a:	699b      	ldr	r3, [r3, #24]
 801381c:	693a      	ldr	r2, [r7, #16]
 801381e:	8992      	ldrh	r2, [r2, #12]
 8013820:	fbb3 f1f2 	udiv	r1, r3, r2
 8013824:	fb02 f201 	mul.w	r2, r2, r1
 8013828:	1a9b      	subs	r3, r3, r2
 801382a:	1ac3      	subs	r3, r0, r3
 801382c:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 801382e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	429a      	cmp	r2, r3
 8013834:	d901      	bls.n	801383a <f_write+0x298>
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801383a:	68fb      	ldr	r3, [r7, #12]
 801383c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013840:	68fb      	ldr	r3, [r7, #12]
 8013842:	699b      	ldr	r3, [r3, #24]
 8013844:	693a      	ldr	r2, [r7, #16]
 8013846:	8992      	ldrh	r2, [r2, #12]
 8013848:	fbb3 f0f2 	udiv	r0, r3, r2
 801384c:	fb02 f200 	mul.w	r2, r2, r0
 8013850:	1a9b      	subs	r3, r3, r2
 8013852:	440b      	add	r3, r1
 8013854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013856:	69f9      	ldr	r1, [r7, #28]
 8013858:	4618      	mov	r0, r3
 801385a:	f7fd fd8b 	bl	8011374 <mem_cpy>
		fp->flag |= FA_DIRTY;
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	7d1b      	ldrb	r3, [r3, #20]
 8013862:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013866:	b2da      	uxtb	r2, r3
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801386c:	69fa      	ldr	r2, [r7, #28]
 801386e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013870:	4413      	add	r3, r2
 8013872:	61fb      	str	r3, [r7, #28]
 8013874:	68fb      	ldr	r3, [r7, #12]
 8013876:	699a      	ldr	r2, [r3, #24]
 8013878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801387a:	441a      	add	r2, r3
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	619a      	str	r2, [r3, #24]
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	68da      	ldr	r2, [r3, #12]
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	699b      	ldr	r3, [r3, #24]
 8013888:	429a      	cmp	r2, r3
 801388a:	bf38      	it	cc
 801388c:	461a      	movcc	r2, r3
 801388e:	68fb      	ldr	r3, [r7, #12]
 8013890:	60da      	str	r2, [r3, #12]
 8013892:	683b      	ldr	r3, [r7, #0]
 8013894:	681a      	ldr	r2, [r3, #0]
 8013896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013898:	441a      	add	r2, r3
 801389a:	683b      	ldr	r3, [r7, #0]
 801389c:	601a      	str	r2, [r3, #0]
 801389e:	687a      	ldr	r2, [r7, #4]
 80138a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138a2:	1ad3      	subs	r3, r2, r3
 80138a4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	f47f aeb5 	bne.w	8013618 <f_write+0x76>
 80138ae:	e000      	b.n	80138b2 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80138b0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	7d1b      	ldrb	r3, [r3, #20]
 80138b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80138ba:	b2da      	uxtb	r2, r3
 80138bc:	68fb      	ldr	r3, [r7, #12]
 80138be:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80138c0:	2300      	movs	r3, #0
}
 80138c2:	4618      	mov	r0, r3
 80138c4:	3730      	adds	r7, #48	; 0x30
 80138c6:	46bd      	mov	sp, r7
 80138c8:	bd80      	pop	{r7, pc}
	...

080138cc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80138cc:	b580      	push	{r7, lr}
 80138ce:	b086      	sub	sp, #24
 80138d0:	af00      	add	r7, sp, #0
 80138d2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	f107 0208 	add.w	r2, r7, #8
 80138da:	4611      	mov	r1, r2
 80138dc:	4618      	mov	r0, r3
 80138de:	f7ff fab7 	bl	8012e50 <validate>
 80138e2:	4603      	mov	r3, r0
 80138e4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80138e6:	7dfb      	ldrb	r3, [r7, #23]
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	d167      	bne.n	80139bc <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	7d1b      	ldrb	r3, [r3, #20]
 80138f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d061      	beq.n	80139bc <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	7d1b      	ldrb	r3, [r3, #20]
 80138fc:	b25b      	sxtb	r3, r3
 80138fe:	2b00      	cmp	r3, #0
 8013900:	da15      	bge.n	801392e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013902:	68bb      	ldr	r3, [r7, #8]
 8013904:	7858      	ldrb	r0, [r3, #1]
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	6a1a      	ldr	r2, [r3, #32]
 8013910:	2301      	movs	r3, #1
 8013912:	f7fd fc6f 	bl	80111f4 <disk_write>
 8013916:	4603      	mov	r3, r0
 8013918:	2b00      	cmp	r3, #0
 801391a:	d001      	beq.n	8013920 <f_sync+0x54>
 801391c:	2301      	movs	r3, #1
 801391e:	e04e      	b.n	80139be <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	7d1b      	ldrb	r3, [r3, #20]
 8013924:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013928:	b2da      	uxtb	r2, r3
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801392e:	4b26      	ldr	r3, [pc, #152]	; (80139c8 <f_sync+0xfc>)
 8013930:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013932:	68ba      	ldr	r2, [r7, #8]
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013938:	4619      	mov	r1, r3
 801393a:	4610      	mov	r0, r2
 801393c:	f7fd ff48 	bl	80117d0 <move_window>
 8013940:	4603      	mov	r3, r0
 8013942:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013944:	7dfb      	ldrb	r3, [r7, #23]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d138      	bne.n	80139bc <f_sync+0xf0>
					dir = fp->dir_ptr;
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801394e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	330b      	adds	r3, #11
 8013954:	781a      	ldrb	r2, [r3, #0]
 8013956:	68fb      	ldr	r3, [r7, #12]
 8013958:	330b      	adds	r3, #11
 801395a:	f042 0220 	orr.w	r2, r2, #32
 801395e:	b2d2      	uxtb	r2, r2
 8013960:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	6818      	ldr	r0, [r3, #0]
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	689b      	ldr	r3, [r3, #8]
 801396a:	461a      	mov	r2, r3
 801396c:	68f9      	ldr	r1, [r7, #12]
 801396e:	f7fe fccd 	bl	801230c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	f103 021c 	add.w	r2, r3, #28
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	68db      	ldr	r3, [r3, #12]
 801397c:	4619      	mov	r1, r3
 801397e:	4610      	mov	r0, r2
 8013980:	f7fd fccc 	bl	801131c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013984:	68fb      	ldr	r3, [r7, #12]
 8013986:	3316      	adds	r3, #22
 8013988:	6939      	ldr	r1, [r7, #16]
 801398a:	4618      	mov	r0, r3
 801398c:	f7fd fcc6 	bl	801131c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	3312      	adds	r3, #18
 8013994:	2100      	movs	r1, #0
 8013996:	4618      	mov	r0, r3
 8013998:	f7fd fca5 	bl	80112e6 <st_word>
					fs->wflag = 1;
 801399c:	68bb      	ldr	r3, [r7, #8]
 801399e:	2201      	movs	r2, #1
 80139a0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80139a2:	68bb      	ldr	r3, [r7, #8]
 80139a4:	4618      	mov	r0, r3
 80139a6:	f7fd ff41 	bl	801182c <sync_fs>
 80139aa:	4603      	mov	r3, r0
 80139ac:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	7d1b      	ldrb	r3, [r3, #20]
 80139b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80139b6:	b2da      	uxtb	r2, r3
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80139bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80139be:	4618      	mov	r0, r3
 80139c0:	3718      	adds	r7, #24
 80139c2:	46bd      	mov	sp, r7
 80139c4:	bd80      	pop	{r7, pc}
 80139c6:	bf00      	nop
 80139c8:	274a0000 	.word	0x274a0000

080139cc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80139cc:	b580      	push	{r7, lr}
 80139ce:	b084      	sub	sp, #16
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80139d4:	6878      	ldr	r0, [r7, #4]
 80139d6:	f7ff ff79 	bl	80138cc <f_sync>
 80139da:	4603      	mov	r3, r0
 80139dc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80139de:	7bfb      	ldrb	r3, [r7, #15]
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d118      	bne.n	8013a16 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	f107 0208 	add.w	r2, r7, #8
 80139ea:	4611      	mov	r1, r2
 80139ec:	4618      	mov	r0, r3
 80139ee:	f7ff fa2f 	bl	8012e50 <validate>
 80139f2:	4603      	mov	r3, r0
 80139f4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80139f6:	7bfb      	ldrb	r3, [r7, #15]
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d10c      	bne.n	8013a16 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	691b      	ldr	r3, [r3, #16]
 8013a00:	4618      	mov	r0, r3
 8013a02:	f7fd fe41 	bl	8011688 <dec_lock>
 8013a06:	4603      	mov	r3, r0
 8013a08:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013a0a:	7bfb      	ldrb	r3, [r7, #15]
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d102      	bne.n	8013a16 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	2200      	movs	r2, #0
 8013a14:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a18:	4618      	mov	r0, r3
 8013a1a:	3710      	adds	r7, #16
 8013a1c:	46bd      	mov	sp, r7
 8013a1e:	bd80      	pop	{r7, pc}

08013a20 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8013a20:	b590      	push	{r4, r7, lr}
 8013a22:	b091      	sub	sp, #68	; 0x44
 8013a24:	af00      	add	r7, sp, #0
 8013a26:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013a28:	f107 0108 	add.w	r1, r7, #8
 8013a2c:	1d3b      	adds	r3, r7, #4
 8013a2e:	2200      	movs	r2, #0
 8013a30:	4618      	mov	r0, r3
 8013a32:	f7fe ff87 	bl	8012944 <find_volume>
 8013a36:	4603      	mov	r3, r0
 8013a38:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 8013a3c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	d131      	bne.n	8013aa8 <f_chdir+0x88>
		dj.obj.fs = fs;
 8013a44:	68bb      	ldr	r3, [r7, #8]
 8013a46:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 8013a48:	687a      	ldr	r2, [r7, #4]
 8013a4a:	f107 030c 	add.w	r3, r7, #12
 8013a4e:	4611      	mov	r1, r2
 8013a50:	4618      	mov	r0, r3
 8013a52:	f7fe fe47 	bl	80126e4 <follow_path>
 8013a56:	4603      	mov	r3, r0
 8013a58:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 8013a5c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d11a      	bne.n	8013a9a <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013a64:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013a68:	b25b      	sxtb	r3, r3
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	da03      	bge.n	8013a76 <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 8013a6e:	68bb      	ldr	r3, [r7, #8]
 8013a70:	697a      	ldr	r2, [r7, #20]
 8013a72:	619a      	str	r2, [r3, #24]
 8013a74:	e011      	b.n	8013a9a <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 8013a76:	7cbb      	ldrb	r3, [r7, #18]
 8013a78:	f003 0310 	and.w	r3, r3, #16
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d009      	beq.n	8013a94 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 8013a80:	68bb      	ldr	r3, [r7, #8]
 8013a82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013a84:	68bc      	ldr	r4, [r7, #8]
 8013a86:	4611      	mov	r1, r2
 8013a88:	4618      	mov	r0, r3
 8013a8a:	f7fe fc20 	bl	80122ce <ld_clust>
 8013a8e:	4603      	mov	r3, r0
 8013a90:	61a3      	str	r3, [r4, #24]
 8013a92:	e002      	b.n	8013a9a <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 8013a94:	2305      	movs	r3, #5
 8013a96:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8013a9a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013a9e:	2b04      	cmp	r3, #4
 8013aa0:	d102      	bne.n	8013aa8 <f_chdir+0x88>
 8013aa2:	2305      	movs	r3, #5
 8013aa4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 8013aa8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013aac:	4618      	mov	r0, r3
 8013aae:	3744      	adds	r7, #68	; 0x44
 8013ab0:	46bd      	mov	sp, r7
 8013ab2:	bd90      	pop	{r4, r7, pc}

08013ab4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013ab4:	b580      	push	{r7, lr}
 8013ab6:	b090      	sub	sp, #64	; 0x40
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
 8013abc:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	f107 0208 	add.w	r2, r7, #8
 8013ac4:	4611      	mov	r1, r2
 8013ac6:	4618      	mov	r0, r3
 8013ac8:	f7ff f9c2 	bl	8012e50 <validate>
 8013acc:	4603      	mov	r3, r0
 8013ace:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8013ad2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d103      	bne.n	8013ae2 <f_lseek+0x2e>
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	7d5b      	ldrb	r3, [r3, #21]
 8013ade:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8013ae2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	d002      	beq.n	8013af0 <f_lseek+0x3c>
 8013aea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8013aee:	e201      	b.n	8013ef4 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013af4:	2b00      	cmp	r3, #0
 8013af6:	f000 80d9 	beq.w	8013cac <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8013afa:	683b      	ldr	r3, [r7, #0]
 8013afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b00:	d15a      	bne.n	8013bb8 <f_lseek+0x104>
			tbl = fp->cltbl;
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b06:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8013b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b0a:	1d1a      	adds	r2, r3, #4
 8013b0c:	627a      	str	r2, [r7, #36]	; 0x24
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	617b      	str	r3, [r7, #20]
 8013b12:	2302      	movs	r3, #2
 8013b14:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	689b      	ldr	r3, [r3, #8]
 8013b1a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8013b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d03a      	beq.n	8013b98 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8013b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b24:	613b      	str	r3, [r7, #16]
 8013b26:	2300      	movs	r3, #0
 8013b28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b2c:	3302      	adds	r3, #2
 8013b2e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8013b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b32:	60fb      	str	r3, [r7, #12]
 8013b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b36:	3301      	adds	r3, #1
 8013b38:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013b3e:	4618      	mov	r0, r3
 8013b40:	f7fd ff03 	bl	801194a <get_fat>
 8013b44:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8013b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b48:	2b01      	cmp	r3, #1
 8013b4a:	d804      	bhi.n	8013b56 <f_lseek+0xa2>
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	2202      	movs	r2, #2
 8013b50:	755a      	strb	r2, [r3, #21]
 8013b52:	2302      	movs	r3, #2
 8013b54:	e1ce      	b.n	8013ef4 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b5c:	d104      	bne.n	8013b68 <f_lseek+0xb4>
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	2201      	movs	r2, #1
 8013b62:	755a      	strb	r2, [r3, #21]
 8013b64:	2301      	movs	r3, #1
 8013b66:	e1c5      	b.n	8013ef4 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8013b68:	68fb      	ldr	r3, [r7, #12]
 8013b6a:	3301      	adds	r3, #1
 8013b6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013b6e:	429a      	cmp	r2, r3
 8013b70:	d0de      	beq.n	8013b30 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8013b72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013b74:	697b      	ldr	r3, [r7, #20]
 8013b76:	429a      	cmp	r2, r3
 8013b78:	d809      	bhi.n	8013b8e <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8013b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b7c:	1d1a      	adds	r2, r3, #4
 8013b7e:	627a      	str	r2, [r7, #36]	; 0x24
 8013b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013b82:	601a      	str	r2, [r3, #0]
 8013b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013b86:	1d1a      	adds	r2, r3, #4
 8013b88:	627a      	str	r2, [r7, #36]	; 0x24
 8013b8a:	693a      	ldr	r2, [r7, #16]
 8013b8c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8013b8e:	68bb      	ldr	r3, [r7, #8]
 8013b90:	69db      	ldr	r3, [r3, #28]
 8013b92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013b94:	429a      	cmp	r2, r3
 8013b96:	d3c4      	bcc.n	8013b22 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013b9e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8013ba0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013ba2:	697b      	ldr	r3, [r7, #20]
 8013ba4:	429a      	cmp	r2, r3
 8013ba6:	d803      	bhi.n	8013bb0 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8013ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013baa:	2200      	movs	r2, #0
 8013bac:	601a      	str	r2, [r3, #0]
 8013bae:	e19f      	b.n	8013ef0 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8013bb0:	2311      	movs	r3, #17
 8013bb2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8013bb6:	e19b      	b.n	8013ef0 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	68db      	ldr	r3, [r3, #12]
 8013bbc:	683a      	ldr	r2, [r7, #0]
 8013bbe:	429a      	cmp	r2, r3
 8013bc0:	d902      	bls.n	8013bc8 <f_lseek+0x114>
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	68db      	ldr	r3, [r3, #12]
 8013bc6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	683a      	ldr	r2, [r7, #0]
 8013bcc:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8013bce:	683b      	ldr	r3, [r7, #0]
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	f000 818d 	beq.w	8013ef0 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013bd6:	683b      	ldr	r3, [r7, #0]
 8013bd8:	3b01      	subs	r3, #1
 8013bda:	4619      	mov	r1, r3
 8013bdc:	6878      	ldr	r0, [r7, #4]
 8013bde:	f7fe f998 	bl	8011f12 <clmt_clust>
 8013be2:	4602      	mov	r2, r0
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8013be8:	68ba      	ldr	r2, [r7, #8]
 8013bea:	687b      	ldr	r3, [r7, #4]
 8013bec:	69db      	ldr	r3, [r3, #28]
 8013bee:	4619      	mov	r1, r3
 8013bf0:	4610      	mov	r0, r2
 8013bf2:	f7fd fe8b 	bl	801190c <clust2sect>
 8013bf6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8013bf8:	69bb      	ldr	r3, [r7, #24]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d104      	bne.n	8013c08 <f_lseek+0x154>
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	2202      	movs	r2, #2
 8013c02:	755a      	strb	r2, [r3, #21]
 8013c04:	2302      	movs	r3, #2
 8013c06:	e175      	b.n	8013ef4 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8013c08:	683b      	ldr	r3, [r7, #0]
 8013c0a:	3b01      	subs	r3, #1
 8013c0c:	68ba      	ldr	r2, [r7, #8]
 8013c0e:	8992      	ldrh	r2, [r2, #12]
 8013c10:	fbb3 f3f2 	udiv	r3, r3, r2
 8013c14:	68ba      	ldr	r2, [r7, #8]
 8013c16:	8952      	ldrh	r2, [r2, #10]
 8013c18:	3a01      	subs	r2, #1
 8013c1a:	4013      	ands	r3, r2
 8013c1c:	69ba      	ldr	r2, [r7, #24]
 8013c1e:	4413      	add	r3, r2
 8013c20:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	699b      	ldr	r3, [r3, #24]
 8013c26:	68ba      	ldr	r2, [r7, #8]
 8013c28:	8992      	ldrh	r2, [r2, #12]
 8013c2a:	fbb3 f1f2 	udiv	r1, r3, r2
 8013c2e:	fb02 f201 	mul.w	r2, r2, r1
 8013c32:	1a9b      	subs	r3, r3, r2
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	f000 815b 	beq.w	8013ef0 <f_lseek+0x43c>
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	6a1b      	ldr	r3, [r3, #32]
 8013c3e:	69ba      	ldr	r2, [r7, #24]
 8013c40:	429a      	cmp	r2, r3
 8013c42:	f000 8155 	beq.w	8013ef0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	7d1b      	ldrb	r3, [r3, #20]
 8013c4a:	b25b      	sxtb	r3, r3
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	da18      	bge.n	8013c82 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013c50:	68bb      	ldr	r3, [r7, #8]
 8013c52:	7858      	ldrb	r0, [r3, #1]
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	6a1a      	ldr	r2, [r3, #32]
 8013c5e:	2301      	movs	r3, #1
 8013c60:	f7fd fac8 	bl	80111f4 <disk_write>
 8013c64:	4603      	mov	r3, r0
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d004      	beq.n	8013c74 <f_lseek+0x1c0>
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	2201      	movs	r2, #1
 8013c6e:	755a      	strb	r2, [r3, #21]
 8013c70:	2301      	movs	r3, #1
 8013c72:	e13f      	b.n	8013ef4 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	7d1b      	ldrb	r3, [r3, #20]
 8013c78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013c7c:	b2da      	uxtb	r2, r3
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8013c82:	68bb      	ldr	r3, [r7, #8]
 8013c84:	7858      	ldrb	r0, [r3, #1]
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013c8c:	2301      	movs	r3, #1
 8013c8e:	69ba      	ldr	r2, [r7, #24]
 8013c90:	f7fd fa90 	bl	80111b4 <disk_read>
 8013c94:	4603      	mov	r3, r0
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d004      	beq.n	8013ca4 <f_lseek+0x1f0>
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	2201      	movs	r2, #1
 8013c9e:	755a      	strb	r2, [r3, #21]
 8013ca0:	2301      	movs	r3, #1
 8013ca2:	e127      	b.n	8013ef4 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	69ba      	ldr	r2, [r7, #24]
 8013ca8:	621a      	str	r2, [r3, #32]
 8013caa:	e121      	b.n	8013ef0 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	68db      	ldr	r3, [r3, #12]
 8013cb0:	683a      	ldr	r2, [r7, #0]
 8013cb2:	429a      	cmp	r2, r3
 8013cb4:	d908      	bls.n	8013cc8 <f_lseek+0x214>
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	7d1b      	ldrb	r3, [r3, #20]
 8013cba:	f003 0302 	and.w	r3, r3, #2
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d102      	bne.n	8013cc8 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	68db      	ldr	r3, [r3, #12]
 8013cc6:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	699b      	ldr	r3, [r3, #24]
 8013ccc:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8013cce:	2300      	movs	r3, #0
 8013cd0:	637b      	str	r3, [r7, #52]	; 0x34
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013cd6:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8013cd8:	683b      	ldr	r3, [r7, #0]
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	f000 80b5 	beq.w	8013e4a <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8013ce0:	68bb      	ldr	r3, [r7, #8]
 8013ce2:	895b      	ldrh	r3, [r3, #10]
 8013ce4:	461a      	mov	r2, r3
 8013ce6:	68bb      	ldr	r3, [r7, #8]
 8013ce8:	899b      	ldrh	r3, [r3, #12]
 8013cea:	fb03 f302 	mul.w	r3, r3, r2
 8013cee:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8013cf0:	6a3b      	ldr	r3, [r7, #32]
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d01b      	beq.n	8013d2e <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8013cf6:	683b      	ldr	r3, [r7, #0]
 8013cf8:	1e5a      	subs	r2, r3, #1
 8013cfa:	69fb      	ldr	r3, [r7, #28]
 8013cfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8013d00:	6a3b      	ldr	r3, [r7, #32]
 8013d02:	1e59      	subs	r1, r3, #1
 8013d04:	69fb      	ldr	r3, [r7, #28]
 8013d06:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8013d0a:	429a      	cmp	r2, r3
 8013d0c:	d30f      	bcc.n	8013d2e <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8013d0e:	6a3b      	ldr	r3, [r7, #32]
 8013d10:	1e5a      	subs	r2, r3, #1
 8013d12:	69fb      	ldr	r3, [r7, #28]
 8013d14:	425b      	negs	r3, r3
 8013d16:	401a      	ands	r2, r3
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8013d1c:	687b      	ldr	r3, [r7, #4]
 8013d1e:	699b      	ldr	r3, [r3, #24]
 8013d20:	683a      	ldr	r2, [r7, #0]
 8013d22:	1ad3      	subs	r3, r2, r3
 8013d24:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	69db      	ldr	r3, [r3, #28]
 8013d2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8013d2c:	e022      	b.n	8013d74 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	689b      	ldr	r3, [r3, #8]
 8013d32:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8013d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d119      	bne.n	8013d6e <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	2100      	movs	r1, #0
 8013d3e:	4618      	mov	r0, r3
 8013d40:	f7fe f84f 	bl	8011de2 <create_chain>
 8013d44:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d48:	2b01      	cmp	r3, #1
 8013d4a:	d104      	bne.n	8013d56 <f_lseek+0x2a2>
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	2202      	movs	r2, #2
 8013d50:	755a      	strb	r2, [r3, #21]
 8013d52:	2302      	movs	r3, #2
 8013d54:	e0ce      	b.n	8013ef4 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d5c:	d104      	bne.n	8013d68 <f_lseek+0x2b4>
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	2201      	movs	r2, #1
 8013d62:	755a      	strb	r2, [r3, #21]
 8013d64:	2301      	movs	r3, #1
 8013d66:	e0c5      	b.n	8013ef4 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013d6c:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013d72:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8013d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d067      	beq.n	8013e4a <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8013d7a:	e03a      	b.n	8013df2 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8013d7c:	683a      	ldr	r2, [r7, #0]
 8013d7e:	69fb      	ldr	r3, [r7, #28]
 8013d80:	1ad3      	subs	r3, r2, r3
 8013d82:	603b      	str	r3, [r7, #0]
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	699a      	ldr	r2, [r3, #24]
 8013d88:	69fb      	ldr	r3, [r7, #28]
 8013d8a:	441a      	add	r2, r3
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013d90:	687b      	ldr	r3, [r7, #4]
 8013d92:	7d1b      	ldrb	r3, [r3, #20]
 8013d94:	f003 0302 	and.w	r3, r3, #2
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d00b      	beq.n	8013db4 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013da0:	4618      	mov	r0, r3
 8013da2:	f7fe f81e 	bl	8011de2 <create_chain>
 8013da6:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8013da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d108      	bne.n	8013dc0 <f_lseek+0x30c>
							ofs = 0; break;
 8013dae:	2300      	movs	r3, #0
 8013db0:	603b      	str	r3, [r7, #0]
 8013db2:	e022      	b.n	8013dfa <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013db8:	4618      	mov	r0, r3
 8013dba:	f7fd fdc6 	bl	801194a <get_fat>
 8013dbe:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013dc6:	d104      	bne.n	8013dd2 <f_lseek+0x31e>
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	2201      	movs	r2, #1
 8013dcc:	755a      	strb	r2, [r3, #21]
 8013dce:	2301      	movs	r3, #1
 8013dd0:	e090      	b.n	8013ef4 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013dd4:	2b01      	cmp	r3, #1
 8013dd6:	d904      	bls.n	8013de2 <f_lseek+0x32e>
 8013dd8:	68bb      	ldr	r3, [r7, #8]
 8013dda:	69db      	ldr	r3, [r3, #28]
 8013ddc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013dde:	429a      	cmp	r2, r3
 8013de0:	d304      	bcc.n	8013dec <f_lseek+0x338>
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	2202      	movs	r2, #2
 8013de6:	755a      	strb	r2, [r3, #21]
 8013de8:	2302      	movs	r3, #2
 8013dea:	e083      	b.n	8013ef4 <f_lseek+0x440>
					fp->clust = clst;
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013df0:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8013df2:	683a      	ldr	r2, [r7, #0]
 8013df4:	69fb      	ldr	r3, [r7, #28]
 8013df6:	429a      	cmp	r2, r3
 8013df8:	d8c0      	bhi.n	8013d7c <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	699a      	ldr	r2, [r3, #24]
 8013dfe:	683b      	ldr	r3, [r7, #0]
 8013e00:	441a      	add	r2, r3
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8013e06:	68bb      	ldr	r3, [r7, #8]
 8013e08:	899b      	ldrh	r3, [r3, #12]
 8013e0a:	461a      	mov	r2, r3
 8013e0c:	683b      	ldr	r3, [r7, #0]
 8013e0e:	fbb3 f1f2 	udiv	r1, r3, r2
 8013e12:	fb02 f201 	mul.w	r2, r2, r1
 8013e16:	1a9b      	subs	r3, r3, r2
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	d016      	beq.n	8013e4a <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013e1c:	68bb      	ldr	r3, [r7, #8]
 8013e1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013e20:	4618      	mov	r0, r3
 8013e22:	f7fd fd73 	bl	801190c <clust2sect>
 8013e26:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8013e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d104      	bne.n	8013e38 <f_lseek+0x384>
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	2202      	movs	r2, #2
 8013e32:	755a      	strb	r2, [r3, #21]
 8013e34:	2302      	movs	r3, #2
 8013e36:	e05d      	b.n	8013ef4 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8013e38:	68bb      	ldr	r3, [r7, #8]
 8013e3a:	899b      	ldrh	r3, [r3, #12]
 8013e3c:	461a      	mov	r2, r3
 8013e3e:	683b      	ldr	r3, [r7, #0]
 8013e40:	fbb3 f3f2 	udiv	r3, r3, r2
 8013e44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013e46:	4413      	add	r3, r2
 8013e48:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	699a      	ldr	r2, [r3, #24]
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	68db      	ldr	r3, [r3, #12]
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d90a      	bls.n	8013e6c <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	699a      	ldr	r2, [r3, #24]
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	7d1b      	ldrb	r3, [r3, #20]
 8013e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e66:	b2da      	uxtb	r2, r3
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	699b      	ldr	r3, [r3, #24]
 8013e70:	68ba      	ldr	r2, [r7, #8]
 8013e72:	8992      	ldrh	r2, [r2, #12]
 8013e74:	fbb3 f1f2 	udiv	r1, r3, r2
 8013e78:	fb02 f201 	mul.w	r2, r2, r1
 8013e7c:	1a9b      	subs	r3, r3, r2
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	d036      	beq.n	8013ef0 <f_lseek+0x43c>
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	6a1b      	ldr	r3, [r3, #32]
 8013e86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013e88:	429a      	cmp	r2, r3
 8013e8a:	d031      	beq.n	8013ef0 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	7d1b      	ldrb	r3, [r3, #20]
 8013e90:	b25b      	sxtb	r3, r3
 8013e92:	2b00      	cmp	r3, #0
 8013e94:	da18      	bge.n	8013ec8 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013e96:	68bb      	ldr	r3, [r7, #8]
 8013e98:	7858      	ldrb	r0, [r3, #1]
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	6a1a      	ldr	r2, [r3, #32]
 8013ea4:	2301      	movs	r3, #1
 8013ea6:	f7fd f9a5 	bl	80111f4 <disk_write>
 8013eaa:	4603      	mov	r3, r0
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	d004      	beq.n	8013eba <f_lseek+0x406>
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	2201      	movs	r2, #1
 8013eb4:	755a      	strb	r2, [r3, #21]
 8013eb6:	2301      	movs	r3, #1
 8013eb8:	e01c      	b.n	8013ef4 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	7d1b      	ldrb	r3, [r3, #20]
 8013ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013ec2:	b2da      	uxtb	r2, r3
 8013ec4:	687b      	ldr	r3, [r7, #4]
 8013ec6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013ec8:	68bb      	ldr	r3, [r7, #8]
 8013eca:	7858      	ldrb	r0, [r3, #1]
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013ed2:	2301      	movs	r3, #1
 8013ed4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013ed6:	f7fd f96d 	bl	80111b4 <disk_read>
 8013eda:	4603      	mov	r3, r0
 8013edc:	2b00      	cmp	r3, #0
 8013ede:	d004      	beq.n	8013eea <f_lseek+0x436>
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	2201      	movs	r2, #1
 8013ee4:	755a      	strb	r2, [r3, #21]
 8013ee6:	2301      	movs	r3, #1
 8013ee8:	e004      	b.n	8013ef4 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013eee:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8013ef0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013ef4:	4618      	mov	r0, r3
 8013ef6:	3740      	adds	r7, #64	; 0x40
 8013ef8:	46bd      	mov	sp, r7
 8013efa:	bd80      	pop	{r7, pc}

08013efc <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8013efc:	b580      	push	{r7, lr}
 8013efe:	b09e      	sub	sp, #120	; 0x78
 8013f00:	af00      	add	r7, sp, #0
 8013f02:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8013f04:	2300      	movs	r3, #0
 8013f06:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8013f08:	f107 010c 	add.w	r1, r7, #12
 8013f0c:	1d3b      	adds	r3, r7, #4
 8013f0e:	2202      	movs	r2, #2
 8013f10:	4618      	mov	r0, r3
 8013f12:	f7fe fd17 	bl	8012944 <find_volume>
 8013f16:	4603      	mov	r3, r0
 8013f18:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8013f20:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	f040 80a4 	bne.w	8014072 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8013f2a:	687a      	ldr	r2, [r7, #4]
 8013f2c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013f30:	4611      	mov	r1, r2
 8013f32:	4618      	mov	r0, r3
 8013f34:	f7fe fbd6 	bl	80126e4 <follow_path>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8013f3e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d108      	bne.n	8013f58 <f_unlink+0x5c>
 8013f46:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8013f4a:	f003 0320 	and.w	r3, r3, #32
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d002      	beq.n	8013f58 <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8013f52:	2306      	movs	r3, #6
 8013f54:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8013f58:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	d108      	bne.n	8013f72 <f_unlink+0x76>
 8013f60:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8013f64:	2102      	movs	r1, #2
 8013f66:	4618      	mov	r0, r3
 8013f68:	f7fd fa82 	bl	8011470 <chk_lock>
 8013f6c:	4603      	mov	r3, r0
 8013f6e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8013f72:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d17b      	bne.n	8014072 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8013f7a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8013f7e:	b25b      	sxtb	r3, r3
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	da03      	bge.n	8013f8c <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8013f84:	2306      	movs	r3, #6
 8013f86:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8013f8a:	e008      	b.n	8013f9e <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8013f8c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8013f90:	f003 0301 	and.w	r3, r3, #1
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d002      	beq.n	8013f9e <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8013f98:	2307      	movs	r3, #7
 8013f9a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8013f9e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d13d      	bne.n	8014022 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013faa:	4611      	mov	r1, r2
 8013fac:	4618      	mov	r0, r3
 8013fae:	f7fe f98e 	bl	80122ce <ld_clust>
 8013fb2:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8013fb4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8013fb8:	f003 0310 	and.w	r3, r3, #16
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d030      	beq.n	8014022 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8013fc0:	68fb      	ldr	r3, [r7, #12]
 8013fc2:	699b      	ldr	r3, [r3, #24]
 8013fc4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8013fc6:	429a      	cmp	r2, r3
 8013fc8:	d103      	bne.n	8013fd2 <f_unlink+0xd6>
						res = FR_DENIED;
 8013fca:	2307      	movs	r3, #7
 8013fcc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8013fd0:	e027      	b.n	8014022 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8013fd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8013fd8:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8013fda:	f107 0310 	add.w	r3, r7, #16
 8013fde:	2100      	movs	r1, #0
 8013fe0:	4618      	mov	r0, r3
 8013fe2:	f7fd ffce 	bl	8011f82 <dir_sdi>
 8013fe6:	4603      	mov	r3, r0
 8013fe8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8013fec:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8013ff0:	2b00      	cmp	r3, #0
 8013ff2:	d116      	bne.n	8014022 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8013ff4:	f107 0310 	add.w	r3, r7, #16
 8013ff8:	2100      	movs	r1, #0
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	f7fe f9a6 	bl	801234c <dir_read>
 8014000:	4603      	mov	r3, r0
 8014002:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8014006:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801400a:	2b00      	cmp	r3, #0
 801400c:	d102      	bne.n	8014014 <f_unlink+0x118>
 801400e:	2307      	movs	r3, #7
 8014010:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8014014:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014018:	2b04      	cmp	r3, #4
 801401a:	d102      	bne.n	8014022 <f_unlink+0x126>
 801401c:	2300      	movs	r3, #0
 801401e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8014022:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014026:	2b00      	cmp	r3, #0
 8014028:	d123      	bne.n	8014072 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 801402a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801402e:	4618      	mov	r0, r3
 8014030:	f7fe fa70 	bl	8012514 <dir_remove>
 8014034:	4603      	mov	r3, r0
 8014036:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 801403a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 801403e:	2b00      	cmp	r3, #0
 8014040:	d10c      	bne.n	801405c <f_unlink+0x160>
 8014042:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014044:	2b00      	cmp	r3, #0
 8014046:	d009      	beq.n	801405c <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8014048:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801404c:	2200      	movs	r2, #0
 801404e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8014050:	4618      	mov	r0, r3
 8014052:	f7fd fe61 	bl	8011d18 <remove_chain>
 8014056:	4603      	mov	r3, r0
 8014058:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 801405c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014060:	2b00      	cmp	r3, #0
 8014062:	d106      	bne.n	8014072 <f_unlink+0x176>
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	4618      	mov	r0, r3
 8014068:	f7fd fbe0 	bl	801182c <sync_fs>
 801406c:	4603      	mov	r3, r0
 801406e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8014072:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8014076:	4618      	mov	r0, r3
 8014078:	3778      	adds	r7, #120	; 0x78
 801407a:	46bd      	mov	sp, r7
 801407c:	bd80      	pop	{r7, pc}
	...

08014080 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8014080:	b580      	push	{r7, lr}
 8014082:	b096      	sub	sp, #88	; 0x58
 8014084:	af00      	add	r7, sp, #0
 8014086:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8014088:	f107 0108 	add.w	r1, r7, #8
 801408c:	1d3b      	adds	r3, r7, #4
 801408e:	2202      	movs	r2, #2
 8014090:	4618      	mov	r0, r3
 8014092:	f7fe fc57 	bl	8012944 <find_volume>
 8014096:	4603      	mov	r3, r0
 8014098:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 801409c:	68bb      	ldr	r3, [r7, #8]
 801409e:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 80140a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	f040 80fe 	bne.w	80142a6 <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 80140aa:	687a      	ldr	r2, [r7, #4]
 80140ac:	f107 030c 	add.w	r3, r7, #12
 80140b0:	4611      	mov	r1, r2
 80140b2:	4618      	mov	r0, r3
 80140b4:	f7fe fb16 	bl	80126e4 <follow_path>
 80140b8:	4603      	mov	r3, r0
 80140ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 80140be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d102      	bne.n	80140cc <f_mkdir+0x4c>
 80140c6:	2308      	movs	r3, #8
 80140c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 80140cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140d0:	2b04      	cmp	r3, #4
 80140d2:	d108      	bne.n	80140e6 <f_mkdir+0x66>
 80140d4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80140d8:	f003 0320 	and.w	r3, r3, #32
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d002      	beq.n	80140e6 <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 80140e0:	2306      	movs	r3, #6
 80140e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 80140e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80140ea:	2b04      	cmp	r3, #4
 80140ec:	f040 80db 	bne.w	80142a6 <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 80140f0:	f107 030c 	add.w	r3, r7, #12
 80140f4:	2100      	movs	r1, #0
 80140f6:	4618      	mov	r0, r3
 80140f8:	f7fd fe73 	bl	8011de2 <create_chain>
 80140fc:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 80140fe:	68bb      	ldr	r3, [r7, #8]
 8014100:	895b      	ldrh	r3, [r3, #10]
 8014102:	461a      	mov	r2, r3
 8014104:	68bb      	ldr	r3, [r7, #8]
 8014106:	899b      	ldrh	r3, [r3, #12]
 8014108:	fb03 f302 	mul.w	r3, r3, r2
 801410c:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 801410e:	2300      	movs	r3, #0
 8014110:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8014114:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014116:	2b00      	cmp	r3, #0
 8014118:	d102      	bne.n	8014120 <f_mkdir+0xa0>
 801411a:	2307      	movs	r3, #7
 801411c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8014120:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014122:	2b01      	cmp	r3, #1
 8014124:	d102      	bne.n	801412c <f_mkdir+0xac>
 8014126:	2302      	movs	r3, #2
 8014128:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 801412c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801412e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014132:	d102      	bne.n	801413a <f_mkdir+0xba>
 8014134:	2301      	movs	r3, #1
 8014136:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 801413a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801413e:	2b00      	cmp	r3, #0
 8014140:	d106      	bne.n	8014150 <f_mkdir+0xd0>
 8014142:	68bb      	ldr	r3, [r7, #8]
 8014144:	4618      	mov	r0, r3
 8014146:	f7fd faff 	bl	8011748 <sync_window>
 801414a:	4603      	mov	r3, r0
 801414c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8014150:	4b58      	ldr	r3, [pc, #352]	; (80142b4 <f_mkdir+0x234>)
 8014152:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8014154:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014158:	2b00      	cmp	r3, #0
 801415a:	d16c      	bne.n	8014236 <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 801415c:	68bb      	ldr	r3, [r7, #8]
 801415e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8014160:	4618      	mov	r0, r3
 8014162:	f7fd fbd3 	bl	801190c <clust2sect>
 8014166:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8014168:	68bb      	ldr	r3, [r7, #8]
 801416a:	3338      	adds	r3, #56	; 0x38
 801416c:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 801416e:	68bb      	ldr	r3, [r7, #8]
 8014170:	899b      	ldrh	r3, [r3, #12]
 8014172:	461a      	mov	r2, r3
 8014174:	2100      	movs	r1, #0
 8014176:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014178:	f7fd f91d 	bl	80113b6 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 801417c:	220b      	movs	r2, #11
 801417e:	2120      	movs	r1, #32
 8014180:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014182:	f7fd f918 	bl	80113b6 <mem_set>
					dir[DIR_Name] = '.';
 8014186:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014188:	222e      	movs	r2, #46	; 0x2e
 801418a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 801418c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801418e:	330b      	adds	r3, #11
 8014190:	2210      	movs	r2, #16
 8014192:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8014194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014196:	3316      	adds	r3, #22
 8014198:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801419a:	4618      	mov	r0, r3
 801419c:	f7fd f8be 	bl	801131c <st_dword>
					st_clust(fs, dir, dcl);
 80141a0:	68bb      	ldr	r3, [r7, #8]
 80141a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80141a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80141a6:	4618      	mov	r0, r3
 80141a8:	f7fe f8b0 	bl	801230c <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 80141ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80141ae:	3320      	adds	r3, #32
 80141b0:	2220      	movs	r2, #32
 80141b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80141b4:	4618      	mov	r0, r3
 80141b6:	f7fd f8dd 	bl	8011374 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 80141ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80141bc:	3321      	adds	r3, #33	; 0x21
 80141be:	222e      	movs	r2, #46	; 0x2e
 80141c0:	701a      	strb	r2, [r3, #0]
 80141c2:	697b      	ldr	r3, [r7, #20]
 80141c4:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 80141c6:	68bb      	ldr	r3, [r7, #8]
 80141c8:	781b      	ldrb	r3, [r3, #0]
 80141ca:	2b03      	cmp	r3, #3
 80141cc:	d106      	bne.n	80141dc <f_mkdir+0x15c>
 80141ce:	68bb      	ldr	r3, [r7, #8]
 80141d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80141d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80141d4:	429a      	cmp	r2, r3
 80141d6:	d101      	bne.n	80141dc <f_mkdir+0x15c>
 80141d8:	2300      	movs	r3, #0
 80141da:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 80141dc:	68b8      	ldr	r0, [r7, #8]
 80141de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80141e0:	3320      	adds	r3, #32
 80141e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80141e4:	4619      	mov	r1, r3
 80141e6:	f7fe f891 	bl	801230c <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 80141ea:	68bb      	ldr	r3, [r7, #8]
 80141ec:	895b      	ldrh	r3, [r3, #10]
 80141ee:	653b      	str	r3, [r7, #80]	; 0x50
 80141f0:	e01c      	b.n	801422c <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 80141f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80141f4:	1c5a      	adds	r2, r3, #1
 80141f6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80141f8:	68ba      	ldr	r2, [r7, #8]
 80141fa:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 80141fc:	68bb      	ldr	r3, [r7, #8]
 80141fe:	2201      	movs	r2, #1
 8014200:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8014202:	68bb      	ldr	r3, [r7, #8]
 8014204:	4618      	mov	r0, r3
 8014206:	f7fd fa9f 	bl	8011748 <sync_window>
 801420a:	4603      	mov	r3, r0
 801420c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8014210:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014214:	2b00      	cmp	r3, #0
 8014216:	d10d      	bne.n	8014234 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 8014218:	68bb      	ldr	r3, [r7, #8]
 801421a:	899b      	ldrh	r3, [r3, #12]
 801421c:	461a      	mov	r2, r3
 801421e:	2100      	movs	r1, #0
 8014220:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8014222:	f7fd f8c8 	bl	80113b6 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8014226:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014228:	3b01      	subs	r3, #1
 801422a:	653b      	str	r3, [r7, #80]	; 0x50
 801422c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801422e:	2b00      	cmp	r3, #0
 8014230:	d1df      	bne.n	80141f2 <f_mkdir+0x172>
 8014232:	e000      	b.n	8014236 <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8014234:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8014236:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801423a:	2b00      	cmp	r3, #0
 801423c:	d107      	bne.n	801424e <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 801423e:	f107 030c 	add.w	r3, r7, #12
 8014242:	4618      	mov	r0, r3
 8014244:	f7fe f934 	bl	80124b0 <dir_register>
 8014248:	4603      	mov	r3, r0
 801424a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 801424e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014252:	2b00      	cmp	r3, #0
 8014254:	d120      	bne.n	8014298 <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8014256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014258:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 801425a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801425c:	3316      	adds	r3, #22
 801425e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014260:	4618      	mov	r0, r3
 8014262:	f7fd f85b 	bl	801131c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8014266:	68bb      	ldr	r3, [r7, #8]
 8014268:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801426a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801426c:	4618      	mov	r0, r3
 801426e:	f7fe f84d 	bl	801230c <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8014272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014274:	330b      	adds	r3, #11
 8014276:	2210      	movs	r2, #16
 8014278:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 801427a:	68bb      	ldr	r3, [r7, #8]
 801427c:	2201      	movs	r2, #1
 801427e:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8014280:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014284:	2b00      	cmp	r3, #0
 8014286:	d10e      	bne.n	80142a6 <f_mkdir+0x226>
					res = sync_fs(fs);
 8014288:	68bb      	ldr	r3, [r7, #8]
 801428a:	4618      	mov	r0, r3
 801428c:	f7fd face 	bl	801182c <sync_fs>
 8014290:	4603      	mov	r3, r0
 8014292:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8014296:	e006      	b.n	80142a6 <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8014298:	f107 030c 	add.w	r3, r7, #12
 801429c:	2200      	movs	r2, #0
 801429e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80142a0:	4618      	mov	r0, r3
 80142a2:	f7fd fd39 	bl	8011d18 <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 80142a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80142aa:	4618      	mov	r0, r3
 80142ac:	3758      	adds	r7, #88	; 0x58
 80142ae:	46bd      	mov	sp, r7
 80142b0:	bd80      	pop	{r7, pc}
 80142b2:	bf00      	nop
 80142b4:	274a0000 	.word	0x274a0000

080142b8 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80142b8:	b580      	push	{r7, lr}
 80142ba:	b088      	sub	sp, #32
 80142bc:	af00      	add	r7, sp, #0
 80142be:	60f8      	str	r0, [r7, #12]
 80142c0:	60b9      	str	r1, [r7, #8]
 80142c2:	607a      	str	r2, [r7, #4]
	int n = 0;
 80142c4:	2300      	movs	r3, #0
 80142c6:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80142cc:	e017      	b.n	80142fe <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80142ce:	f107 0310 	add.w	r3, r7, #16
 80142d2:	f107 0114 	add.w	r1, r7, #20
 80142d6:	2201      	movs	r2, #1
 80142d8:	6878      	ldr	r0, [r7, #4]
 80142da:	f7ff f803 	bl	80132e4 <f_read>
		if (rc != 1) break;
 80142de:	693b      	ldr	r3, [r7, #16]
 80142e0:	2b01      	cmp	r3, #1
 80142e2:	d112      	bne.n	801430a <f_gets+0x52>
		c = s[0];
 80142e4:	7d3b      	ldrb	r3, [r7, #20]
 80142e6:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 80142e8:	69bb      	ldr	r3, [r7, #24]
 80142ea:	1c5a      	adds	r2, r3, #1
 80142ec:	61ba      	str	r2, [r7, #24]
 80142ee:	7dfa      	ldrb	r2, [r7, #23]
 80142f0:	701a      	strb	r2, [r3, #0]
		n++;
 80142f2:	69fb      	ldr	r3, [r7, #28]
 80142f4:	3301      	adds	r3, #1
 80142f6:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 80142f8:	7dfb      	ldrb	r3, [r7, #23]
 80142fa:	2b0a      	cmp	r3, #10
 80142fc:	d007      	beq.n	801430e <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80142fe:	68bb      	ldr	r3, [r7, #8]
 8014300:	3b01      	subs	r3, #1
 8014302:	69fa      	ldr	r2, [r7, #28]
 8014304:	429a      	cmp	r2, r3
 8014306:	dbe2      	blt.n	80142ce <f_gets+0x16>
 8014308:	e002      	b.n	8014310 <f_gets+0x58>
		if (rc != 1) break;
 801430a:	bf00      	nop
 801430c:	e000      	b.n	8014310 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 801430e:	bf00      	nop
	}
	*p = 0;
 8014310:	69bb      	ldr	r3, [r7, #24]
 8014312:	2200      	movs	r2, #0
 8014314:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8014316:	69fb      	ldr	r3, [r7, #28]
 8014318:	2b00      	cmp	r3, #0
 801431a:	d001      	beq.n	8014320 <f_gets+0x68>
 801431c:	68fb      	ldr	r3, [r7, #12]
 801431e:	e000      	b.n	8014322 <f_gets+0x6a>
 8014320:	2300      	movs	r3, #0
}
 8014322:	4618      	mov	r0, r3
 8014324:	3720      	adds	r7, #32
 8014326:	46bd      	mov	sp, r7
 8014328:	bd80      	pop	{r7, pc}
	...

0801432c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801432c:	b480      	push	{r7}
 801432e:	b087      	sub	sp, #28
 8014330:	af00      	add	r7, sp, #0
 8014332:	60f8      	str	r0, [r7, #12]
 8014334:	60b9      	str	r1, [r7, #8]
 8014336:	4613      	mov	r3, r2
 8014338:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801433a:	2301      	movs	r3, #1
 801433c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801433e:	2300      	movs	r3, #0
 8014340:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014342:	4b1f      	ldr	r3, [pc, #124]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 8014344:	7a5b      	ldrb	r3, [r3, #9]
 8014346:	b2db      	uxtb	r3, r3
 8014348:	2b00      	cmp	r3, #0
 801434a:	d131      	bne.n	80143b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801434c:	4b1c      	ldr	r3, [pc, #112]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 801434e:	7a5b      	ldrb	r3, [r3, #9]
 8014350:	b2db      	uxtb	r3, r3
 8014352:	461a      	mov	r2, r3
 8014354:	4b1a      	ldr	r3, [pc, #104]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 8014356:	2100      	movs	r1, #0
 8014358:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801435a:	4b19      	ldr	r3, [pc, #100]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 801435c:	7a5b      	ldrb	r3, [r3, #9]
 801435e:	b2db      	uxtb	r3, r3
 8014360:	4a17      	ldr	r2, [pc, #92]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 8014362:	009b      	lsls	r3, r3, #2
 8014364:	4413      	add	r3, r2
 8014366:	68fa      	ldr	r2, [r7, #12]
 8014368:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801436a:	4b15      	ldr	r3, [pc, #84]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 801436c:	7a5b      	ldrb	r3, [r3, #9]
 801436e:	b2db      	uxtb	r3, r3
 8014370:	461a      	mov	r2, r3
 8014372:	4b13      	ldr	r3, [pc, #76]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 8014374:	4413      	add	r3, r2
 8014376:	79fa      	ldrb	r2, [r7, #7]
 8014378:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801437a:	4b11      	ldr	r3, [pc, #68]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 801437c:	7a5b      	ldrb	r3, [r3, #9]
 801437e:	b2db      	uxtb	r3, r3
 8014380:	1c5a      	adds	r2, r3, #1
 8014382:	b2d1      	uxtb	r1, r2
 8014384:	4a0e      	ldr	r2, [pc, #56]	; (80143c0 <FATFS_LinkDriverEx+0x94>)
 8014386:	7251      	strb	r1, [r2, #9]
 8014388:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801438a:	7dbb      	ldrb	r3, [r7, #22]
 801438c:	3330      	adds	r3, #48	; 0x30
 801438e:	b2da      	uxtb	r2, r3
 8014390:	68bb      	ldr	r3, [r7, #8]
 8014392:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014394:	68bb      	ldr	r3, [r7, #8]
 8014396:	3301      	adds	r3, #1
 8014398:	223a      	movs	r2, #58	; 0x3a
 801439a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801439c:	68bb      	ldr	r3, [r7, #8]
 801439e:	3302      	adds	r3, #2
 80143a0:	222f      	movs	r2, #47	; 0x2f
 80143a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80143a4:	68bb      	ldr	r3, [r7, #8]
 80143a6:	3303      	adds	r3, #3
 80143a8:	2200      	movs	r2, #0
 80143aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80143ac:	2300      	movs	r3, #0
 80143ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80143b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80143b2:	4618      	mov	r0, r3
 80143b4:	371c      	adds	r7, #28
 80143b6:	46bd      	mov	sp, r7
 80143b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143bc:	4770      	bx	lr
 80143be:	bf00      	nop
 80143c0:	200481c4 	.word	0x200481c4

080143c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80143c4:	b580      	push	{r7, lr}
 80143c6:	b082      	sub	sp, #8
 80143c8:	af00      	add	r7, sp, #0
 80143ca:	6078      	str	r0, [r7, #4]
 80143cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80143ce:	2200      	movs	r2, #0
 80143d0:	6839      	ldr	r1, [r7, #0]
 80143d2:	6878      	ldr	r0, [r7, #4]
 80143d4:	f7ff ffaa 	bl	801432c <FATFS_LinkDriverEx>
 80143d8:	4603      	mov	r3, r0
}
 80143da:	4618      	mov	r0, r3
 80143dc:	3708      	adds	r7, #8
 80143de:	46bd      	mov	sp, r7
 80143e0:	bd80      	pop	{r7, pc}

080143e2 <__cxa_guard_acquire>:
 80143e2:	6803      	ldr	r3, [r0, #0]
 80143e4:	07db      	lsls	r3, r3, #31
 80143e6:	d406      	bmi.n	80143f6 <__cxa_guard_acquire+0x14>
 80143e8:	7843      	ldrb	r3, [r0, #1]
 80143ea:	b103      	cbz	r3, 80143ee <__cxa_guard_acquire+0xc>
 80143ec:	deff      	udf	#255	; 0xff
 80143ee:	2301      	movs	r3, #1
 80143f0:	7043      	strb	r3, [r0, #1]
 80143f2:	4618      	mov	r0, r3
 80143f4:	4770      	bx	lr
 80143f6:	2000      	movs	r0, #0
 80143f8:	4770      	bx	lr

080143fa <__cxa_guard_release>:
 80143fa:	2301      	movs	r3, #1
 80143fc:	6003      	str	r3, [r0, #0]
 80143fe:	4770      	bx	lr

08014400 <__errno>:
 8014400:	4b01      	ldr	r3, [pc, #4]	; (8014408 <__errno+0x8>)
 8014402:	6818      	ldr	r0, [r3, #0]
 8014404:	4770      	bx	lr
 8014406:	bf00      	nop
 8014408:	2000000c 	.word	0x2000000c

0801440c <__libc_init_array>:
 801440c:	b570      	push	{r4, r5, r6, lr}
 801440e:	4e0d      	ldr	r6, [pc, #52]	; (8014444 <__libc_init_array+0x38>)
 8014410:	4c0d      	ldr	r4, [pc, #52]	; (8014448 <__libc_init_array+0x3c>)
 8014412:	1ba4      	subs	r4, r4, r6
 8014414:	10a4      	asrs	r4, r4, #2
 8014416:	2500      	movs	r5, #0
 8014418:	42a5      	cmp	r5, r4
 801441a:	d109      	bne.n	8014430 <__libc_init_array+0x24>
 801441c:	4e0b      	ldr	r6, [pc, #44]	; (801444c <__libc_init_array+0x40>)
 801441e:	4c0c      	ldr	r4, [pc, #48]	; (8014450 <__libc_init_array+0x44>)
 8014420:	f004 f9e8 	bl	80187f4 <_init>
 8014424:	1ba4      	subs	r4, r4, r6
 8014426:	10a4      	asrs	r4, r4, #2
 8014428:	2500      	movs	r5, #0
 801442a:	42a5      	cmp	r5, r4
 801442c:	d105      	bne.n	801443a <__libc_init_array+0x2e>
 801442e:	bd70      	pop	{r4, r5, r6, pc}
 8014430:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014434:	4798      	blx	r3
 8014436:	3501      	adds	r5, #1
 8014438:	e7ee      	b.n	8014418 <__libc_init_array+0xc>
 801443a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801443e:	4798      	blx	r3
 8014440:	3501      	adds	r5, #1
 8014442:	e7f2      	b.n	801442a <__libc_init_array+0x1e>
 8014444:	0801904c 	.word	0x0801904c
 8014448:	0801904c 	.word	0x0801904c
 801444c:	0801904c 	.word	0x0801904c
 8014450:	08019054 	.word	0x08019054

08014454 <memset>:
 8014454:	4402      	add	r2, r0
 8014456:	4603      	mov	r3, r0
 8014458:	4293      	cmp	r3, r2
 801445a:	d100      	bne.n	801445e <memset+0xa>
 801445c:	4770      	bx	lr
 801445e:	f803 1b01 	strb.w	r1, [r3], #1
 8014462:	e7f9      	b.n	8014458 <memset+0x4>

08014464 <__cvt>:
 8014464:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014468:	ec55 4b10 	vmov	r4, r5, d0
 801446c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 801446e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8014472:	2d00      	cmp	r5, #0
 8014474:	460e      	mov	r6, r1
 8014476:	4691      	mov	r9, r2
 8014478:	4619      	mov	r1, r3
 801447a:	bfb8      	it	lt
 801447c:	4622      	movlt	r2, r4
 801447e:	462b      	mov	r3, r5
 8014480:	f027 0720 	bic.w	r7, r7, #32
 8014484:	bfbb      	ittet	lt
 8014486:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801448a:	461d      	movlt	r5, r3
 801448c:	2300      	movge	r3, #0
 801448e:	232d      	movlt	r3, #45	; 0x2d
 8014490:	bfb8      	it	lt
 8014492:	4614      	movlt	r4, r2
 8014494:	2f46      	cmp	r7, #70	; 0x46
 8014496:	700b      	strb	r3, [r1, #0]
 8014498:	d004      	beq.n	80144a4 <__cvt+0x40>
 801449a:	2f45      	cmp	r7, #69	; 0x45
 801449c:	d100      	bne.n	80144a0 <__cvt+0x3c>
 801449e:	3601      	adds	r6, #1
 80144a0:	2102      	movs	r1, #2
 80144a2:	e000      	b.n	80144a6 <__cvt+0x42>
 80144a4:	2103      	movs	r1, #3
 80144a6:	ab03      	add	r3, sp, #12
 80144a8:	9301      	str	r3, [sp, #4]
 80144aa:	ab02      	add	r3, sp, #8
 80144ac:	9300      	str	r3, [sp, #0]
 80144ae:	4632      	mov	r2, r6
 80144b0:	4653      	mov	r3, sl
 80144b2:	ec45 4b10 	vmov	d0, r4, r5
 80144b6:	f001 fdff 	bl	80160b8 <_dtoa_r>
 80144ba:	2f47      	cmp	r7, #71	; 0x47
 80144bc:	4680      	mov	r8, r0
 80144be:	d102      	bne.n	80144c6 <__cvt+0x62>
 80144c0:	f019 0f01 	tst.w	r9, #1
 80144c4:	d026      	beq.n	8014514 <__cvt+0xb0>
 80144c6:	2f46      	cmp	r7, #70	; 0x46
 80144c8:	eb08 0906 	add.w	r9, r8, r6
 80144cc:	d111      	bne.n	80144f2 <__cvt+0x8e>
 80144ce:	f898 3000 	ldrb.w	r3, [r8]
 80144d2:	2b30      	cmp	r3, #48	; 0x30
 80144d4:	d10a      	bne.n	80144ec <__cvt+0x88>
 80144d6:	2200      	movs	r2, #0
 80144d8:	2300      	movs	r3, #0
 80144da:	4620      	mov	r0, r4
 80144dc:	4629      	mov	r1, r5
 80144de:	f7ec fb0b 	bl	8000af8 <__aeabi_dcmpeq>
 80144e2:	b918      	cbnz	r0, 80144ec <__cvt+0x88>
 80144e4:	f1c6 0601 	rsb	r6, r6, #1
 80144e8:	f8ca 6000 	str.w	r6, [sl]
 80144ec:	f8da 3000 	ldr.w	r3, [sl]
 80144f0:	4499      	add	r9, r3
 80144f2:	2200      	movs	r2, #0
 80144f4:	2300      	movs	r3, #0
 80144f6:	4620      	mov	r0, r4
 80144f8:	4629      	mov	r1, r5
 80144fa:	f7ec fafd 	bl	8000af8 <__aeabi_dcmpeq>
 80144fe:	b938      	cbnz	r0, 8014510 <__cvt+0xac>
 8014500:	2230      	movs	r2, #48	; 0x30
 8014502:	9b03      	ldr	r3, [sp, #12]
 8014504:	454b      	cmp	r3, r9
 8014506:	d205      	bcs.n	8014514 <__cvt+0xb0>
 8014508:	1c59      	adds	r1, r3, #1
 801450a:	9103      	str	r1, [sp, #12]
 801450c:	701a      	strb	r2, [r3, #0]
 801450e:	e7f8      	b.n	8014502 <__cvt+0x9e>
 8014510:	f8cd 900c 	str.w	r9, [sp, #12]
 8014514:	9b03      	ldr	r3, [sp, #12]
 8014516:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014518:	eba3 0308 	sub.w	r3, r3, r8
 801451c:	4640      	mov	r0, r8
 801451e:	6013      	str	r3, [r2, #0]
 8014520:	b004      	add	sp, #16
 8014522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014526 <__exponent>:
 8014526:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014528:	2900      	cmp	r1, #0
 801452a:	4604      	mov	r4, r0
 801452c:	bfba      	itte	lt
 801452e:	4249      	neglt	r1, r1
 8014530:	232d      	movlt	r3, #45	; 0x2d
 8014532:	232b      	movge	r3, #43	; 0x2b
 8014534:	2909      	cmp	r1, #9
 8014536:	f804 2b02 	strb.w	r2, [r4], #2
 801453a:	7043      	strb	r3, [r0, #1]
 801453c:	dd20      	ble.n	8014580 <__exponent+0x5a>
 801453e:	f10d 0307 	add.w	r3, sp, #7
 8014542:	461f      	mov	r7, r3
 8014544:	260a      	movs	r6, #10
 8014546:	fb91 f5f6 	sdiv	r5, r1, r6
 801454a:	fb06 1115 	mls	r1, r6, r5, r1
 801454e:	3130      	adds	r1, #48	; 0x30
 8014550:	2d09      	cmp	r5, #9
 8014552:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014556:	f103 32ff 	add.w	r2, r3, #4294967295
 801455a:	4629      	mov	r1, r5
 801455c:	dc09      	bgt.n	8014572 <__exponent+0x4c>
 801455e:	3130      	adds	r1, #48	; 0x30
 8014560:	3b02      	subs	r3, #2
 8014562:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014566:	42bb      	cmp	r3, r7
 8014568:	4622      	mov	r2, r4
 801456a:	d304      	bcc.n	8014576 <__exponent+0x50>
 801456c:	1a10      	subs	r0, r2, r0
 801456e:	b003      	add	sp, #12
 8014570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014572:	4613      	mov	r3, r2
 8014574:	e7e7      	b.n	8014546 <__exponent+0x20>
 8014576:	f813 2b01 	ldrb.w	r2, [r3], #1
 801457a:	f804 2b01 	strb.w	r2, [r4], #1
 801457e:	e7f2      	b.n	8014566 <__exponent+0x40>
 8014580:	2330      	movs	r3, #48	; 0x30
 8014582:	4419      	add	r1, r3
 8014584:	7083      	strb	r3, [r0, #2]
 8014586:	1d02      	adds	r2, r0, #4
 8014588:	70c1      	strb	r1, [r0, #3]
 801458a:	e7ef      	b.n	801456c <__exponent+0x46>

0801458c <_printf_float>:
 801458c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014590:	b08d      	sub	sp, #52	; 0x34
 8014592:	460c      	mov	r4, r1
 8014594:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8014598:	4616      	mov	r6, r2
 801459a:	461f      	mov	r7, r3
 801459c:	4605      	mov	r5, r0
 801459e:	f002 fe7d 	bl	801729c <_localeconv_r>
 80145a2:	6803      	ldr	r3, [r0, #0]
 80145a4:	9304      	str	r3, [sp, #16]
 80145a6:	4618      	mov	r0, r3
 80145a8:	f7eb fe2a 	bl	8000200 <strlen>
 80145ac:	2300      	movs	r3, #0
 80145ae:	930a      	str	r3, [sp, #40]	; 0x28
 80145b0:	f8d8 3000 	ldr.w	r3, [r8]
 80145b4:	9005      	str	r0, [sp, #20]
 80145b6:	3307      	adds	r3, #7
 80145b8:	f023 0307 	bic.w	r3, r3, #7
 80145bc:	f103 0208 	add.w	r2, r3, #8
 80145c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80145c4:	f8d4 b000 	ldr.w	fp, [r4]
 80145c8:	f8c8 2000 	str.w	r2, [r8]
 80145cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80145d0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80145d4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80145d8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80145dc:	9307      	str	r3, [sp, #28]
 80145de:	f8cd 8018 	str.w	r8, [sp, #24]
 80145e2:	f04f 32ff 	mov.w	r2, #4294967295
 80145e6:	4ba7      	ldr	r3, [pc, #668]	; (8014884 <_printf_float+0x2f8>)
 80145e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80145ec:	f7ec fab6 	bl	8000b5c <__aeabi_dcmpun>
 80145f0:	bb70      	cbnz	r0, 8014650 <_printf_float+0xc4>
 80145f2:	f04f 32ff 	mov.w	r2, #4294967295
 80145f6:	4ba3      	ldr	r3, [pc, #652]	; (8014884 <_printf_float+0x2f8>)
 80145f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80145fc:	f7ec fa90 	bl	8000b20 <__aeabi_dcmple>
 8014600:	bb30      	cbnz	r0, 8014650 <_printf_float+0xc4>
 8014602:	2200      	movs	r2, #0
 8014604:	2300      	movs	r3, #0
 8014606:	4640      	mov	r0, r8
 8014608:	4649      	mov	r1, r9
 801460a:	f7ec fa7f 	bl	8000b0c <__aeabi_dcmplt>
 801460e:	b110      	cbz	r0, 8014616 <_printf_float+0x8a>
 8014610:	232d      	movs	r3, #45	; 0x2d
 8014612:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014616:	4a9c      	ldr	r2, [pc, #624]	; (8014888 <_printf_float+0x2fc>)
 8014618:	4b9c      	ldr	r3, [pc, #624]	; (801488c <_printf_float+0x300>)
 801461a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801461e:	bf8c      	ite	hi
 8014620:	4690      	movhi	r8, r2
 8014622:	4698      	movls	r8, r3
 8014624:	2303      	movs	r3, #3
 8014626:	f02b 0204 	bic.w	r2, fp, #4
 801462a:	6123      	str	r3, [r4, #16]
 801462c:	6022      	str	r2, [r4, #0]
 801462e:	f04f 0900 	mov.w	r9, #0
 8014632:	9700      	str	r7, [sp, #0]
 8014634:	4633      	mov	r3, r6
 8014636:	aa0b      	add	r2, sp, #44	; 0x2c
 8014638:	4621      	mov	r1, r4
 801463a:	4628      	mov	r0, r5
 801463c:	f000 f9e6 	bl	8014a0c <_printf_common>
 8014640:	3001      	adds	r0, #1
 8014642:	f040 808d 	bne.w	8014760 <_printf_float+0x1d4>
 8014646:	f04f 30ff 	mov.w	r0, #4294967295
 801464a:	b00d      	add	sp, #52	; 0x34
 801464c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014650:	4642      	mov	r2, r8
 8014652:	464b      	mov	r3, r9
 8014654:	4640      	mov	r0, r8
 8014656:	4649      	mov	r1, r9
 8014658:	f7ec fa80 	bl	8000b5c <__aeabi_dcmpun>
 801465c:	b110      	cbz	r0, 8014664 <_printf_float+0xd8>
 801465e:	4a8c      	ldr	r2, [pc, #560]	; (8014890 <_printf_float+0x304>)
 8014660:	4b8c      	ldr	r3, [pc, #560]	; (8014894 <_printf_float+0x308>)
 8014662:	e7da      	b.n	801461a <_printf_float+0x8e>
 8014664:	6861      	ldr	r1, [r4, #4]
 8014666:	1c4b      	adds	r3, r1, #1
 8014668:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 801466c:	a80a      	add	r0, sp, #40	; 0x28
 801466e:	d13e      	bne.n	80146ee <_printf_float+0x162>
 8014670:	2306      	movs	r3, #6
 8014672:	6063      	str	r3, [r4, #4]
 8014674:	2300      	movs	r3, #0
 8014676:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801467a:	ab09      	add	r3, sp, #36	; 0x24
 801467c:	9300      	str	r3, [sp, #0]
 801467e:	ec49 8b10 	vmov	d0, r8, r9
 8014682:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014686:	6022      	str	r2, [r4, #0]
 8014688:	f8cd a004 	str.w	sl, [sp, #4]
 801468c:	6861      	ldr	r1, [r4, #4]
 801468e:	4628      	mov	r0, r5
 8014690:	f7ff fee8 	bl	8014464 <__cvt>
 8014694:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8014698:	2b47      	cmp	r3, #71	; 0x47
 801469a:	4680      	mov	r8, r0
 801469c:	d109      	bne.n	80146b2 <_printf_float+0x126>
 801469e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80146a0:	1cd8      	adds	r0, r3, #3
 80146a2:	db02      	blt.n	80146aa <_printf_float+0x11e>
 80146a4:	6862      	ldr	r2, [r4, #4]
 80146a6:	4293      	cmp	r3, r2
 80146a8:	dd47      	ble.n	801473a <_printf_float+0x1ae>
 80146aa:	f1aa 0a02 	sub.w	sl, sl, #2
 80146ae:	fa5f fa8a 	uxtb.w	sl, sl
 80146b2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80146b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80146b8:	d824      	bhi.n	8014704 <_printf_float+0x178>
 80146ba:	3901      	subs	r1, #1
 80146bc:	4652      	mov	r2, sl
 80146be:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80146c2:	9109      	str	r1, [sp, #36]	; 0x24
 80146c4:	f7ff ff2f 	bl	8014526 <__exponent>
 80146c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80146ca:	1813      	adds	r3, r2, r0
 80146cc:	2a01      	cmp	r2, #1
 80146ce:	4681      	mov	r9, r0
 80146d0:	6123      	str	r3, [r4, #16]
 80146d2:	dc02      	bgt.n	80146da <_printf_float+0x14e>
 80146d4:	6822      	ldr	r2, [r4, #0]
 80146d6:	07d1      	lsls	r1, r2, #31
 80146d8:	d501      	bpl.n	80146de <_printf_float+0x152>
 80146da:	3301      	adds	r3, #1
 80146dc:	6123      	str	r3, [r4, #16]
 80146de:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	d0a5      	beq.n	8014632 <_printf_float+0xa6>
 80146e6:	232d      	movs	r3, #45	; 0x2d
 80146e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80146ec:	e7a1      	b.n	8014632 <_printf_float+0xa6>
 80146ee:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80146f2:	f000 8177 	beq.w	80149e4 <_printf_float+0x458>
 80146f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80146fa:	d1bb      	bne.n	8014674 <_printf_float+0xe8>
 80146fc:	2900      	cmp	r1, #0
 80146fe:	d1b9      	bne.n	8014674 <_printf_float+0xe8>
 8014700:	2301      	movs	r3, #1
 8014702:	e7b6      	b.n	8014672 <_printf_float+0xe6>
 8014704:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8014708:	d119      	bne.n	801473e <_printf_float+0x1b2>
 801470a:	2900      	cmp	r1, #0
 801470c:	6863      	ldr	r3, [r4, #4]
 801470e:	dd0c      	ble.n	801472a <_printf_float+0x19e>
 8014710:	6121      	str	r1, [r4, #16]
 8014712:	b913      	cbnz	r3, 801471a <_printf_float+0x18e>
 8014714:	6822      	ldr	r2, [r4, #0]
 8014716:	07d2      	lsls	r2, r2, #31
 8014718:	d502      	bpl.n	8014720 <_printf_float+0x194>
 801471a:	3301      	adds	r3, #1
 801471c:	440b      	add	r3, r1
 801471e:	6123      	str	r3, [r4, #16]
 8014720:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014722:	65a3      	str	r3, [r4, #88]	; 0x58
 8014724:	f04f 0900 	mov.w	r9, #0
 8014728:	e7d9      	b.n	80146de <_printf_float+0x152>
 801472a:	b913      	cbnz	r3, 8014732 <_printf_float+0x1a6>
 801472c:	6822      	ldr	r2, [r4, #0]
 801472e:	07d0      	lsls	r0, r2, #31
 8014730:	d501      	bpl.n	8014736 <_printf_float+0x1aa>
 8014732:	3302      	adds	r3, #2
 8014734:	e7f3      	b.n	801471e <_printf_float+0x192>
 8014736:	2301      	movs	r3, #1
 8014738:	e7f1      	b.n	801471e <_printf_float+0x192>
 801473a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801473e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8014742:	4293      	cmp	r3, r2
 8014744:	db05      	blt.n	8014752 <_printf_float+0x1c6>
 8014746:	6822      	ldr	r2, [r4, #0]
 8014748:	6123      	str	r3, [r4, #16]
 801474a:	07d1      	lsls	r1, r2, #31
 801474c:	d5e8      	bpl.n	8014720 <_printf_float+0x194>
 801474e:	3301      	adds	r3, #1
 8014750:	e7e5      	b.n	801471e <_printf_float+0x192>
 8014752:	2b00      	cmp	r3, #0
 8014754:	bfd4      	ite	le
 8014756:	f1c3 0302 	rsble	r3, r3, #2
 801475a:	2301      	movgt	r3, #1
 801475c:	4413      	add	r3, r2
 801475e:	e7de      	b.n	801471e <_printf_float+0x192>
 8014760:	6823      	ldr	r3, [r4, #0]
 8014762:	055a      	lsls	r2, r3, #21
 8014764:	d407      	bmi.n	8014776 <_printf_float+0x1ea>
 8014766:	6923      	ldr	r3, [r4, #16]
 8014768:	4642      	mov	r2, r8
 801476a:	4631      	mov	r1, r6
 801476c:	4628      	mov	r0, r5
 801476e:	47b8      	blx	r7
 8014770:	3001      	adds	r0, #1
 8014772:	d12b      	bne.n	80147cc <_printf_float+0x240>
 8014774:	e767      	b.n	8014646 <_printf_float+0xba>
 8014776:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801477a:	f240 80dc 	bls.w	8014936 <_printf_float+0x3aa>
 801477e:	2200      	movs	r2, #0
 8014780:	2300      	movs	r3, #0
 8014782:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014786:	f7ec f9b7 	bl	8000af8 <__aeabi_dcmpeq>
 801478a:	2800      	cmp	r0, #0
 801478c:	d033      	beq.n	80147f6 <_printf_float+0x26a>
 801478e:	2301      	movs	r3, #1
 8014790:	4a41      	ldr	r2, [pc, #260]	; (8014898 <_printf_float+0x30c>)
 8014792:	4631      	mov	r1, r6
 8014794:	4628      	mov	r0, r5
 8014796:	47b8      	blx	r7
 8014798:	3001      	adds	r0, #1
 801479a:	f43f af54 	beq.w	8014646 <_printf_float+0xba>
 801479e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80147a2:	429a      	cmp	r2, r3
 80147a4:	db02      	blt.n	80147ac <_printf_float+0x220>
 80147a6:	6823      	ldr	r3, [r4, #0]
 80147a8:	07d8      	lsls	r0, r3, #31
 80147aa:	d50f      	bpl.n	80147cc <_printf_float+0x240>
 80147ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80147b0:	4631      	mov	r1, r6
 80147b2:	4628      	mov	r0, r5
 80147b4:	47b8      	blx	r7
 80147b6:	3001      	adds	r0, #1
 80147b8:	f43f af45 	beq.w	8014646 <_printf_float+0xba>
 80147bc:	f04f 0800 	mov.w	r8, #0
 80147c0:	f104 091a 	add.w	r9, r4, #26
 80147c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147c6:	3b01      	subs	r3, #1
 80147c8:	4543      	cmp	r3, r8
 80147ca:	dc09      	bgt.n	80147e0 <_printf_float+0x254>
 80147cc:	6823      	ldr	r3, [r4, #0]
 80147ce:	079b      	lsls	r3, r3, #30
 80147d0:	f100 8103 	bmi.w	80149da <_printf_float+0x44e>
 80147d4:	68e0      	ldr	r0, [r4, #12]
 80147d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80147d8:	4298      	cmp	r0, r3
 80147da:	bfb8      	it	lt
 80147dc:	4618      	movlt	r0, r3
 80147de:	e734      	b.n	801464a <_printf_float+0xbe>
 80147e0:	2301      	movs	r3, #1
 80147e2:	464a      	mov	r2, r9
 80147e4:	4631      	mov	r1, r6
 80147e6:	4628      	mov	r0, r5
 80147e8:	47b8      	blx	r7
 80147ea:	3001      	adds	r0, #1
 80147ec:	f43f af2b 	beq.w	8014646 <_printf_float+0xba>
 80147f0:	f108 0801 	add.w	r8, r8, #1
 80147f4:	e7e6      	b.n	80147c4 <_printf_float+0x238>
 80147f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	dc2b      	bgt.n	8014854 <_printf_float+0x2c8>
 80147fc:	2301      	movs	r3, #1
 80147fe:	4a26      	ldr	r2, [pc, #152]	; (8014898 <_printf_float+0x30c>)
 8014800:	4631      	mov	r1, r6
 8014802:	4628      	mov	r0, r5
 8014804:	47b8      	blx	r7
 8014806:	3001      	adds	r0, #1
 8014808:	f43f af1d 	beq.w	8014646 <_printf_float+0xba>
 801480c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801480e:	b923      	cbnz	r3, 801481a <_printf_float+0x28e>
 8014810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014812:	b913      	cbnz	r3, 801481a <_printf_float+0x28e>
 8014814:	6823      	ldr	r3, [r4, #0]
 8014816:	07d9      	lsls	r1, r3, #31
 8014818:	d5d8      	bpl.n	80147cc <_printf_float+0x240>
 801481a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801481e:	4631      	mov	r1, r6
 8014820:	4628      	mov	r0, r5
 8014822:	47b8      	blx	r7
 8014824:	3001      	adds	r0, #1
 8014826:	f43f af0e 	beq.w	8014646 <_printf_float+0xba>
 801482a:	f04f 0900 	mov.w	r9, #0
 801482e:	f104 0a1a 	add.w	sl, r4, #26
 8014832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014834:	425b      	negs	r3, r3
 8014836:	454b      	cmp	r3, r9
 8014838:	dc01      	bgt.n	801483e <_printf_float+0x2b2>
 801483a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801483c:	e794      	b.n	8014768 <_printf_float+0x1dc>
 801483e:	2301      	movs	r3, #1
 8014840:	4652      	mov	r2, sl
 8014842:	4631      	mov	r1, r6
 8014844:	4628      	mov	r0, r5
 8014846:	47b8      	blx	r7
 8014848:	3001      	adds	r0, #1
 801484a:	f43f aefc 	beq.w	8014646 <_printf_float+0xba>
 801484e:	f109 0901 	add.w	r9, r9, #1
 8014852:	e7ee      	b.n	8014832 <_printf_float+0x2a6>
 8014854:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014856:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8014858:	429a      	cmp	r2, r3
 801485a:	bfa8      	it	ge
 801485c:	461a      	movge	r2, r3
 801485e:	2a00      	cmp	r2, #0
 8014860:	4691      	mov	r9, r2
 8014862:	dd07      	ble.n	8014874 <_printf_float+0x2e8>
 8014864:	4613      	mov	r3, r2
 8014866:	4631      	mov	r1, r6
 8014868:	4642      	mov	r2, r8
 801486a:	4628      	mov	r0, r5
 801486c:	47b8      	blx	r7
 801486e:	3001      	adds	r0, #1
 8014870:	f43f aee9 	beq.w	8014646 <_printf_float+0xba>
 8014874:	f104 031a 	add.w	r3, r4, #26
 8014878:	f04f 0b00 	mov.w	fp, #0
 801487c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014880:	9306      	str	r3, [sp, #24]
 8014882:	e015      	b.n	80148b0 <_printf_float+0x324>
 8014884:	7fefffff 	.word	0x7fefffff
 8014888:	08018d18 	.word	0x08018d18
 801488c:	08018d14 	.word	0x08018d14
 8014890:	08018d20 	.word	0x08018d20
 8014894:	08018d1c 	.word	0x08018d1c
 8014898:	08018edb 	.word	0x08018edb
 801489c:	2301      	movs	r3, #1
 801489e:	9a06      	ldr	r2, [sp, #24]
 80148a0:	4631      	mov	r1, r6
 80148a2:	4628      	mov	r0, r5
 80148a4:	47b8      	blx	r7
 80148a6:	3001      	adds	r0, #1
 80148a8:	f43f aecd 	beq.w	8014646 <_printf_float+0xba>
 80148ac:	f10b 0b01 	add.w	fp, fp, #1
 80148b0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80148b4:	ebaa 0309 	sub.w	r3, sl, r9
 80148b8:	455b      	cmp	r3, fp
 80148ba:	dcef      	bgt.n	801489c <_printf_float+0x310>
 80148bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80148c0:	429a      	cmp	r2, r3
 80148c2:	44d0      	add	r8, sl
 80148c4:	db15      	blt.n	80148f2 <_printf_float+0x366>
 80148c6:	6823      	ldr	r3, [r4, #0]
 80148c8:	07da      	lsls	r2, r3, #31
 80148ca:	d412      	bmi.n	80148f2 <_printf_float+0x366>
 80148cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80148ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80148d0:	eba3 020a 	sub.w	r2, r3, sl
 80148d4:	eba3 0a01 	sub.w	sl, r3, r1
 80148d8:	4592      	cmp	sl, r2
 80148da:	bfa8      	it	ge
 80148dc:	4692      	movge	sl, r2
 80148de:	f1ba 0f00 	cmp.w	sl, #0
 80148e2:	dc0e      	bgt.n	8014902 <_printf_float+0x376>
 80148e4:	f04f 0800 	mov.w	r8, #0
 80148e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80148ec:	f104 091a 	add.w	r9, r4, #26
 80148f0:	e019      	b.n	8014926 <_printf_float+0x39a>
 80148f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80148f6:	4631      	mov	r1, r6
 80148f8:	4628      	mov	r0, r5
 80148fa:	47b8      	blx	r7
 80148fc:	3001      	adds	r0, #1
 80148fe:	d1e5      	bne.n	80148cc <_printf_float+0x340>
 8014900:	e6a1      	b.n	8014646 <_printf_float+0xba>
 8014902:	4653      	mov	r3, sl
 8014904:	4642      	mov	r2, r8
 8014906:	4631      	mov	r1, r6
 8014908:	4628      	mov	r0, r5
 801490a:	47b8      	blx	r7
 801490c:	3001      	adds	r0, #1
 801490e:	d1e9      	bne.n	80148e4 <_printf_float+0x358>
 8014910:	e699      	b.n	8014646 <_printf_float+0xba>
 8014912:	2301      	movs	r3, #1
 8014914:	464a      	mov	r2, r9
 8014916:	4631      	mov	r1, r6
 8014918:	4628      	mov	r0, r5
 801491a:	47b8      	blx	r7
 801491c:	3001      	adds	r0, #1
 801491e:	f43f ae92 	beq.w	8014646 <_printf_float+0xba>
 8014922:	f108 0801 	add.w	r8, r8, #1
 8014926:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801492a:	1a9b      	subs	r3, r3, r2
 801492c:	eba3 030a 	sub.w	r3, r3, sl
 8014930:	4543      	cmp	r3, r8
 8014932:	dcee      	bgt.n	8014912 <_printf_float+0x386>
 8014934:	e74a      	b.n	80147cc <_printf_float+0x240>
 8014936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014938:	2a01      	cmp	r2, #1
 801493a:	dc01      	bgt.n	8014940 <_printf_float+0x3b4>
 801493c:	07db      	lsls	r3, r3, #31
 801493e:	d53a      	bpl.n	80149b6 <_printf_float+0x42a>
 8014940:	2301      	movs	r3, #1
 8014942:	4642      	mov	r2, r8
 8014944:	4631      	mov	r1, r6
 8014946:	4628      	mov	r0, r5
 8014948:	47b8      	blx	r7
 801494a:	3001      	adds	r0, #1
 801494c:	f43f ae7b 	beq.w	8014646 <_printf_float+0xba>
 8014950:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014954:	4631      	mov	r1, r6
 8014956:	4628      	mov	r0, r5
 8014958:	47b8      	blx	r7
 801495a:	3001      	adds	r0, #1
 801495c:	f108 0801 	add.w	r8, r8, #1
 8014960:	f43f ae71 	beq.w	8014646 <_printf_float+0xba>
 8014964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014966:	2200      	movs	r2, #0
 8014968:	f103 3aff 	add.w	sl, r3, #4294967295
 801496c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014970:	2300      	movs	r3, #0
 8014972:	f7ec f8c1 	bl	8000af8 <__aeabi_dcmpeq>
 8014976:	b9c8      	cbnz	r0, 80149ac <_printf_float+0x420>
 8014978:	4653      	mov	r3, sl
 801497a:	4642      	mov	r2, r8
 801497c:	4631      	mov	r1, r6
 801497e:	4628      	mov	r0, r5
 8014980:	47b8      	blx	r7
 8014982:	3001      	adds	r0, #1
 8014984:	d10e      	bne.n	80149a4 <_printf_float+0x418>
 8014986:	e65e      	b.n	8014646 <_printf_float+0xba>
 8014988:	2301      	movs	r3, #1
 801498a:	4652      	mov	r2, sl
 801498c:	4631      	mov	r1, r6
 801498e:	4628      	mov	r0, r5
 8014990:	47b8      	blx	r7
 8014992:	3001      	adds	r0, #1
 8014994:	f43f ae57 	beq.w	8014646 <_printf_float+0xba>
 8014998:	f108 0801 	add.w	r8, r8, #1
 801499c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801499e:	3b01      	subs	r3, #1
 80149a0:	4543      	cmp	r3, r8
 80149a2:	dcf1      	bgt.n	8014988 <_printf_float+0x3fc>
 80149a4:	464b      	mov	r3, r9
 80149a6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80149aa:	e6de      	b.n	801476a <_printf_float+0x1de>
 80149ac:	f04f 0800 	mov.w	r8, #0
 80149b0:	f104 0a1a 	add.w	sl, r4, #26
 80149b4:	e7f2      	b.n	801499c <_printf_float+0x410>
 80149b6:	2301      	movs	r3, #1
 80149b8:	e7df      	b.n	801497a <_printf_float+0x3ee>
 80149ba:	2301      	movs	r3, #1
 80149bc:	464a      	mov	r2, r9
 80149be:	4631      	mov	r1, r6
 80149c0:	4628      	mov	r0, r5
 80149c2:	47b8      	blx	r7
 80149c4:	3001      	adds	r0, #1
 80149c6:	f43f ae3e 	beq.w	8014646 <_printf_float+0xba>
 80149ca:	f108 0801 	add.w	r8, r8, #1
 80149ce:	68e3      	ldr	r3, [r4, #12]
 80149d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80149d2:	1a9b      	subs	r3, r3, r2
 80149d4:	4543      	cmp	r3, r8
 80149d6:	dcf0      	bgt.n	80149ba <_printf_float+0x42e>
 80149d8:	e6fc      	b.n	80147d4 <_printf_float+0x248>
 80149da:	f04f 0800 	mov.w	r8, #0
 80149de:	f104 0919 	add.w	r9, r4, #25
 80149e2:	e7f4      	b.n	80149ce <_printf_float+0x442>
 80149e4:	2900      	cmp	r1, #0
 80149e6:	f43f ae8b 	beq.w	8014700 <_printf_float+0x174>
 80149ea:	2300      	movs	r3, #0
 80149ec:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80149f0:	ab09      	add	r3, sp, #36	; 0x24
 80149f2:	9300      	str	r3, [sp, #0]
 80149f4:	ec49 8b10 	vmov	d0, r8, r9
 80149f8:	6022      	str	r2, [r4, #0]
 80149fa:	f8cd a004 	str.w	sl, [sp, #4]
 80149fe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014a02:	4628      	mov	r0, r5
 8014a04:	f7ff fd2e 	bl	8014464 <__cvt>
 8014a08:	4680      	mov	r8, r0
 8014a0a:	e648      	b.n	801469e <_printf_float+0x112>

08014a0c <_printf_common>:
 8014a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a10:	4691      	mov	r9, r2
 8014a12:	461f      	mov	r7, r3
 8014a14:	688a      	ldr	r2, [r1, #8]
 8014a16:	690b      	ldr	r3, [r1, #16]
 8014a18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014a1c:	4293      	cmp	r3, r2
 8014a1e:	bfb8      	it	lt
 8014a20:	4613      	movlt	r3, r2
 8014a22:	f8c9 3000 	str.w	r3, [r9]
 8014a26:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014a2a:	4606      	mov	r6, r0
 8014a2c:	460c      	mov	r4, r1
 8014a2e:	b112      	cbz	r2, 8014a36 <_printf_common+0x2a>
 8014a30:	3301      	adds	r3, #1
 8014a32:	f8c9 3000 	str.w	r3, [r9]
 8014a36:	6823      	ldr	r3, [r4, #0]
 8014a38:	0699      	lsls	r1, r3, #26
 8014a3a:	bf42      	ittt	mi
 8014a3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8014a40:	3302      	addmi	r3, #2
 8014a42:	f8c9 3000 	strmi.w	r3, [r9]
 8014a46:	6825      	ldr	r5, [r4, #0]
 8014a48:	f015 0506 	ands.w	r5, r5, #6
 8014a4c:	d107      	bne.n	8014a5e <_printf_common+0x52>
 8014a4e:	f104 0a19 	add.w	sl, r4, #25
 8014a52:	68e3      	ldr	r3, [r4, #12]
 8014a54:	f8d9 2000 	ldr.w	r2, [r9]
 8014a58:	1a9b      	subs	r3, r3, r2
 8014a5a:	42ab      	cmp	r3, r5
 8014a5c:	dc28      	bgt.n	8014ab0 <_printf_common+0xa4>
 8014a5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8014a62:	6822      	ldr	r2, [r4, #0]
 8014a64:	3300      	adds	r3, #0
 8014a66:	bf18      	it	ne
 8014a68:	2301      	movne	r3, #1
 8014a6a:	0692      	lsls	r2, r2, #26
 8014a6c:	d42d      	bmi.n	8014aca <_printf_common+0xbe>
 8014a6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014a72:	4639      	mov	r1, r7
 8014a74:	4630      	mov	r0, r6
 8014a76:	47c0      	blx	r8
 8014a78:	3001      	adds	r0, #1
 8014a7a:	d020      	beq.n	8014abe <_printf_common+0xb2>
 8014a7c:	6823      	ldr	r3, [r4, #0]
 8014a7e:	68e5      	ldr	r5, [r4, #12]
 8014a80:	f8d9 2000 	ldr.w	r2, [r9]
 8014a84:	f003 0306 	and.w	r3, r3, #6
 8014a88:	2b04      	cmp	r3, #4
 8014a8a:	bf08      	it	eq
 8014a8c:	1aad      	subeq	r5, r5, r2
 8014a8e:	68a3      	ldr	r3, [r4, #8]
 8014a90:	6922      	ldr	r2, [r4, #16]
 8014a92:	bf0c      	ite	eq
 8014a94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014a98:	2500      	movne	r5, #0
 8014a9a:	4293      	cmp	r3, r2
 8014a9c:	bfc4      	itt	gt
 8014a9e:	1a9b      	subgt	r3, r3, r2
 8014aa0:	18ed      	addgt	r5, r5, r3
 8014aa2:	f04f 0900 	mov.w	r9, #0
 8014aa6:	341a      	adds	r4, #26
 8014aa8:	454d      	cmp	r5, r9
 8014aaa:	d11a      	bne.n	8014ae2 <_printf_common+0xd6>
 8014aac:	2000      	movs	r0, #0
 8014aae:	e008      	b.n	8014ac2 <_printf_common+0xb6>
 8014ab0:	2301      	movs	r3, #1
 8014ab2:	4652      	mov	r2, sl
 8014ab4:	4639      	mov	r1, r7
 8014ab6:	4630      	mov	r0, r6
 8014ab8:	47c0      	blx	r8
 8014aba:	3001      	adds	r0, #1
 8014abc:	d103      	bne.n	8014ac6 <_printf_common+0xba>
 8014abe:	f04f 30ff 	mov.w	r0, #4294967295
 8014ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014ac6:	3501      	adds	r5, #1
 8014ac8:	e7c3      	b.n	8014a52 <_printf_common+0x46>
 8014aca:	18e1      	adds	r1, r4, r3
 8014acc:	1c5a      	adds	r2, r3, #1
 8014ace:	2030      	movs	r0, #48	; 0x30
 8014ad0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014ad4:	4422      	add	r2, r4
 8014ad6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014ada:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014ade:	3302      	adds	r3, #2
 8014ae0:	e7c5      	b.n	8014a6e <_printf_common+0x62>
 8014ae2:	2301      	movs	r3, #1
 8014ae4:	4622      	mov	r2, r4
 8014ae6:	4639      	mov	r1, r7
 8014ae8:	4630      	mov	r0, r6
 8014aea:	47c0      	blx	r8
 8014aec:	3001      	adds	r0, #1
 8014aee:	d0e6      	beq.n	8014abe <_printf_common+0xb2>
 8014af0:	f109 0901 	add.w	r9, r9, #1
 8014af4:	e7d8      	b.n	8014aa8 <_printf_common+0x9c>
	...

08014af8 <_printf_i>:
 8014af8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014afc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014b00:	460c      	mov	r4, r1
 8014b02:	7e09      	ldrb	r1, [r1, #24]
 8014b04:	b085      	sub	sp, #20
 8014b06:	296e      	cmp	r1, #110	; 0x6e
 8014b08:	4617      	mov	r7, r2
 8014b0a:	4606      	mov	r6, r0
 8014b0c:	4698      	mov	r8, r3
 8014b0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014b10:	f000 80b3 	beq.w	8014c7a <_printf_i+0x182>
 8014b14:	d822      	bhi.n	8014b5c <_printf_i+0x64>
 8014b16:	2963      	cmp	r1, #99	; 0x63
 8014b18:	d036      	beq.n	8014b88 <_printf_i+0x90>
 8014b1a:	d80a      	bhi.n	8014b32 <_printf_i+0x3a>
 8014b1c:	2900      	cmp	r1, #0
 8014b1e:	f000 80b9 	beq.w	8014c94 <_printf_i+0x19c>
 8014b22:	2958      	cmp	r1, #88	; 0x58
 8014b24:	f000 8083 	beq.w	8014c2e <_printf_i+0x136>
 8014b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014b2c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8014b30:	e032      	b.n	8014b98 <_printf_i+0xa0>
 8014b32:	2964      	cmp	r1, #100	; 0x64
 8014b34:	d001      	beq.n	8014b3a <_printf_i+0x42>
 8014b36:	2969      	cmp	r1, #105	; 0x69
 8014b38:	d1f6      	bne.n	8014b28 <_printf_i+0x30>
 8014b3a:	6820      	ldr	r0, [r4, #0]
 8014b3c:	6813      	ldr	r3, [r2, #0]
 8014b3e:	0605      	lsls	r5, r0, #24
 8014b40:	f103 0104 	add.w	r1, r3, #4
 8014b44:	d52a      	bpl.n	8014b9c <_printf_i+0xa4>
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	6011      	str	r1, [r2, #0]
 8014b4a:	2b00      	cmp	r3, #0
 8014b4c:	da03      	bge.n	8014b56 <_printf_i+0x5e>
 8014b4e:	222d      	movs	r2, #45	; 0x2d
 8014b50:	425b      	negs	r3, r3
 8014b52:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8014b56:	486f      	ldr	r0, [pc, #444]	; (8014d14 <_printf_i+0x21c>)
 8014b58:	220a      	movs	r2, #10
 8014b5a:	e039      	b.n	8014bd0 <_printf_i+0xd8>
 8014b5c:	2973      	cmp	r1, #115	; 0x73
 8014b5e:	f000 809d 	beq.w	8014c9c <_printf_i+0x1a4>
 8014b62:	d808      	bhi.n	8014b76 <_printf_i+0x7e>
 8014b64:	296f      	cmp	r1, #111	; 0x6f
 8014b66:	d020      	beq.n	8014baa <_printf_i+0xb2>
 8014b68:	2970      	cmp	r1, #112	; 0x70
 8014b6a:	d1dd      	bne.n	8014b28 <_printf_i+0x30>
 8014b6c:	6823      	ldr	r3, [r4, #0]
 8014b6e:	f043 0320 	orr.w	r3, r3, #32
 8014b72:	6023      	str	r3, [r4, #0]
 8014b74:	e003      	b.n	8014b7e <_printf_i+0x86>
 8014b76:	2975      	cmp	r1, #117	; 0x75
 8014b78:	d017      	beq.n	8014baa <_printf_i+0xb2>
 8014b7a:	2978      	cmp	r1, #120	; 0x78
 8014b7c:	d1d4      	bne.n	8014b28 <_printf_i+0x30>
 8014b7e:	2378      	movs	r3, #120	; 0x78
 8014b80:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014b84:	4864      	ldr	r0, [pc, #400]	; (8014d18 <_printf_i+0x220>)
 8014b86:	e055      	b.n	8014c34 <_printf_i+0x13c>
 8014b88:	6813      	ldr	r3, [r2, #0]
 8014b8a:	1d19      	adds	r1, r3, #4
 8014b8c:	681b      	ldr	r3, [r3, #0]
 8014b8e:	6011      	str	r1, [r2, #0]
 8014b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014b98:	2301      	movs	r3, #1
 8014b9a:	e08c      	b.n	8014cb6 <_printf_i+0x1be>
 8014b9c:	681b      	ldr	r3, [r3, #0]
 8014b9e:	6011      	str	r1, [r2, #0]
 8014ba0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014ba4:	bf18      	it	ne
 8014ba6:	b21b      	sxthne	r3, r3
 8014ba8:	e7cf      	b.n	8014b4a <_printf_i+0x52>
 8014baa:	6813      	ldr	r3, [r2, #0]
 8014bac:	6825      	ldr	r5, [r4, #0]
 8014bae:	1d18      	adds	r0, r3, #4
 8014bb0:	6010      	str	r0, [r2, #0]
 8014bb2:	0628      	lsls	r0, r5, #24
 8014bb4:	d501      	bpl.n	8014bba <_printf_i+0xc2>
 8014bb6:	681b      	ldr	r3, [r3, #0]
 8014bb8:	e002      	b.n	8014bc0 <_printf_i+0xc8>
 8014bba:	0668      	lsls	r0, r5, #25
 8014bbc:	d5fb      	bpl.n	8014bb6 <_printf_i+0xbe>
 8014bbe:	881b      	ldrh	r3, [r3, #0]
 8014bc0:	4854      	ldr	r0, [pc, #336]	; (8014d14 <_printf_i+0x21c>)
 8014bc2:	296f      	cmp	r1, #111	; 0x6f
 8014bc4:	bf14      	ite	ne
 8014bc6:	220a      	movne	r2, #10
 8014bc8:	2208      	moveq	r2, #8
 8014bca:	2100      	movs	r1, #0
 8014bcc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014bd0:	6865      	ldr	r5, [r4, #4]
 8014bd2:	60a5      	str	r5, [r4, #8]
 8014bd4:	2d00      	cmp	r5, #0
 8014bd6:	f2c0 8095 	blt.w	8014d04 <_printf_i+0x20c>
 8014bda:	6821      	ldr	r1, [r4, #0]
 8014bdc:	f021 0104 	bic.w	r1, r1, #4
 8014be0:	6021      	str	r1, [r4, #0]
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d13d      	bne.n	8014c62 <_printf_i+0x16a>
 8014be6:	2d00      	cmp	r5, #0
 8014be8:	f040 808e 	bne.w	8014d08 <_printf_i+0x210>
 8014bec:	4665      	mov	r5, ip
 8014bee:	2a08      	cmp	r2, #8
 8014bf0:	d10b      	bne.n	8014c0a <_printf_i+0x112>
 8014bf2:	6823      	ldr	r3, [r4, #0]
 8014bf4:	07db      	lsls	r3, r3, #31
 8014bf6:	d508      	bpl.n	8014c0a <_printf_i+0x112>
 8014bf8:	6923      	ldr	r3, [r4, #16]
 8014bfa:	6862      	ldr	r2, [r4, #4]
 8014bfc:	429a      	cmp	r2, r3
 8014bfe:	bfde      	ittt	le
 8014c00:	2330      	movle	r3, #48	; 0x30
 8014c02:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014c06:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014c0a:	ebac 0305 	sub.w	r3, ip, r5
 8014c0e:	6123      	str	r3, [r4, #16]
 8014c10:	f8cd 8000 	str.w	r8, [sp]
 8014c14:	463b      	mov	r3, r7
 8014c16:	aa03      	add	r2, sp, #12
 8014c18:	4621      	mov	r1, r4
 8014c1a:	4630      	mov	r0, r6
 8014c1c:	f7ff fef6 	bl	8014a0c <_printf_common>
 8014c20:	3001      	adds	r0, #1
 8014c22:	d14d      	bne.n	8014cc0 <_printf_i+0x1c8>
 8014c24:	f04f 30ff 	mov.w	r0, #4294967295
 8014c28:	b005      	add	sp, #20
 8014c2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014c2e:	4839      	ldr	r0, [pc, #228]	; (8014d14 <_printf_i+0x21c>)
 8014c30:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8014c34:	6813      	ldr	r3, [r2, #0]
 8014c36:	6821      	ldr	r1, [r4, #0]
 8014c38:	1d1d      	adds	r5, r3, #4
 8014c3a:	681b      	ldr	r3, [r3, #0]
 8014c3c:	6015      	str	r5, [r2, #0]
 8014c3e:	060a      	lsls	r2, r1, #24
 8014c40:	d50b      	bpl.n	8014c5a <_printf_i+0x162>
 8014c42:	07ca      	lsls	r2, r1, #31
 8014c44:	bf44      	itt	mi
 8014c46:	f041 0120 	orrmi.w	r1, r1, #32
 8014c4a:	6021      	strmi	r1, [r4, #0]
 8014c4c:	b91b      	cbnz	r3, 8014c56 <_printf_i+0x15e>
 8014c4e:	6822      	ldr	r2, [r4, #0]
 8014c50:	f022 0220 	bic.w	r2, r2, #32
 8014c54:	6022      	str	r2, [r4, #0]
 8014c56:	2210      	movs	r2, #16
 8014c58:	e7b7      	b.n	8014bca <_printf_i+0xd2>
 8014c5a:	064d      	lsls	r5, r1, #25
 8014c5c:	bf48      	it	mi
 8014c5e:	b29b      	uxthmi	r3, r3
 8014c60:	e7ef      	b.n	8014c42 <_printf_i+0x14a>
 8014c62:	4665      	mov	r5, ip
 8014c64:	fbb3 f1f2 	udiv	r1, r3, r2
 8014c68:	fb02 3311 	mls	r3, r2, r1, r3
 8014c6c:	5cc3      	ldrb	r3, [r0, r3]
 8014c6e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8014c72:	460b      	mov	r3, r1
 8014c74:	2900      	cmp	r1, #0
 8014c76:	d1f5      	bne.n	8014c64 <_printf_i+0x16c>
 8014c78:	e7b9      	b.n	8014bee <_printf_i+0xf6>
 8014c7a:	6813      	ldr	r3, [r2, #0]
 8014c7c:	6825      	ldr	r5, [r4, #0]
 8014c7e:	6961      	ldr	r1, [r4, #20]
 8014c80:	1d18      	adds	r0, r3, #4
 8014c82:	6010      	str	r0, [r2, #0]
 8014c84:	0628      	lsls	r0, r5, #24
 8014c86:	681b      	ldr	r3, [r3, #0]
 8014c88:	d501      	bpl.n	8014c8e <_printf_i+0x196>
 8014c8a:	6019      	str	r1, [r3, #0]
 8014c8c:	e002      	b.n	8014c94 <_printf_i+0x19c>
 8014c8e:	066a      	lsls	r2, r5, #25
 8014c90:	d5fb      	bpl.n	8014c8a <_printf_i+0x192>
 8014c92:	8019      	strh	r1, [r3, #0]
 8014c94:	2300      	movs	r3, #0
 8014c96:	6123      	str	r3, [r4, #16]
 8014c98:	4665      	mov	r5, ip
 8014c9a:	e7b9      	b.n	8014c10 <_printf_i+0x118>
 8014c9c:	6813      	ldr	r3, [r2, #0]
 8014c9e:	1d19      	adds	r1, r3, #4
 8014ca0:	6011      	str	r1, [r2, #0]
 8014ca2:	681d      	ldr	r5, [r3, #0]
 8014ca4:	6862      	ldr	r2, [r4, #4]
 8014ca6:	2100      	movs	r1, #0
 8014ca8:	4628      	mov	r0, r5
 8014caa:	f7eb fab1 	bl	8000210 <memchr>
 8014cae:	b108      	cbz	r0, 8014cb4 <_printf_i+0x1bc>
 8014cb0:	1b40      	subs	r0, r0, r5
 8014cb2:	6060      	str	r0, [r4, #4]
 8014cb4:	6863      	ldr	r3, [r4, #4]
 8014cb6:	6123      	str	r3, [r4, #16]
 8014cb8:	2300      	movs	r3, #0
 8014cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014cbe:	e7a7      	b.n	8014c10 <_printf_i+0x118>
 8014cc0:	6923      	ldr	r3, [r4, #16]
 8014cc2:	462a      	mov	r2, r5
 8014cc4:	4639      	mov	r1, r7
 8014cc6:	4630      	mov	r0, r6
 8014cc8:	47c0      	blx	r8
 8014cca:	3001      	adds	r0, #1
 8014ccc:	d0aa      	beq.n	8014c24 <_printf_i+0x12c>
 8014cce:	6823      	ldr	r3, [r4, #0]
 8014cd0:	079b      	lsls	r3, r3, #30
 8014cd2:	d413      	bmi.n	8014cfc <_printf_i+0x204>
 8014cd4:	68e0      	ldr	r0, [r4, #12]
 8014cd6:	9b03      	ldr	r3, [sp, #12]
 8014cd8:	4298      	cmp	r0, r3
 8014cda:	bfb8      	it	lt
 8014cdc:	4618      	movlt	r0, r3
 8014cde:	e7a3      	b.n	8014c28 <_printf_i+0x130>
 8014ce0:	2301      	movs	r3, #1
 8014ce2:	464a      	mov	r2, r9
 8014ce4:	4639      	mov	r1, r7
 8014ce6:	4630      	mov	r0, r6
 8014ce8:	47c0      	blx	r8
 8014cea:	3001      	adds	r0, #1
 8014cec:	d09a      	beq.n	8014c24 <_printf_i+0x12c>
 8014cee:	3501      	adds	r5, #1
 8014cf0:	68e3      	ldr	r3, [r4, #12]
 8014cf2:	9a03      	ldr	r2, [sp, #12]
 8014cf4:	1a9b      	subs	r3, r3, r2
 8014cf6:	42ab      	cmp	r3, r5
 8014cf8:	dcf2      	bgt.n	8014ce0 <_printf_i+0x1e8>
 8014cfa:	e7eb      	b.n	8014cd4 <_printf_i+0x1dc>
 8014cfc:	2500      	movs	r5, #0
 8014cfe:	f104 0919 	add.w	r9, r4, #25
 8014d02:	e7f5      	b.n	8014cf0 <_printf_i+0x1f8>
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	d1ac      	bne.n	8014c62 <_printf_i+0x16a>
 8014d08:	7803      	ldrb	r3, [r0, #0]
 8014d0a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014d0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014d12:	e76c      	b.n	8014bee <_printf_i+0xf6>
 8014d14:	08018d24 	.word	0x08018d24
 8014d18:	08018d35 	.word	0x08018d35

08014d1c <_scanf_float>:
 8014d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d20:	469a      	mov	sl, r3
 8014d22:	688b      	ldr	r3, [r1, #8]
 8014d24:	4616      	mov	r6, r2
 8014d26:	1e5a      	subs	r2, r3, #1
 8014d28:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8014d2c:	b087      	sub	sp, #28
 8014d2e:	bf83      	ittte	hi
 8014d30:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8014d34:	189b      	addhi	r3, r3, r2
 8014d36:	9301      	strhi	r3, [sp, #4]
 8014d38:	2300      	movls	r3, #0
 8014d3a:	bf86      	itte	hi
 8014d3c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8014d40:	608b      	strhi	r3, [r1, #8]
 8014d42:	9301      	strls	r3, [sp, #4]
 8014d44:	680b      	ldr	r3, [r1, #0]
 8014d46:	4688      	mov	r8, r1
 8014d48:	f04f 0b00 	mov.w	fp, #0
 8014d4c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8014d50:	f848 3b1c 	str.w	r3, [r8], #28
 8014d54:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8014d58:	4607      	mov	r7, r0
 8014d5a:	460c      	mov	r4, r1
 8014d5c:	4645      	mov	r5, r8
 8014d5e:	465a      	mov	r2, fp
 8014d60:	46d9      	mov	r9, fp
 8014d62:	f8cd b008 	str.w	fp, [sp, #8]
 8014d66:	68a1      	ldr	r1, [r4, #8]
 8014d68:	b181      	cbz	r1, 8014d8c <_scanf_float+0x70>
 8014d6a:	6833      	ldr	r3, [r6, #0]
 8014d6c:	781b      	ldrb	r3, [r3, #0]
 8014d6e:	2b49      	cmp	r3, #73	; 0x49
 8014d70:	d071      	beq.n	8014e56 <_scanf_float+0x13a>
 8014d72:	d84d      	bhi.n	8014e10 <_scanf_float+0xf4>
 8014d74:	2b39      	cmp	r3, #57	; 0x39
 8014d76:	d840      	bhi.n	8014dfa <_scanf_float+0xde>
 8014d78:	2b31      	cmp	r3, #49	; 0x31
 8014d7a:	f080 8088 	bcs.w	8014e8e <_scanf_float+0x172>
 8014d7e:	2b2d      	cmp	r3, #45	; 0x2d
 8014d80:	f000 8090 	beq.w	8014ea4 <_scanf_float+0x188>
 8014d84:	d815      	bhi.n	8014db2 <_scanf_float+0x96>
 8014d86:	2b2b      	cmp	r3, #43	; 0x2b
 8014d88:	f000 808c 	beq.w	8014ea4 <_scanf_float+0x188>
 8014d8c:	f1b9 0f00 	cmp.w	r9, #0
 8014d90:	d003      	beq.n	8014d9a <_scanf_float+0x7e>
 8014d92:	6823      	ldr	r3, [r4, #0]
 8014d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014d98:	6023      	str	r3, [r4, #0]
 8014d9a:	3a01      	subs	r2, #1
 8014d9c:	2a01      	cmp	r2, #1
 8014d9e:	f200 80ea 	bhi.w	8014f76 <_scanf_float+0x25a>
 8014da2:	4545      	cmp	r5, r8
 8014da4:	f200 80dc 	bhi.w	8014f60 <_scanf_float+0x244>
 8014da8:	2601      	movs	r6, #1
 8014daa:	4630      	mov	r0, r6
 8014dac:	b007      	add	sp, #28
 8014dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014db2:	2b2e      	cmp	r3, #46	; 0x2e
 8014db4:	f000 809f 	beq.w	8014ef6 <_scanf_float+0x1da>
 8014db8:	2b30      	cmp	r3, #48	; 0x30
 8014dba:	d1e7      	bne.n	8014d8c <_scanf_float+0x70>
 8014dbc:	6820      	ldr	r0, [r4, #0]
 8014dbe:	f410 7f80 	tst.w	r0, #256	; 0x100
 8014dc2:	d064      	beq.n	8014e8e <_scanf_float+0x172>
 8014dc4:	9b01      	ldr	r3, [sp, #4]
 8014dc6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8014dca:	6020      	str	r0, [r4, #0]
 8014dcc:	f109 0901 	add.w	r9, r9, #1
 8014dd0:	b11b      	cbz	r3, 8014dda <_scanf_float+0xbe>
 8014dd2:	3b01      	subs	r3, #1
 8014dd4:	3101      	adds	r1, #1
 8014dd6:	9301      	str	r3, [sp, #4]
 8014dd8:	60a1      	str	r1, [r4, #8]
 8014dda:	68a3      	ldr	r3, [r4, #8]
 8014ddc:	3b01      	subs	r3, #1
 8014dde:	60a3      	str	r3, [r4, #8]
 8014de0:	6923      	ldr	r3, [r4, #16]
 8014de2:	3301      	adds	r3, #1
 8014de4:	6123      	str	r3, [r4, #16]
 8014de6:	6873      	ldr	r3, [r6, #4]
 8014de8:	3b01      	subs	r3, #1
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	6073      	str	r3, [r6, #4]
 8014dee:	f340 80ac 	ble.w	8014f4a <_scanf_float+0x22e>
 8014df2:	6833      	ldr	r3, [r6, #0]
 8014df4:	3301      	adds	r3, #1
 8014df6:	6033      	str	r3, [r6, #0]
 8014df8:	e7b5      	b.n	8014d66 <_scanf_float+0x4a>
 8014dfa:	2b45      	cmp	r3, #69	; 0x45
 8014dfc:	f000 8085 	beq.w	8014f0a <_scanf_float+0x1ee>
 8014e00:	2b46      	cmp	r3, #70	; 0x46
 8014e02:	d06a      	beq.n	8014eda <_scanf_float+0x1be>
 8014e04:	2b41      	cmp	r3, #65	; 0x41
 8014e06:	d1c1      	bne.n	8014d8c <_scanf_float+0x70>
 8014e08:	2a01      	cmp	r2, #1
 8014e0a:	d1bf      	bne.n	8014d8c <_scanf_float+0x70>
 8014e0c:	2202      	movs	r2, #2
 8014e0e:	e046      	b.n	8014e9e <_scanf_float+0x182>
 8014e10:	2b65      	cmp	r3, #101	; 0x65
 8014e12:	d07a      	beq.n	8014f0a <_scanf_float+0x1ee>
 8014e14:	d818      	bhi.n	8014e48 <_scanf_float+0x12c>
 8014e16:	2b54      	cmp	r3, #84	; 0x54
 8014e18:	d066      	beq.n	8014ee8 <_scanf_float+0x1cc>
 8014e1a:	d811      	bhi.n	8014e40 <_scanf_float+0x124>
 8014e1c:	2b4e      	cmp	r3, #78	; 0x4e
 8014e1e:	d1b5      	bne.n	8014d8c <_scanf_float+0x70>
 8014e20:	2a00      	cmp	r2, #0
 8014e22:	d146      	bne.n	8014eb2 <_scanf_float+0x196>
 8014e24:	f1b9 0f00 	cmp.w	r9, #0
 8014e28:	d145      	bne.n	8014eb6 <_scanf_float+0x19a>
 8014e2a:	6821      	ldr	r1, [r4, #0]
 8014e2c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8014e30:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014e34:	d13f      	bne.n	8014eb6 <_scanf_float+0x19a>
 8014e36:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014e3a:	6021      	str	r1, [r4, #0]
 8014e3c:	2201      	movs	r2, #1
 8014e3e:	e02e      	b.n	8014e9e <_scanf_float+0x182>
 8014e40:	2b59      	cmp	r3, #89	; 0x59
 8014e42:	d01e      	beq.n	8014e82 <_scanf_float+0x166>
 8014e44:	2b61      	cmp	r3, #97	; 0x61
 8014e46:	e7de      	b.n	8014e06 <_scanf_float+0xea>
 8014e48:	2b6e      	cmp	r3, #110	; 0x6e
 8014e4a:	d0e9      	beq.n	8014e20 <_scanf_float+0x104>
 8014e4c:	d815      	bhi.n	8014e7a <_scanf_float+0x15e>
 8014e4e:	2b66      	cmp	r3, #102	; 0x66
 8014e50:	d043      	beq.n	8014eda <_scanf_float+0x1be>
 8014e52:	2b69      	cmp	r3, #105	; 0x69
 8014e54:	d19a      	bne.n	8014d8c <_scanf_float+0x70>
 8014e56:	f1bb 0f00 	cmp.w	fp, #0
 8014e5a:	d138      	bne.n	8014ece <_scanf_float+0x1b2>
 8014e5c:	f1b9 0f00 	cmp.w	r9, #0
 8014e60:	d197      	bne.n	8014d92 <_scanf_float+0x76>
 8014e62:	6821      	ldr	r1, [r4, #0]
 8014e64:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8014e68:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8014e6c:	d195      	bne.n	8014d9a <_scanf_float+0x7e>
 8014e6e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014e72:	6021      	str	r1, [r4, #0]
 8014e74:	f04f 0b01 	mov.w	fp, #1
 8014e78:	e011      	b.n	8014e9e <_scanf_float+0x182>
 8014e7a:	2b74      	cmp	r3, #116	; 0x74
 8014e7c:	d034      	beq.n	8014ee8 <_scanf_float+0x1cc>
 8014e7e:	2b79      	cmp	r3, #121	; 0x79
 8014e80:	d184      	bne.n	8014d8c <_scanf_float+0x70>
 8014e82:	f1bb 0f07 	cmp.w	fp, #7
 8014e86:	d181      	bne.n	8014d8c <_scanf_float+0x70>
 8014e88:	f04f 0b08 	mov.w	fp, #8
 8014e8c:	e007      	b.n	8014e9e <_scanf_float+0x182>
 8014e8e:	eb12 0f0b 	cmn.w	r2, fp
 8014e92:	f47f af7b 	bne.w	8014d8c <_scanf_float+0x70>
 8014e96:	6821      	ldr	r1, [r4, #0]
 8014e98:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8014e9c:	6021      	str	r1, [r4, #0]
 8014e9e:	702b      	strb	r3, [r5, #0]
 8014ea0:	3501      	adds	r5, #1
 8014ea2:	e79a      	b.n	8014dda <_scanf_float+0xbe>
 8014ea4:	6821      	ldr	r1, [r4, #0]
 8014ea6:	0608      	lsls	r0, r1, #24
 8014ea8:	f57f af70 	bpl.w	8014d8c <_scanf_float+0x70>
 8014eac:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8014eb0:	e7f4      	b.n	8014e9c <_scanf_float+0x180>
 8014eb2:	2a02      	cmp	r2, #2
 8014eb4:	d047      	beq.n	8014f46 <_scanf_float+0x22a>
 8014eb6:	f1bb 0f01 	cmp.w	fp, #1
 8014eba:	d003      	beq.n	8014ec4 <_scanf_float+0x1a8>
 8014ebc:	f1bb 0f04 	cmp.w	fp, #4
 8014ec0:	f47f af64 	bne.w	8014d8c <_scanf_float+0x70>
 8014ec4:	f10b 0b01 	add.w	fp, fp, #1
 8014ec8:	fa5f fb8b 	uxtb.w	fp, fp
 8014ecc:	e7e7      	b.n	8014e9e <_scanf_float+0x182>
 8014ece:	f1bb 0f03 	cmp.w	fp, #3
 8014ed2:	d0f7      	beq.n	8014ec4 <_scanf_float+0x1a8>
 8014ed4:	f1bb 0f05 	cmp.w	fp, #5
 8014ed8:	e7f2      	b.n	8014ec0 <_scanf_float+0x1a4>
 8014eda:	f1bb 0f02 	cmp.w	fp, #2
 8014ede:	f47f af55 	bne.w	8014d8c <_scanf_float+0x70>
 8014ee2:	f04f 0b03 	mov.w	fp, #3
 8014ee6:	e7da      	b.n	8014e9e <_scanf_float+0x182>
 8014ee8:	f1bb 0f06 	cmp.w	fp, #6
 8014eec:	f47f af4e 	bne.w	8014d8c <_scanf_float+0x70>
 8014ef0:	f04f 0b07 	mov.w	fp, #7
 8014ef4:	e7d3      	b.n	8014e9e <_scanf_float+0x182>
 8014ef6:	6821      	ldr	r1, [r4, #0]
 8014ef8:	0588      	lsls	r0, r1, #22
 8014efa:	f57f af47 	bpl.w	8014d8c <_scanf_float+0x70>
 8014efe:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8014f02:	6021      	str	r1, [r4, #0]
 8014f04:	f8cd 9008 	str.w	r9, [sp, #8]
 8014f08:	e7c9      	b.n	8014e9e <_scanf_float+0x182>
 8014f0a:	6821      	ldr	r1, [r4, #0]
 8014f0c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8014f10:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8014f14:	d006      	beq.n	8014f24 <_scanf_float+0x208>
 8014f16:	0548      	lsls	r0, r1, #21
 8014f18:	f57f af38 	bpl.w	8014d8c <_scanf_float+0x70>
 8014f1c:	f1b9 0f00 	cmp.w	r9, #0
 8014f20:	f43f af3b 	beq.w	8014d9a <_scanf_float+0x7e>
 8014f24:	0588      	lsls	r0, r1, #22
 8014f26:	bf58      	it	pl
 8014f28:	9802      	ldrpl	r0, [sp, #8]
 8014f2a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8014f2e:	bf58      	it	pl
 8014f30:	eba9 0000 	subpl.w	r0, r9, r0
 8014f34:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8014f38:	bf58      	it	pl
 8014f3a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8014f3e:	6021      	str	r1, [r4, #0]
 8014f40:	f04f 0900 	mov.w	r9, #0
 8014f44:	e7ab      	b.n	8014e9e <_scanf_float+0x182>
 8014f46:	2203      	movs	r2, #3
 8014f48:	e7a9      	b.n	8014e9e <_scanf_float+0x182>
 8014f4a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014f4e:	9205      	str	r2, [sp, #20]
 8014f50:	4631      	mov	r1, r6
 8014f52:	4638      	mov	r0, r7
 8014f54:	4798      	blx	r3
 8014f56:	9a05      	ldr	r2, [sp, #20]
 8014f58:	2800      	cmp	r0, #0
 8014f5a:	f43f af04 	beq.w	8014d66 <_scanf_float+0x4a>
 8014f5e:	e715      	b.n	8014d8c <_scanf_float+0x70>
 8014f60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014f64:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8014f68:	4632      	mov	r2, r6
 8014f6a:	4638      	mov	r0, r7
 8014f6c:	4798      	blx	r3
 8014f6e:	6923      	ldr	r3, [r4, #16]
 8014f70:	3b01      	subs	r3, #1
 8014f72:	6123      	str	r3, [r4, #16]
 8014f74:	e715      	b.n	8014da2 <_scanf_float+0x86>
 8014f76:	f10b 33ff 	add.w	r3, fp, #4294967295
 8014f7a:	2b06      	cmp	r3, #6
 8014f7c:	d80a      	bhi.n	8014f94 <_scanf_float+0x278>
 8014f7e:	f1bb 0f02 	cmp.w	fp, #2
 8014f82:	d968      	bls.n	8015056 <_scanf_float+0x33a>
 8014f84:	f1ab 0b03 	sub.w	fp, fp, #3
 8014f88:	fa5f fb8b 	uxtb.w	fp, fp
 8014f8c:	eba5 0b0b 	sub.w	fp, r5, fp
 8014f90:	455d      	cmp	r5, fp
 8014f92:	d14b      	bne.n	801502c <_scanf_float+0x310>
 8014f94:	6823      	ldr	r3, [r4, #0]
 8014f96:	05da      	lsls	r2, r3, #23
 8014f98:	d51f      	bpl.n	8014fda <_scanf_float+0x2be>
 8014f9a:	055b      	lsls	r3, r3, #21
 8014f9c:	d468      	bmi.n	8015070 <_scanf_float+0x354>
 8014f9e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014fa2:	6923      	ldr	r3, [r4, #16]
 8014fa4:	2965      	cmp	r1, #101	; 0x65
 8014fa6:	f103 33ff 	add.w	r3, r3, #4294967295
 8014faa:	f105 3bff 	add.w	fp, r5, #4294967295
 8014fae:	6123      	str	r3, [r4, #16]
 8014fb0:	d00d      	beq.n	8014fce <_scanf_float+0x2b2>
 8014fb2:	2945      	cmp	r1, #69	; 0x45
 8014fb4:	d00b      	beq.n	8014fce <_scanf_float+0x2b2>
 8014fb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014fba:	4632      	mov	r2, r6
 8014fbc:	4638      	mov	r0, r7
 8014fbe:	4798      	blx	r3
 8014fc0:	6923      	ldr	r3, [r4, #16]
 8014fc2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8014fc6:	3b01      	subs	r3, #1
 8014fc8:	f1a5 0b02 	sub.w	fp, r5, #2
 8014fcc:	6123      	str	r3, [r4, #16]
 8014fce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014fd2:	4632      	mov	r2, r6
 8014fd4:	4638      	mov	r0, r7
 8014fd6:	4798      	blx	r3
 8014fd8:	465d      	mov	r5, fp
 8014fda:	6826      	ldr	r6, [r4, #0]
 8014fdc:	f016 0610 	ands.w	r6, r6, #16
 8014fe0:	d17a      	bne.n	80150d8 <_scanf_float+0x3bc>
 8014fe2:	702e      	strb	r6, [r5, #0]
 8014fe4:	6823      	ldr	r3, [r4, #0]
 8014fe6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8014fea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014fee:	d142      	bne.n	8015076 <_scanf_float+0x35a>
 8014ff0:	9b02      	ldr	r3, [sp, #8]
 8014ff2:	eba9 0303 	sub.w	r3, r9, r3
 8014ff6:	425a      	negs	r2, r3
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d149      	bne.n	8015090 <_scanf_float+0x374>
 8014ffc:	2200      	movs	r2, #0
 8014ffe:	4641      	mov	r1, r8
 8015000:	4638      	mov	r0, r7
 8015002:	f000 ff0d 	bl	8015e20 <_strtod_r>
 8015006:	6825      	ldr	r5, [r4, #0]
 8015008:	f8da 3000 	ldr.w	r3, [sl]
 801500c:	f015 0f02 	tst.w	r5, #2
 8015010:	f103 0204 	add.w	r2, r3, #4
 8015014:	ec59 8b10 	vmov	r8, r9, d0
 8015018:	f8ca 2000 	str.w	r2, [sl]
 801501c:	d043      	beq.n	80150a6 <_scanf_float+0x38a>
 801501e:	681b      	ldr	r3, [r3, #0]
 8015020:	e9c3 8900 	strd	r8, r9, [r3]
 8015024:	68e3      	ldr	r3, [r4, #12]
 8015026:	3301      	adds	r3, #1
 8015028:	60e3      	str	r3, [r4, #12]
 801502a:	e6be      	b.n	8014daa <_scanf_float+0x8e>
 801502c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015030:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015034:	4632      	mov	r2, r6
 8015036:	4638      	mov	r0, r7
 8015038:	4798      	blx	r3
 801503a:	6923      	ldr	r3, [r4, #16]
 801503c:	3b01      	subs	r3, #1
 801503e:	6123      	str	r3, [r4, #16]
 8015040:	e7a6      	b.n	8014f90 <_scanf_float+0x274>
 8015042:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015046:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 801504a:	4632      	mov	r2, r6
 801504c:	4638      	mov	r0, r7
 801504e:	4798      	blx	r3
 8015050:	6923      	ldr	r3, [r4, #16]
 8015052:	3b01      	subs	r3, #1
 8015054:	6123      	str	r3, [r4, #16]
 8015056:	4545      	cmp	r5, r8
 8015058:	d8f3      	bhi.n	8015042 <_scanf_float+0x326>
 801505a:	e6a5      	b.n	8014da8 <_scanf_float+0x8c>
 801505c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015060:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015064:	4632      	mov	r2, r6
 8015066:	4638      	mov	r0, r7
 8015068:	4798      	blx	r3
 801506a:	6923      	ldr	r3, [r4, #16]
 801506c:	3b01      	subs	r3, #1
 801506e:	6123      	str	r3, [r4, #16]
 8015070:	4545      	cmp	r5, r8
 8015072:	d8f3      	bhi.n	801505c <_scanf_float+0x340>
 8015074:	e698      	b.n	8014da8 <_scanf_float+0x8c>
 8015076:	9b03      	ldr	r3, [sp, #12]
 8015078:	2b00      	cmp	r3, #0
 801507a:	d0bf      	beq.n	8014ffc <_scanf_float+0x2e0>
 801507c:	9904      	ldr	r1, [sp, #16]
 801507e:	230a      	movs	r3, #10
 8015080:	4632      	mov	r2, r6
 8015082:	3101      	adds	r1, #1
 8015084:	4638      	mov	r0, r7
 8015086:	f000 ff57 	bl	8015f38 <_strtol_r>
 801508a:	9b03      	ldr	r3, [sp, #12]
 801508c:	9d04      	ldr	r5, [sp, #16]
 801508e:	1ac2      	subs	r2, r0, r3
 8015090:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015094:	429d      	cmp	r5, r3
 8015096:	bf28      	it	cs
 8015098:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801509c:	490f      	ldr	r1, [pc, #60]	; (80150dc <_scanf_float+0x3c0>)
 801509e:	4628      	mov	r0, r5
 80150a0:	f000 f858 	bl	8015154 <siprintf>
 80150a4:	e7aa      	b.n	8014ffc <_scanf_float+0x2e0>
 80150a6:	f015 0504 	ands.w	r5, r5, #4
 80150aa:	d1b8      	bne.n	801501e <_scanf_float+0x302>
 80150ac:	681f      	ldr	r7, [r3, #0]
 80150ae:	ee10 2a10 	vmov	r2, s0
 80150b2:	464b      	mov	r3, r9
 80150b4:	ee10 0a10 	vmov	r0, s0
 80150b8:	4649      	mov	r1, r9
 80150ba:	f7eb fd4f 	bl	8000b5c <__aeabi_dcmpun>
 80150be:	b128      	cbz	r0, 80150cc <_scanf_float+0x3b0>
 80150c0:	4628      	mov	r0, r5
 80150c2:	f000 f80d 	bl	80150e0 <nanf>
 80150c6:	ed87 0a00 	vstr	s0, [r7]
 80150ca:	e7ab      	b.n	8015024 <_scanf_float+0x308>
 80150cc:	4640      	mov	r0, r8
 80150ce:	4649      	mov	r1, r9
 80150d0:	f7eb fda2 	bl	8000c18 <__aeabi_d2f>
 80150d4:	6038      	str	r0, [r7, #0]
 80150d6:	e7a5      	b.n	8015024 <_scanf_float+0x308>
 80150d8:	2600      	movs	r6, #0
 80150da:	e666      	b.n	8014daa <_scanf_float+0x8e>
 80150dc:	08018d46 	.word	0x08018d46

080150e0 <nanf>:
 80150e0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80150e8 <nanf+0x8>
 80150e4:	4770      	bx	lr
 80150e6:	bf00      	nop
 80150e8:	7fc00000 	.word	0x7fc00000

080150ec <sniprintf>:
 80150ec:	b40c      	push	{r2, r3}
 80150ee:	b530      	push	{r4, r5, lr}
 80150f0:	4b17      	ldr	r3, [pc, #92]	; (8015150 <sniprintf+0x64>)
 80150f2:	1e0c      	subs	r4, r1, #0
 80150f4:	b09d      	sub	sp, #116	; 0x74
 80150f6:	681d      	ldr	r5, [r3, #0]
 80150f8:	da08      	bge.n	801510c <sniprintf+0x20>
 80150fa:	238b      	movs	r3, #139	; 0x8b
 80150fc:	602b      	str	r3, [r5, #0]
 80150fe:	f04f 30ff 	mov.w	r0, #4294967295
 8015102:	b01d      	add	sp, #116	; 0x74
 8015104:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015108:	b002      	add	sp, #8
 801510a:	4770      	bx	lr
 801510c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8015110:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015114:	bf14      	ite	ne
 8015116:	f104 33ff 	addne.w	r3, r4, #4294967295
 801511a:	4623      	moveq	r3, r4
 801511c:	9304      	str	r3, [sp, #16]
 801511e:	9307      	str	r3, [sp, #28]
 8015120:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015124:	9002      	str	r0, [sp, #8]
 8015126:	9006      	str	r0, [sp, #24]
 8015128:	f8ad 3016 	strh.w	r3, [sp, #22]
 801512c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801512e:	ab21      	add	r3, sp, #132	; 0x84
 8015130:	a902      	add	r1, sp, #8
 8015132:	4628      	mov	r0, r5
 8015134:	9301      	str	r3, [sp, #4]
 8015136:	f002 fdf3 	bl	8017d20 <_svfiprintf_r>
 801513a:	1c43      	adds	r3, r0, #1
 801513c:	bfbc      	itt	lt
 801513e:	238b      	movlt	r3, #139	; 0x8b
 8015140:	602b      	strlt	r3, [r5, #0]
 8015142:	2c00      	cmp	r4, #0
 8015144:	d0dd      	beq.n	8015102 <sniprintf+0x16>
 8015146:	9b02      	ldr	r3, [sp, #8]
 8015148:	2200      	movs	r2, #0
 801514a:	701a      	strb	r2, [r3, #0]
 801514c:	e7d9      	b.n	8015102 <sniprintf+0x16>
 801514e:	bf00      	nop
 8015150:	2000000c 	.word	0x2000000c

08015154 <siprintf>:
 8015154:	b40e      	push	{r1, r2, r3}
 8015156:	b500      	push	{lr}
 8015158:	b09c      	sub	sp, #112	; 0x70
 801515a:	ab1d      	add	r3, sp, #116	; 0x74
 801515c:	9002      	str	r0, [sp, #8]
 801515e:	9006      	str	r0, [sp, #24]
 8015160:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015164:	4809      	ldr	r0, [pc, #36]	; (801518c <siprintf+0x38>)
 8015166:	9107      	str	r1, [sp, #28]
 8015168:	9104      	str	r1, [sp, #16]
 801516a:	4909      	ldr	r1, [pc, #36]	; (8015190 <siprintf+0x3c>)
 801516c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015170:	9105      	str	r1, [sp, #20]
 8015172:	6800      	ldr	r0, [r0, #0]
 8015174:	9301      	str	r3, [sp, #4]
 8015176:	a902      	add	r1, sp, #8
 8015178:	f002 fdd2 	bl	8017d20 <_svfiprintf_r>
 801517c:	9b02      	ldr	r3, [sp, #8]
 801517e:	2200      	movs	r2, #0
 8015180:	701a      	strb	r2, [r3, #0]
 8015182:	b01c      	add	sp, #112	; 0x70
 8015184:	f85d eb04 	ldr.w	lr, [sp], #4
 8015188:	b003      	add	sp, #12
 801518a:	4770      	bx	lr
 801518c:	2000000c 	.word	0x2000000c
 8015190:	ffff0208 	.word	0xffff0208

08015194 <siscanf>:
 8015194:	b40e      	push	{r1, r2, r3}
 8015196:	b530      	push	{r4, r5, lr}
 8015198:	b09c      	sub	sp, #112	; 0x70
 801519a:	ac1f      	add	r4, sp, #124	; 0x7c
 801519c:	f44f 7201 	mov.w	r2, #516	; 0x204
 80151a0:	f854 5b04 	ldr.w	r5, [r4], #4
 80151a4:	f8ad 2014 	strh.w	r2, [sp, #20]
 80151a8:	9002      	str	r0, [sp, #8]
 80151aa:	9006      	str	r0, [sp, #24]
 80151ac:	f7eb f828 	bl	8000200 <strlen>
 80151b0:	4b0b      	ldr	r3, [pc, #44]	; (80151e0 <siscanf+0x4c>)
 80151b2:	9003      	str	r0, [sp, #12]
 80151b4:	9007      	str	r0, [sp, #28]
 80151b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80151b8:	480a      	ldr	r0, [pc, #40]	; (80151e4 <siscanf+0x50>)
 80151ba:	9401      	str	r4, [sp, #4]
 80151bc:	2300      	movs	r3, #0
 80151be:	930f      	str	r3, [sp, #60]	; 0x3c
 80151c0:	9314      	str	r3, [sp, #80]	; 0x50
 80151c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80151c6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80151ca:	462a      	mov	r2, r5
 80151cc:	4623      	mov	r3, r4
 80151ce:	a902      	add	r1, sp, #8
 80151d0:	6800      	ldr	r0, [r0, #0]
 80151d2:	f002 fef7 	bl	8017fc4 <__ssvfiscanf_r>
 80151d6:	b01c      	add	sp, #112	; 0x70
 80151d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80151dc:	b003      	add	sp, #12
 80151de:	4770      	bx	lr
 80151e0:	080151e9 	.word	0x080151e9
 80151e4:	2000000c 	.word	0x2000000c

080151e8 <__seofread>:
 80151e8:	2000      	movs	r0, #0
 80151ea:	4770      	bx	lr

080151ec <strcpy>:
 80151ec:	4603      	mov	r3, r0
 80151ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80151f2:	f803 2b01 	strb.w	r2, [r3], #1
 80151f6:	2a00      	cmp	r2, #0
 80151f8:	d1f9      	bne.n	80151ee <strcpy+0x2>
 80151fa:	4770      	bx	lr

080151fc <sulp>:
 80151fc:	b570      	push	{r4, r5, r6, lr}
 80151fe:	4604      	mov	r4, r0
 8015200:	460d      	mov	r5, r1
 8015202:	ec45 4b10 	vmov	d0, r4, r5
 8015206:	4616      	mov	r6, r2
 8015208:	f002 fb46 	bl	8017898 <__ulp>
 801520c:	ec51 0b10 	vmov	r0, r1, d0
 8015210:	b17e      	cbz	r6, 8015232 <sulp+0x36>
 8015212:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015216:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801521a:	2b00      	cmp	r3, #0
 801521c:	dd09      	ble.n	8015232 <sulp+0x36>
 801521e:	051b      	lsls	r3, r3, #20
 8015220:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015224:	2400      	movs	r4, #0
 8015226:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801522a:	4622      	mov	r2, r4
 801522c:	462b      	mov	r3, r5
 801522e:	f7eb f9fb 	bl	8000628 <__aeabi_dmul>
 8015232:	bd70      	pop	{r4, r5, r6, pc}
 8015234:	0000      	movs	r0, r0
	...

08015238 <_strtod_l>:
 8015238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801523c:	461f      	mov	r7, r3
 801523e:	b0a1      	sub	sp, #132	; 0x84
 8015240:	2300      	movs	r3, #0
 8015242:	4681      	mov	r9, r0
 8015244:	4638      	mov	r0, r7
 8015246:	460e      	mov	r6, r1
 8015248:	9217      	str	r2, [sp, #92]	; 0x5c
 801524a:	931c      	str	r3, [sp, #112]	; 0x70
 801524c:	f002 f824 	bl	8017298 <__localeconv_l>
 8015250:	4680      	mov	r8, r0
 8015252:	6800      	ldr	r0, [r0, #0]
 8015254:	f7ea ffd4 	bl	8000200 <strlen>
 8015258:	f04f 0a00 	mov.w	sl, #0
 801525c:	4604      	mov	r4, r0
 801525e:	f04f 0b00 	mov.w	fp, #0
 8015262:	961b      	str	r6, [sp, #108]	; 0x6c
 8015264:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015266:	781a      	ldrb	r2, [r3, #0]
 8015268:	2a0d      	cmp	r2, #13
 801526a:	d832      	bhi.n	80152d2 <_strtod_l+0x9a>
 801526c:	2a09      	cmp	r2, #9
 801526e:	d236      	bcs.n	80152de <_strtod_l+0xa6>
 8015270:	2a00      	cmp	r2, #0
 8015272:	d03e      	beq.n	80152f2 <_strtod_l+0xba>
 8015274:	2300      	movs	r3, #0
 8015276:	930d      	str	r3, [sp, #52]	; 0x34
 8015278:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801527a:	782b      	ldrb	r3, [r5, #0]
 801527c:	2b30      	cmp	r3, #48	; 0x30
 801527e:	f040 80ac 	bne.w	80153da <_strtod_l+0x1a2>
 8015282:	786b      	ldrb	r3, [r5, #1]
 8015284:	2b58      	cmp	r3, #88	; 0x58
 8015286:	d001      	beq.n	801528c <_strtod_l+0x54>
 8015288:	2b78      	cmp	r3, #120	; 0x78
 801528a:	d167      	bne.n	801535c <_strtod_l+0x124>
 801528c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801528e:	9301      	str	r3, [sp, #4]
 8015290:	ab1c      	add	r3, sp, #112	; 0x70
 8015292:	9300      	str	r3, [sp, #0]
 8015294:	9702      	str	r7, [sp, #8]
 8015296:	ab1d      	add	r3, sp, #116	; 0x74
 8015298:	4a88      	ldr	r2, [pc, #544]	; (80154bc <_strtod_l+0x284>)
 801529a:	a91b      	add	r1, sp, #108	; 0x6c
 801529c:	4648      	mov	r0, r9
 801529e:	f001 fd12 	bl	8016cc6 <__gethex>
 80152a2:	f010 0407 	ands.w	r4, r0, #7
 80152a6:	4606      	mov	r6, r0
 80152a8:	d005      	beq.n	80152b6 <_strtod_l+0x7e>
 80152aa:	2c06      	cmp	r4, #6
 80152ac:	d12b      	bne.n	8015306 <_strtod_l+0xce>
 80152ae:	3501      	adds	r5, #1
 80152b0:	2300      	movs	r3, #0
 80152b2:	951b      	str	r5, [sp, #108]	; 0x6c
 80152b4:	930d      	str	r3, [sp, #52]	; 0x34
 80152b6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80152b8:	2b00      	cmp	r3, #0
 80152ba:	f040 859a 	bne.w	8015df2 <_strtod_l+0xbba>
 80152be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80152c0:	b1e3      	cbz	r3, 80152fc <_strtod_l+0xc4>
 80152c2:	4652      	mov	r2, sl
 80152c4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80152c8:	ec43 2b10 	vmov	d0, r2, r3
 80152cc:	b021      	add	sp, #132	; 0x84
 80152ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152d2:	2a2b      	cmp	r2, #43	; 0x2b
 80152d4:	d015      	beq.n	8015302 <_strtod_l+0xca>
 80152d6:	2a2d      	cmp	r2, #45	; 0x2d
 80152d8:	d004      	beq.n	80152e4 <_strtod_l+0xac>
 80152da:	2a20      	cmp	r2, #32
 80152dc:	d1ca      	bne.n	8015274 <_strtod_l+0x3c>
 80152de:	3301      	adds	r3, #1
 80152e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80152e2:	e7bf      	b.n	8015264 <_strtod_l+0x2c>
 80152e4:	2201      	movs	r2, #1
 80152e6:	920d      	str	r2, [sp, #52]	; 0x34
 80152e8:	1c5a      	adds	r2, r3, #1
 80152ea:	921b      	str	r2, [sp, #108]	; 0x6c
 80152ec:	785b      	ldrb	r3, [r3, #1]
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d1c2      	bne.n	8015278 <_strtod_l+0x40>
 80152f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80152f4:	961b      	str	r6, [sp, #108]	; 0x6c
 80152f6:	2b00      	cmp	r3, #0
 80152f8:	f040 8579 	bne.w	8015dee <_strtod_l+0xbb6>
 80152fc:	4652      	mov	r2, sl
 80152fe:	465b      	mov	r3, fp
 8015300:	e7e2      	b.n	80152c8 <_strtod_l+0x90>
 8015302:	2200      	movs	r2, #0
 8015304:	e7ef      	b.n	80152e6 <_strtod_l+0xae>
 8015306:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015308:	b13a      	cbz	r2, 801531a <_strtod_l+0xe2>
 801530a:	2135      	movs	r1, #53	; 0x35
 801530c:	a81e      	add	r0, sp, #120	; 0x78
 801530e:	f002 fbbb 	bl	8017a88 <__copybits>
 8015312:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015314:	4648      	mov	r0, r9
 8015316:	f002 f828 	bl	801736a <_Bfree>
 801531a:	3c01      	subs	r4, #1
 801531c:	2c04      	cmp	r4, #4
 801531e:	d806      	bhi.n	801532e <_strtod_l+0xf6>
 8015320:	e8df f004 	tbb	[pc, r4]
 8015324:	1714030a 	.word	0x1714030a
 8015328:	0a          	.byte	0x0a
 8015329:	00          	.byte	0x00
 801532a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 801532e:	0730      	lsls	r0, r6, #28
 8015330:	d5c1      	bpl.n	80152b6 <_strtod_l+0x7e>
 8015332:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8015336:	e7be      	b.n	80152b6 <_strtod_l+0x7e>
 8015338:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801533c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801533e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015342:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015346:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801534a:	e7f0      	b.n	801532e <_strtod_l+0xf6>
 801534c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80154c0 <_strtod_l+0x288>
 8015350:	e7ed      	b.n	801532e <_strtod_l+0xf6>
 8015352:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8015356:	f04f 3aff 	mov.w	sl, #4294967295
 801535a:	e7e8      	b.n	801532e <_strtod_l+0xf6>
 801535c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801535e:	1c5a      	adds	r2, r3, #1
 8015360:	921b      	str	r2, [sp, #108]	; 0x6c
 8015362:	785b      	ldrb	r3, [r3, #1]
 8015364:	2b30      	cmp	r3, #48	; 0x30
 8015366:	d0f9      	beq.n	801535c <_strtod_l+0x124>
 8015368:	2b00      	cmp	r3, #0
 801536a:	d0a4      	beq.n	80152b6 <_strtod_l+0x7e>
 801536c:	2301      	movs	r3, #1
 801536e:	2500      	movs	r5, #0
 8015370:	9306      	str	r3, [sp, #24]
 8015372:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015374:	9308      	str	r3, [sp, #32]
 8015376:	9507      	str	r5, [sp, #28]
 8015378:	9505      	str	r5, [sp, #20]
 801537a:	220a      	movs	r2, #10
 801537c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801537e:	7807      	ldrb	r7, [r0, #0]
 8015380:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8015384:	b2d9      	uxtb	r1, r3
 8015386:	2909      	cmp	r1, #9
 8015388:	d929      	bls.n	80153de <_strtod_l+0x1a6>
 801538a:	4622      	mov	r2, r4
 801538c:	f8d8 1000 	ldr.w	r1, [r8]
 8015390:	f003 f902 	bl	8018598 <strncmp>
 8015394:	2800      	cmp	r0, #0
 8015396:	d031      	beq.n	80153fc <_strtod_l+0x1c4>
 8015398:	2000      	movs	r0, #0
 801539a:	9c05      	ldr	r4, [sp, #20]
 801539c:	9004      	str	r0, [sp, #16]
 801539e:	463b      	mov	r3, r7
 80153a0:	4602      	mov	r2, r0
 80153a2:	2b65      	cmp	r3, #101	; 0x65
 80153a4:	d001      	beq.n	80153aa <_strtod_l+0x172>
 80153a6:	2b45      	cmp	r3, #69	; 0x45
 80153a8:	d114      	bne.n	80153d4 <_strtod_l+0x19c>
 80153aa:	b924      	cbnz	r4, 80153b6 <_strtod_l+0x17e>
 80153ac:	b910      	cbnz	r0, 80153b4 <_strtod_l+0x17c>
 80153ae:	9b06      	ldr	r3, [sp, #24]
 80153b0:	2b00      	cmp	r3, #0
 80153b2:	d09e      	beq.n	80152f2 <_strtod_l+0xba>
 80153b4:	2400      	movs	r4, #0
 80153b6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80153b8:	1c73      	adds	r3, r6, #1
 80153ba:	931b      	str	r3, [sp, #108]	; 0x6c
 80153bc:	7873      	ldrb	r3, [r6, #1]
 80153be:	2b2b      	cmp	r3, #43	; 0x2b
 80153c0:	d078      	beq.n	80154b4 <_strtod_l+0x27c>
 80153c2:	2b2d      	cmp	r3, #45	; 0x2d
 80153c4:	d070      	beq.n	80154a8 <_strtod_l+0x270>
 80153c6:	f04f 0c00 	mov.w	ip, #0
 80153ca:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80153ce:	2f09      	cmp	r7, #9
 80153d0:	d97c      	bls.n	80154cc <_strtod_l+0x294>
 80153d2:	961b      	str	r6, [sp, #108]	; 0x6c
 80153d4:	f04f 0e00 	mov.w	lr, #0
 80153d8:	e09a      	b.n	8015510 <_strtod_l+0x2d8>
 80153da:	2300      	movs	r3, #0
 80153dc:	e7c7      	b.n	801536e <_strtod_l+0x136>
 80153de:	9905      	ldr	r1, [sp, #20]
 80153e0:	2908      	cmp	r1, #8
 80153e2:	bfdd      	ittte	le
 80153e4:	9907      	ldrle	r1, [sp, #28]
 80153e6:	fb02 3301 	mlale	r3, r2, r1, r3
 80153ea:	9307      	strle	r3, [sp, #28]
 80153ec:	fb02 3505 	mlagt	r5, r2, r5, r3
 80153f0:	9b05      	ldr	r3, [sp, #20]
 80153f2:	3001      	adds	r0, #1
 80153f4:	3301      	adds	r3, #1
 80153f6:	9305      	str	r3, [sp, #20]
 80153f8:	901b      	str	r0, [sp, #108]	; 0x6c
 80153fa:	e7bf      	b.n	801537c <_strtod_l+0x144>
 80153fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80153fe:	191a      	adds	r2, r3, r4
 8015400:	921b      	str	r2, [sp, #108]	; 0x6c
 8015402:	9a05      	ldr	r2, [sp, #20]
 8015404:	5d1b      	ldrb	r3, [r3, r4]
 8015406:	2a00      	cmp	r2, #0
 8015408:	d037      	beq.n	801547a <_strtod_l+0x242>
 801540a:	9c05      	ldr	r4, [sp, #20]
 801540c:	4602      	mov	r2, r0
 801540e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8015412:	2909      	cmp	r1, #9
 8015414:	d913      	bls.n	801543e <_strtod_l+0x206>
 8015416:	2101      	movs	r1, #1
 8015418:	9104      	str	r1, [sp, #16]
 801541a:	e7c2      	b.n	80153a2 <_strtod_l+0x16a>
 801541c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801541e:	1c5a      	adds	r2, r3, #1
 8015420:	921b      	str	r2, [sp, #108]	; 0x6c
 8015422:	785b      	ldrb	r3, [r3, #1]
 8015424:	3001      	adds	r0, #1
 8015426:	2b30      	cmp	r3, #48	; 0x30
 8015428:	d0f8      	beq.n	801541c <_strtod_l+0x1e4>
 801542a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801542e:	2a08      	cmp	r2, #8
 8015430:	f200 84e4 	bhi.w	8015dfc <_strtod_l+0xbc4>
 8015434:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8015436:	9208      	str	r2, [sp, #32]
 8015438:	4602      	mov	r2, r0
 801543a:	2000      	movs	r0, #0
 801543c:	4604      	mov	r4, r0
 801543e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8015442:	f100 0101 	add.w	r1, r0, #1
 8015446:	d012      	beq.n	801546e <_strtod_l+0x236>
 8015448:	440a      	add	r2, r1
 801544a:	eb00 0c04 	add.w	ip, r0, r4
 801544e:	4621      	mov	r1, r4
 8015450:	270a      	movs	r7, #10
 8015452:	458c      	cmp	ip, r1
 8015454:	d113      	bne.n	801547e <_strtod_l+0x246>
 8015456:	1821      	adds	r1, r4, r0
 8015458:	2908      	cmp	r1, #8
 801545a:	f104 0401 	add.w	r4, r4, #1
 801545e:	4404      	add	r4, r0
 8015460:	dc19      	bgt.n	8015496 <_strtod_l+0x25e>
 8015462:	9b07      	ldr	r3, [sp, #28]
 8015464:	210a      	movs	r1, #10
 8015466:	fb01 e303 	mla	r3, r1, r3, lr
 801546a:	9307      	str	r3, [sp, #28]
 801546c:	2100      	movs	r1, #0
 801546e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015470:	1c58      	adds	r0, r3, #1
 8015472:	901b      	str	r0, [sp, #108]	; 0x6c
 8015474:	785b      	ldrb	r3, [r3, #1]
 8015476:	4608      	mov	r0, r1
 8015478:	e7c9      	b.n	801540e <_strtod_l+0x1d6>
 801547a:	9805      	ldr	r0, [sp, #20]
 801547c:	e7d3      	b.n	8015426 <_strtod_l+0x1ee>
 801547e:	2908      	cmp	r1, #8
 8015480:	f101 0101 	add.w	r1, r1, #1
 8015484:	dc03      	bgt.n	801548e <_strtod_l+0x256>
 8015486:	9b07      	ldr	r3, [sp, #28]
 8015488:	437b      	muls	r3, r7
 801548a:	9307      	str	r3, [sp, #28]
 801548c:	e7e1      	b.n	8015452 <_strtod_l+0x21a>
 801548e:	2910      	cmp	r1, #16
 8015490:	bfd8      	it	le
 8015492:	437d      	mulle	r5, r7
 8015494:	e7dd      	b.n	8015452 <_strtod_l+0x21a>
 8015496:	2c10      	cmp	r4, #16
 8015498:	bfdc      	itt	le
 801549a:	210a      	movle	r1, #10
 801549c:	fb01 e505 	mlale	r5, r1, r5, lr
 80154a0:	e7e4      	b.n	801546c <_strtod_l+0x234>
 80154a2:	2301      	movs	r3, #1
 80154a4:	9304      	str	r3, [sp, #16]
 80154a6:	e781      	b.n	80153ac <_strtod_l+0x174>
 80154a8:	f04f 0c01 	mov.w	ip, #1
 80154ac:	1cb3      	adds	r3, r6, #2
 80154ae:	931b      	str	r3, [sp, #108]	; 0x6c
 80154b0:	78b3      	ldrb	r3, [r6, #2]
 80154b2:	e78a      	b.n	80153ca <_strtod_l+0x192>
 80154b4:	f04f 0c00 	mov.w	ip, #0
 80154b8:	e7f8      	b.n	80154ac <_strtod_l+0x274>
 80154ba:	bf00      	nop
 80154bc:	08018d4c 	.word	0x08018d4c
 80154c0:	7ff00000 	.word	0x7ff00000
 80154c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80154c6:	1c5f      	adds	r7, r3, #1
 80154c8:	971b      	str	r7, [sp, #108]	; 0x6c
 80154ca:	785b      	ldrb	r3, [r3, #1]
 80154cc:	2b30      	cmp	r3, #48	; 0x30
 80154ce:	d0f9      	beq.n	80154c4 <_strtod_l+0x28c>
 80154d0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80154d4:	2f08      	cmp	r7, #8
 80154d6:	f63f af7d 	bhi.w	80153d4 <_strtod_l+0x19c>
 80154da:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80154de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80154e0:	930a      	str	r3, [sp, #40]	; 0x28
 80154e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80154e4:	1c5f      	adds	r7, r3, #1
 80154e6:	971b      	str	r7, [sp, #108]	; 0x6c
 80154e8:	785b      	ldrb	r3, [r3, #1]
 80154ea:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80154ee:	f1b8 0f09 	cmp.w	r8, #9
 80154f2:	d937      	bls.n	8015564 <_strtod_l+0x32c>
 80154f4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80154f6:	1a7f      	subs	r7, r7, r1
 80154f8:	2f08      	cmp	r7, #8
 80154fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80154fe:	dc37      	bgt.n	8015570 <_strtod_l+0x338>
 8015500:	45be      	cmp	lr, r7
 8015502:	bfa8      	it	ge
 8015504:	46be      	movge	lr, r7
 8015506:	f1bc 0f00 	cmp.w	ip, #0
 801550a:	d001      	beq.n	8015510 <_strtod_l+0x2d8>
 801550c:	f1ce 0e00 	rsb	lr, lr, #0
 8015510:	2c00      	cmp	r4, #0
 8015512:	d151      	bne.n	80155b8 <_strtod_l+0x380>
 8015514:	2800      	cmp	r0, #0
 8015516:	f47f aece 	bne.w	80152b6 <_strtod_l+0x7e>
 801551a:	9a06      	ldr	r2, [sp, #24]
 801551c:	2a00      	cmp	r2, #0
 801551e:	f47f aeca 	bne.w	80152b6 <_strtod_l+0x7e>
 8015522:	9a04      	ldr	r2, [sp, #16]
 8015524:	2a00      	cmp	r2, #0
 8015526:	f47f aee4 	bne.w	80152f2 <_strtod_l+0xba>
 801552a:	2b4e      	cmp	r3, #78	; 0x4e
 801552c:	d027      	beq.n	801557e <_strtod_l+0x346>
 801552e:	dc21      	bgt.n	8015574 <_strtod_l+0x33c>
 8015530:	2b49      	cmp	r3, #73	; 0x49
 8015532:	f47f aede 	bne.w	80152f2 <_strtod_l+0xba>
 8015536:	49a0      	ldr	r1, [pc, #640]	; (80157b8 <_strtod_l+0x580>)
 8015538:	a81b      	add	r0, sp, #108	; 0x6c
 801553a:	f001 fdf7 	bl	801712c <__match>
 801553e:	2800      	cmp	r0, #0
 8015540:	f43f aed7 	beq.w	80152f2 <_strtod_l+0xba>
 8015544:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015546:	499d      	ldr	r1, [pc, #628]	; (80157bc <_strtod_l+0x584>)
 8015548:	3b01      	subs	r3, #1
 801554a:	a81b      	add	r0, sp, #108	; 0x6c
 801554c:	931b      	str	r3, [sp, #108]	; 0x6c
 801554e:	f001 fded 	bl	801712c <__match>
 8015552:	b910      	cbnz	r0, 801555a <_strtod_l+0x322>
 8015554:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015556:	3301      	adds	r3, #1
 8015558:	931b      	str	r3, [sp, #108]	; 0x6c
 801555a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80157d0 <_strtod_l+0x598>
 801555e:	f04f 0a00 	mov.w	sl, #0
 8015562:	e6a8      	b.n	80152b6 <_strtod_l+0x7e>
 8015564:	210a      	movs	r1, #10
 8015566:	fb01 3e0e 	mla	lr, r1, lr, r3
 801556a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801556e:	e7b8      	b.n	80154e2 <_strtod_l+0x2aa>
 8015570:	46be      	mov	lr, r7
 8015572:	e7c8      	b.n	8015506 <_strtod_l+0x2ce>
 8015574:	2b69      	cmp	r3, #105	; 0x69
 8015576:	d0de      	beq.n	8015536 <_strtod_l+0x2fe>
 8015578:	2b6e      	cmp	r3, #110	; 0x6e
 801557a:	f47f aeba 	bne.w	80152f2 <_strtod_l+0xba>
 801557e:	4990      	ldr	r1, [pc, #576]	; (80157c0 <_strtod_l+0x588>)
 8015580:	a81b      	add	r0, sp, #108	; 0x6c
 8015582:	f001 fdd3 	bl	801712c <__match>
 8015586:	2800      	cmp	r0, #0
 8015588:	f43f aeb3 	beq.w	80152f2 <_strtod_l+0xba>
 801558c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801558e:	781b      	ldrb	r3, [r3, #0]
 8015590:	2b28      	cmp	r3, #40	; 0x28
 8015592:	d10e      	bne.n	80155b2 <_strtod_l+0x37a>
 8015594:	aa1e      	add	r2, sp, #120	; 0x78
 8015596:	498b      	ldr	r1, [pc, #556]	; (80157c4 <_strtod_l+0x58c>)
 8015598:	a81b      	add	r0, sp, #108	; 0x6c
 801559a:	f001 fddb 	bl	8017154 <__hexnan>
 801559e:	2805      	cmp	r0, #5
 80155a0:	d107      	bne.n	80155b2 <_strtod_l+0x37a>
 80155a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80155a4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 80155a8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80155ac:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80155b0:	e681      	b.n	80152b6 <_strtod_l+0x7e>
 80155b2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80157d8 <_strtod_l+0x5a0>
 80155b6:	e7d2      	b.n	801555e <_strtod_l+0x326>
 80155b8:	ebae 0302 	sub.w	r3, lr, r2
 80155bc:	9306      	str	r3, [sp, #24]
 80155be:	9b05      	ldr	r3, [sp, #20]
 80155c0:	9807      	ldr	r0, [sp, #28]
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	bf08      	it	eq
 80155c6:	4623      	moveq	r3, r4
 80155c8:	2c10      	cmp	r4, #16
 80155ca:	9305      	str	r3, [sp, #20]
 80155cc:	46a0      	mov	r8, r4
 80155ce:	bfa8      	it	ge
 80155d0:	f04f 0810 	movge.w	r8, #16
 80155d4:	f7ea ffae 	bl	8000534 <__aeabi_ui2d>
 80155d8:	2c09      	cmp	r4, #9
 80155da:	4682      	mov	sl, r0
 80155dc:	468b      	mov	fp, r1
 80155de:	dc13      	bgt.n	8015608 <_strtod_l+0x3d0>
 80155e0:	9b06      	ldr	r3, [sp, #24]
 80155e2:	2b00      	cmp	r3, #0
 80155e4:	f43f ae67 	beq.w	80152b6 <_strtod_l+0x7e>
 80155e8:	9b06      	ldr	r3, [sp, #24]
 80155ea:	dd7a      	ble.n	80156e2 <_strtod_l+0x4aa>
 80155ec:	2b16      	cmp	r3, #22
 80155ee:	dc61      	bgt.n	80156b4 <_strtod_l+0x47c>
 80155f0:	4a75      	ldr	r2, [pc, #468]	; (80157c8 <_strtod_l+0x590>)
 80155f2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80155f6:	e9de 0100 	ldrd	r0, r1, [lr]
 80155fa:	4652      	mov	r2, sl
 80155fc:	465b      	mov	r3, fp
 80155fe:	f7eb f813 	bl	8000628 <__aeabi_dmul>
 8015602:	4682      	mov	sl, r0
 8015604:	468b      	mov	fp, r1
 8015606:	e656      	b.n	80152b6 <_strtod_l+0x7e>
 8015608:	4b6f      	ldr	r3, [pc, #444]	; (80157c8 <_strtod_l+0x590>)
 801560a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801560e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8015612:	f7eb f809 	bl	8000628 <__aeabi_dmul>
 8015616:	4606      	mov	r6, r0
 8015618:	4628      	mov	r0, r5
 801561a:	460f      	mov	r7, r1
 801561c:	f7ea ff8a 	bl	8000534 <__aeabi_ui2d>
 8015620:	4602      	mov	r2, r0
 8015622:	460b      	mov	r3, r1
 8015624:	4630      	mov	r0, r6
 8015626:	4639      	mov	r1, r7
 8015628:	f7ea fe48 	bl	80002bc <__adddf3>
 801562c:	2c0f      	cmp	r4, #15
 801562e:	4682      	mov	sl, r0
 8015630:	468b      	mov	fp, r1
 8015632:	ddd5      	ble.n	80155e0 <_strtod_l+0x3a8>
 8015634:	9b06      	ldr	r3, [sp, #24]
 8015636:	eba4 0808 	sub.w	r8, r4, r8
 801563a:	4498      	add	r8, r3
 801563c:	f1b8 0f00 	cmp.w	r8, #0
 8015640:	f340 8096 	ble.w	8015770 <_strtod_l+0x538>
 8015644:	f018 030f 	ands.w	r3, r8, #15
 8015648:	d00a      	beq.n	8015660 <_strtod_l+0x428>
 801564a:	495f      	ldr	r1, [pc, #380]	; (80157c8 <_strtod_l+0x590>)
 801564c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8015650:	4652      	mov	r2, sl
 8015652:	465b      	mov	r3, fp
 8015654:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015658:	f7ea ffe6 	bl	8000628 <__aeabi_dmul>
 801565c:	4682      	mov	sl, r0
 801565e:	468b      	mov	fp, r1
 8015660:	f038 080f 	bics.w	r8, r8, #15
 8015664:	d073      	beq.n	801574e <_strtod_l+0x516>
 8015666:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801566a:	dd47      	ble.n	80156fc <_strtod_l+0x4c4>
 801566c:	2400      	movs	r4, #0
 801566e:	46a0      	mov	r8, r4
 8015670:	9407      	str	r4, [sp, #28]
 8015672:	9405      	str	r4, [sp, #20]
 8015674:	2322      	movs	r3, #34	; 0x22
 8015676:	f8df b158 	ldr.w	fp, [pc, #344]	; 80157d0 <_strtod_l+0x598>
 801567a:	f8c9 3000 	str.w	r3, [r9]
 801567e:	f04f 0a00 	mov.w	sl, #0
 8015682:	9b07      	ldr	r3, [sp, #28]
 8015684:	2b00      	cmp	r3, #0
 8015686:	f43f ae16 	beq.w	80152b6 <_strtod_l+0x7e>
 801568a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801568c:	4648      	mov	r0, r9
 801568e:	f001 fe6c 	bl	801736a <_Bfree>
 8015692:	9905      	ldr	r1, [sp, #20]
 8015694:	4648      	mov	r0, r9
 8015696:	f001 fe68 	bl	801736a <_Bfree>
 801569a:	4641      	mov	r1, r8
 801569c:	4648      	mov	r0, r9
 801569e:	f001 fe64 	bl	801736a <_Bfree>
 80156a2:	9907      	ldr	r1, [sp, #28]
 80156a4:	4648      	mov	r0, r9
 80156a6:	f001 fe60 	bl	801736a <_Bfree>
 80156aa:	4621      	mov	r1, r4
 80156ac:	4648      	mov	r0, r9
 80156ae:	f001 fe5c 	bl	801736a <_Bfree>
 80156b2:	e600      	b.n	80152b6 <_strtod_l+0x7e>
 80156b4:	9a06      	ldr	r2, [sp, #24]
 80156b6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80156ba:	4293      	cmp	r3, r2
 80156bc:	dbba      	blt.n	8015634 <_strtod_l+0x3fc>
 80156be:	4d42      	ldr	r5, [pc, #264]	; (80157c8 <_strtod_l+0x590>)
 80156c0:	f1c4 040f 	rsb	r4, r4, #15
 80156c4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80156c8:	4652      	mov	r2, sl
 80156ca:	465b      	mov	r3, fp
 80156cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80156d0:	f7ea ffaa 	bl	8000628 <__aeabi_dmul>
 80156d4:	9b06      	ldr	r3, [sp, #24]
 80156d6:	1b1c      	subs	r4, r3, r4
 80156d8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80156dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80156e0:	e78d      	b.n	80155fe <_strtod_l+0x3c6>
 80156e2:	f113 0f16 	cmn.w	r3, #22
 80156e6:	dba5      	blt.n	8015634 <_strtod_l+0x3fc>
 80156e8:	4a37      	ldr	r2, [pc, #220]	; (80157c8 <_strtod_l+0x590>)
 80156ea:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80156ee:	e9d2 2300 	ldrd	r2, r3, [r2]
 80156f2:	4650      	mov	r0, sl
 80156f4:	4659      	mov	r1, fp
 80156f6:	f7eb f8c1 	bl	800087c <__aeabi_ddiv>
 80156fa:	e782      	b.n	8015602 <_strtod_l+0x3ca>
 80156fc:	2300      	movs	r3, #0
 80156fe:	4e33      	ldr	r6, [pc, #204]	; (80157cc <_strtod_l+0x594>)
 8015700:	ea4f 1828 	mov.w	r8, r8, asr #4
 8015704:	4650      	mov	r0, sl
 8015706:	4659      	mov	r1, fp
 8015708:	461d      	mov	r5, r3
 801570a:	f1b8 0f01 	cmp.w	r8, #1
 801570e:	dc21      	bgt.n	8015754 <_strtod_l+0x51c>
 8015710:	b10b      	cbz	r3, 8015716 <_strtod_l+0x4de>
 8015712:	4682      	mov	sl, r0
 8015714:	468b      	mov	fp, r1
 8015716:	4b2d      	ldr	r3, [pc, #180]	; (80157cc <_strtod_l+0x594>)
 8015718:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801571c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8015720:	4652      	mov	r2, sl
 8015722:	465b      	mov	r3, fp
 8015724:	e9d5 0100 	ldrd	r0, r1, [r5]
 8015728:	f7ea ff7e 	bl	8000628 <__aeabi_dmul>
 801572c:	4b28      	ldr	r3, [pc, #160]	; (80157d0 <_strtod_l+0x598>)
 801572e:	460a      	mov	r2, r1
 8015730:	400b      	ands	r3, r1
 8015732:	4928      	ldr	r1, [pc, #160]	; (80157d4 <_strtod_l+0x59c>)
 8015734:	428b      	cmp	r3, r1
 8015736:	4682      	mov	sl, r0
 8015738:	d898      	bhi.n	801566c <_strtod_l+0x434>
 801573a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801573e:	428b      	cmp	r3, r1
 8015740:	bf86      	itte	hi
 8015742:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80157dc <_strtod_l+0x5a4>
 8015746:	f04f 3aff 	movhi.w	sl, #4294967295
 801574a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801574e:	2300      	movs	r3, #0
 8015750:	9304      	str	r3, [sp, #16]
 8015752:	e077      	b.n	8015844 <_strtod_l+0x60c>
 8015754:	f018 0f01 	tst.w	r8, #1
 8015758:	d006      	beq.n	8015768 <_strtod_l+0x530>
 801575a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015762:	f7ea ff61 	bl	8000628 <__aeabi_dmul>
 8015766:	2301      	movs	r3, #1
 8015768:	3501      	adds	r5, #1
 801576a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801576e:	e7cc      	b.n	801570a <_strtod_l+0x4d2>
 8015770:	d0ed      	beq.n	801574e <_strtod_l+0x516>
 8015772:	f1c8 0800 	rsb	r8, r8, #0
 8015776:	f018 020f 	ands.w	r2, r8, #15
 801577a:	d00a      	beq.n	8015792 <_strtod_l+0x55a>
 801577c:	4b12      	ldr	r3, [pc, #72]	; (80157c8 <_strtod_l+0x590>)
 801577e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015782:	4650      	mov	r0, sl
 8015784:	4659      	mov	r1, fp
 8015786:	e9d3 2300 	ldrd	r2, r3, [r3]
 801578a:	f7eb f877 	bl	800087c <__aeabi_ddiv>
 801578e:	4682      	mov	sl, r0
 8015790:	468b      	mov	fp, r1
 8015792:	ea5f 1828 	movs.w	r8, r8, asr #4
 8015796:	d0da      	beq.n	801574e <_strtod_l+0x516>
 8015798:	f1b8 0f1f 	cmp.w	r8, #31
 801579c:	dd20      	ble.n	80157e0 <_strtod_l+0x5a8>
 801579e:	2400      	movs	r4, #0
 80157a0:	46a0      	mov	r8, r4
 80157a2:	9407      	str	r4, [sp, #28]
 80157a4:	9405      	str	r4, [sp, #20]
 80157a6:	2322      	movs	r3, #34	; 0x22
 80157a8:	f04f 0a00 	mov.w	sl, #0
 80157ac:	f04f 0b00 	mov.w	fp, #0
 80157b0:	f8c9 3000 	str.w	r3, [r9]
 80157b4:	e765      	b.n	8015682 <_strtod_l+0x44a>
 80157b6:	bf00      	nop
 80157b8:	08018d19 	.word	0x08018d19
 80157bc:	08018da3 	.word	0x08018da3
 80157c0:	08018d21 	.word	0x08018d21
 80157c4:	08018d60 	.word	0x08018d60
 80157c8:	08018de0 	.word	0x08018de0
 80157cc:	08018db8 	.word	0x08018db8
 80157d0:	7ff00000 	.word	0x7ff00000
 80157d4:	7ca00000 	.word	0x7ca00000
 80157d8:	fff80000 	.word	0xfff80000
 80157dc:	7fefffff 	.word	0x7fefffff
 80157e0:	f018 0310 	ands.w	r3, r8, #16
 80157e4:	bf18      	it	ne
 80157e6:	236a      	movne	r3, #106	; 0x6a
 80157e8:	4da0      	ldr	r5, [pc, #640]	; (8015a6c <_strtod_l+0x834>)
 80157ea:	9304      	str	r3, [sp, #16]
 80157ec:	4650      	mov	r0, sl
 80157ee:	4659      	mov	r1, fp
 80157f0:	2300      	movs	r3, #0
 80157f2:	f1b8 0f00 	cmp.w	r8, #0
 80157f6:	f300 810a 	bgt.w	8015a0e <_strtod_l+0x7d6>
 80157fa:	b10b      	cbz	r3, 8015800 <_strtod_l+0x5c8>
 80157fc:	4682      	mov	sl, r0
 80157fe:	468b      	mov	fp, r1
 8015800:	9b04      	ldr	r3, [sp, #16]
 8015802:	b1bb      	cbz	r3, 8015834 <_strtod_l+0x5fc>
 8015804:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8015808:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801580c:	2b00      	cmp	r3, #0
 801580e:	4659      	mov	r1, fp
 8015810:	dd10      	ble.n	8015834 <_strtod_l+0x5fc>
 8015812:	2b1f      	cmp	r3, #31
 8015814:	f340 8107 	ble.w	8015a26 <_strtod_l+0x7ee>
 8015818:	2b34      	cmp	r3, #52	; 0x34
 801581a:	bfde      	ittt	le
 801581c:	3b20      	suble	r3, #32
 801581e:	f04f 32ff 	movle.w	r2, #4294967295
 8015822:	fa02 f303 	lslle.w	r3, r2, r3
 8015826:	f04f 0a00 	mov.w	sl, #0
 801582a:	bfcc      	ite	gt
 801582c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8015830:	ea03 0b01 	andle.w	fp, r3, r1
 8015834:	2200      	movs	r2, #0
 8015836:	2300      	movs	r3, #0
 8015838:	4650      	mov	r0, sl
 801583a:	4659      	mov	r1, fp
 801583c:	f7eb f95c 	bl	8000af8 <__aeabi_dcmpeq>
 8015840:	2800      	cmp	r0, #0
 8015842:	d1ac      	bne.n	801579e <_strtod_l+0x566>
 8015844:	9b07      	ldr	r3, [sp, #28]
 8015846:	9300      	str	r3, [sp, #0]
 8015848:	9a05      	ldr	r2, [sp, #20]
 801584a:	9908      	ldr	r1, [sp, #32]
 801584c:	4623      	mov	r3, r4
 801584e:	4648      	mov	r0, r9
 8015850:	f001 fddd 	bl	801740e <__s2b>
 8015854:	9007      	str	r0, [sp, #28]
 8015856:	2800      	cmp	r0, #0
 8015858:	f43f af08 	beq.w	801566c <_strtod_l+0x434>
 801585c:	9a06      	ldr	r2, [sp, #24]
 801585e:	9b06      	ldr	r3, [sp, #24]
 8015860:	2a00      	cmp	r2, #0
 8015862:	f1c3 0300 	rsb	r3, r3, #0
 8015866:	bfa8      	it	ge
 8015868:	2300      	movge	r3, #0
 801586a:	930e      	str	r3, [sp, #56]	; 0x38
 801586c:	2400      	movs	r4, #0
 801586e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8015872:	9316      	str	r3, [sp, #88]	; 0x58
 8015874:	46a0      	mov	r8, r4
 8015876:	9b07      	ldr	r3, [sp, #28]
 8015878:	4648      	mov	r0, r9
 801587a:	6859      	ldr	r1, [r3, #4]
 801587c:	f001 fd41 	bl	8017302 <_Balloc>
 8015880:	9005      	str	r0, [sp, #20]
 8015882:	2800      	cmp	r0, #0
 8015884:	f43f aef6 	beq.w	8015674 <_strtod_l+0x43c>
 8015888:	9b07      	ldr	r3, [sp, #28]
 801588a:	691a      	ldr	r2, [r3, #16]
 801588c:	3202      	adds	r2, #2
 801588e:	f103 010c 	add.w	r1, r3, #12
 8015892:	0092      	lsls	r2, r2, #2
 8015894:	300c      	adds	r0, #12
 8015896:	f001 fd29 	bl	80172ec <memcpy>
 801589a:	aa1e      	add	r2, sp, #120	; 0x78
 801589c:	a91d      	add	r1, sp, #116	; 0x74
 801589e:	ec4b ab10 	vmov	d0, sl, fp
 80158a2:	4648      	mov	r0, r9
 80158a4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80158a8:	f002 f86c 	bl	8017984 <__d2b>
 80158ac:	901c      	str	r0, [sp, #112]	; 0x70
 80158ae:	2800      	cmp	r0, #0
 80158b0:	f43f aee0 	beq.w	8015674 <_strtod_l+0x43c>
 80158b4:	2101      	movs	r1, #1
 80158b6:	4648      	mov	r0, r9
 80158b8:	f001 fe35 	bl	8017526 <__i2b>
 80158bc:	4680      	mov	r8, r0
 80158be:	2800      	cmp	r0, #0
 80158c0:	f43f aed8 	beq.w	8015674 <_strtod_l+0x43c>
 80158c4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80158c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80158c8:	2e00      	cmp	r6, #0
 80158ca:	bfab      	itete	ge
 80158cc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80158ce:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80158d0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80158d2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80158d4:	bfac      	ite	ge
 80158d6:	18f7      	addge	r7, r6, r3
 80158d8:	1b9d      	sublt	r5, r3, r6
 80158da:	9b04      	ldr	r3, [sp, #16]
 80158dc:	1af6      	subs	r6, r6, r3
 80158de:	4416      	add	r6, r2
 80158e0:	4b63      	ldr	r3, [pc, #396]	; (8015a70 <_strtod_l+0x838>)
 80158e2:	3e01      	subs	r6, #1
 80158e4:	429e      	cmp	r6, r3
 80158e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80158ea:	f280 80af 	bge.w	8015a4c <_strtod_l+0x814>
 80158ee:	1b9b      	subs	r3, r3, r6
 80158f0:	2b1f      	cmp	r3, #31
 80158f2:	eba2 0203 	sub.w	r2, r2, r3
 80158f6:	f04f 0101 	mov.w	r1, #1
 80158fa:	f300 809b 	bgt.w	8015a34 <_strtod_l+0x7fc>
 80158fe:	fa01 f303 	lsl.w	r3, r1, r3
 8015902:	930f      	str	r3, [sp, #60]	; 0x3c
 8015904:	2300      	movs	r3, #0
 8015906:	930a      	str	r3, [sp, #40]	; 0x28
 8015908:	18be      	adds	r6, r7, r2
 801590a:	9b04      	ldr	r3, [sp, #16]
 801590c:	42b7      	cmp	r7, r6
 801590e:	4415      	add	r5, r2
 8015910:	441d      	add	r5, r3
 8015912:	463b      	mov	r3, r7
 8015914:	bfa8      	it	ge
 8015916:	4633      	movge	r3, r6
 8015918:	42ab      	cmp	r3, r5
 801591a:	bfa8      	it	ge
 801591c:	462b      	movge	r3, r5
 801591e:	2b00      	cmp	r3, #0
 8015920:	bfc2      	ittt	gt
 8015922:	1af6      	subgt	r6, r6, r3
 8015924:	1aed      	subgt	r5, r5, r3
 8015926:	1aff      	subgt	r7, r7, r3
 8015928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801592a:	b1bb      	cbz	r3, 801595c <_strtod_l+0x724>
 801592c:	4641      	mov	r1, r8
 801592e:	461a      	mov	r2, r3
 8015930:	4648      	mov	r0, r9
 8015932:	f001 fe97 	bl	8017664 <__pow5mult>
 8015936:	4680      	mov	r8, r0
 8015938:	2800      	cmp	r0, #0
 801593a:	f43f ae9b 	beq.w	8015674 <_strtod_l+0x43c>
 801593e:	4601      	mov	r1, r0
 8015940:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015942:	4648      	mov	r0, r9
 8015944:	f001 fdf8 	bl	8017538 <__multiply>
 8015948:	900c      	str	r0, [sp, #48]	; 0x30
 801594a:	2800      	cmp	r0, #0
 801594c:	f43f ae92 	beq.w	8015674 <_strtod_l+0x43c>
 8015950:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015952:	4648      	mov	r0, r9
 8015954:	f001 fd09 	bl	801736a <_Bfree>
 8015958:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801595a:	931c      	str	r3, [sp, #112]	; 0x70
 801595c:	2e00      	cmp	r6, #0
 801595e:	dc7a      	bgt.n	8015a56 <_strtod_l+0x81e>
 8015960:	9b06      	ldr	r3, [sp, #24]
 8015962:	2b00      	cmp	r3, #0
 8015964:	dd08      	ble.n	8015978 <_strtod_l+0x740>
 8015966:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8015968:	9905      	ldr	r1, [sp, #20]
 801596a:	4648      	mov	r0, r9
 801596c:	f001 fe7a 	bl	8017664 <__pow5mult>
 8015970:	9005      	str	r0, [sp, #20]
 8015972:	2800      	cmp	r0, #0
 8015974:	f43f ae7e 	beq.w	8015674 <_strtod_l+0x43c>
 8015978:	2d00      	cmp	r5, #0
 801597a:	dd08      	ble.n	801598e <_strtod_l+0x756>
 801597c:	462a      	mov	r2, r5
 801597e:	9905      	ldr	r1, [sp, #20]
 8015980:	4648      	mov	r0, r9
 8015982:	f001 febd 	bl	8017700 <__lshift>
 8015986:	9005      	str	r0, [sp, #20]
 8015988:	2800      	cmp	r0, #0
 801598a:	f43f ae73 	beq.w	8015674 <_strtod_l+0x43c>
 801598e:	2f00      	cmp	r7, #0
 8015990:	dd08      	ble.n	80159a4 <_strtod_l+0x76c>
 8015992:	4641      	mov	r1, r8
 8015994:	463a      	mov	r2, r7
 8015996:	4648      	mov	r0, r9
 8015998:	f001 feb2 	bl	8017700 <__lshift>
 801599c:	4680      	mov	r8, r0
 801599e:	2800      	cmp	r0, #0
 80159a0:	f43f ae68 	beq.w	8015674 <_strtod_l+0x43c>
 80159a4:	9a05      	ldr	r2, [sp, #20]
 80159a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80159a8:	4648      	mov	r0, r9
 80159aa:	f001 ff17 	bl	80177dc <__mdiff>
 80159ae:	4604      	mov	r4, r0
 80159b0:	2800      	cmp	r0, #0
 80159b2:	f43f ae5f 	beq.w	8015674 <_strtod_l+0x43c>
 80159b6:	68c3      	ldr	r3, [r0, #12]
 80159b8:	930c      	str	r3, [sp, #48]	; 0x30
 80159ba:	2300      	movs	r3, #0
 80159bc:	60c3      	str	r3, [r0, #12]
 80159be:	4641      	mov	r1, r8
 80159c0:	f001 fef2 	bl	80177a8 <__mcmp>
 80159c4:	2800      	cmp	r0, #0
 80159c6:	da55      	bge.n	8015a74 <_strtod_l+0x83c>
 80159c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80159ca:	b9e3      	cbnz	r3, 8015a06 <_strtod_l+0x7ce>
 80159cc:	f1ba 0f00 	cmp.w	sl, #0
 80159d0:	d119      	bne.n	8015a06 <_strtod_l+0x7ce>
 80159d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80159d6:	b9b3      	cbnz	r3, 8015a06 <_strtod_l+0x7ce>
 80159d8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80159dc:	0d1b      	lsrs	r3, r3, #20
 80159de:	051b      	lsls	r3, r3, #20
 80159e0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80159e4:	d90f      	bls.n	8015a06 <_strtod_l+0x7ce>
 80159e6:	6963      	ldr	r3, [r4, #20]
 80159e8:	b913      	cbnz	r3, 80159f0 <_strtod_l+0x7b8>
 80159ea:	6923      	ldr	r3, [r4, #16]
 80159ec:	2b01      	cmp	r3, #1
 80159ee:	dd0a      	ble.n	8015a06 <_strtod_l+0x7ce>
 80159f0:	4621      	mov	r1, r4
 80159f2:	2201      	movs	r2, #1
 80159f4:	4648      	mov	r0, r9
 80159f6:	f001 fe83 	bl	8017700 <__lshift>
 80159fa:	4641      	mov	r1, r8
 80159fc:	4604      	mov	r4, r0
 80159fe:	f001 fed3 	bl	80177a8 <__mcmp>
 8015a02:	2800      	cmp	r0, #0
 8015a04:	dc67      	bgt.n	8015ad6 <_strtod_l+0x89e>
 8015a06:	9b04      	ldr	r3, [sp, #16]
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	d171      	bne.n	8015af0 <_strtod_l+0x8b8>
 8015a0c:	e63d      	b.n	801568a <_strtod_l+0x452>
 8015a0e:	f018 0f01 	tst.w	r8, #1
 8015a12:	d004      	beq.n	8015a1e <_strtod_l+0x7e6>
 8015a14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015a18:	f7ea fe06 	bl	8000628 <__aeabi_dmul>
 8015a1c:	2301      	movs	r3, #1
 8015a1e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8015a22:	3508      	adds	r5, #8
 8015a24:	e6e5      	b.n	80157f2 <_strtod_l+0x5ba>
 8015a26:	f04f 32ff 	mov.w	r2, #4294967295
 8015a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8015a2e:	ea03 0a0a 	and.w	sl, r3, sl
 8015a32:	e6ff      	b.n	8015834 <_strtod_l+0x5fc>
 8015a34:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8015a38:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8015a3c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8015a40:	36e2      	adds	r6, #226	; 0xe2
 8015a42:	fa01 f306 	lsl.w	r3, r1, r6
 8015a46:	930a      	str	r3, [sp, #40]	; 0x28
 8015a48:	910f      	str	r1, [sp, #60]	; 0x3c
 8015a4a:	e75d      	b.n	8015908 <_strtod_l+0x6d0>
 8015a4c:	2300      	movs	r3, #0
 8015a4e:	930a      	str	r3, [sp, #40]	; 0x28
 8015a50:	2301      	movs	r3, #1
 8015a52:	930f      	str	r3, [sp, #60]	; 0x3c
 8015a54:	e758      	b.n	8015908 <_strtod_l+0x6d0>
 8015a56:	4632      	mov	r2, r6
 8015a58:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015a5a:	4648      	mov	r0, r9
 8015a5c:	f001 fe50 	bl	8017700 <__lshift>
 8015a60:	901c      	str	r0, [sp, #112]	; 0x70
 8015a62:	2800      	cmp	r0, #0
 8015a64:	f47f af7c 	bne.w	8015960 <_strtod_l+0x728>
 8015a68:	e604      	b.n	8015674 <_strtod_l+0x43c>
 8015a6a:	bf00      	nop
 8015a6c:	08018d78 	.word	0x08018d78
 8015a70:	fffffc02 	.word	0xfffffc02
 8015a74:	465d      	mov	r5, fp
 8015a76:	f040 8086 	bne.w	8015b86 <_strtod_l+0x94e>
 8015a7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015a7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015a80:	b32a      	cbz	r2, 8015ace <_strtod_l+0x896>
 8015a82:	4aaf      	ldr	r2, [pc, #700]	; (8015d40 <_strtod_l+0xb08>)
 8015a84:	4293      	cmp	r3, r2
 8015a86:	d153      	bne.n	8015b30 <_strtod_l+0x8f8>
 8015a88:	9b04      	ldr	r3, [sp, #16]
 8015a8a:	4650      	mov	r0, sl
 8015a8c:	b1d3      	cbz	r3, 8015ac4 <_strtod_l+0x88c>
 8015a8e:	4aad      	ldr	r2, [pc, #692]	; (8015d44 <_strtod_l+0xb0c>)
 8015a90:	402a      	ands	r2, r5
 8015a92:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8015a96:	f04f 31ff 	mov.w	r1, #4294967295
 8015a9a:	d816      	bhi.n	8015aca <_strtod_l+0x892>
 8015a9c:	0d12      	lsrs	r2, r2, #20
 8015a9e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8015aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8015aa6:	4298      	cmp	r0, r3
 8015aa8:	d142      	bne.n	8015b30 <_strtod_l+0x8f8>
 8015aaa:	4ba7      	ldr	r3, [pc, #668]	; (8015d48 <_strtod_l+0xb10>)
 8015aac:	429d      	cmp	r5, r3
 8015aae:	d102      	bne.n	8015ab6 <_strtod_l+0x87e>
 8015ab0:	3001      	adds	r0, #1
 8015ab2:	f43f addf 	beq.w	8015674 <_strtod_l+0x43c>
 8015ab6:	4ba3      	ldr	r3, [pc, #652]	; (8015d44 <_strtod_l+0xb0c>)
 8015ab8:	402b      	ands	r3, r5
 8015aba:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8015abe:	f04f 0a00 	mov.w	sl, #0
 8015ac2:	e7a0      	b.n	8015a06 <_strtod_l+0x7ce>
 8015ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8015ac8:	e7ed      	b.n	8015aa6 <_strtod_l+0x86e>
 8015aca:	460b      	mov	r3, r1
 8015acc:	e7eb      	b.n	8015aa6 <_strtod_l+0x86e>
 8015ace:	bb7b      	cbnz	r3, 8015b30 <_strtod_l+0x8f8>
 8015ad0:	f1ba 0f00 	cmp.w	sl, #0
 8015ad4:	d12c      	bne.n	8015b30 <_strtod_l+0x8f8>
 8015ad6:	9904      	ldr	r1, [sp, #16]
 8015ad8:	4a9a      	ldr	r2, [pc, #616]	; (8015d44 <_strtod_l+0xb0c>)
 8015ada:	465b      	mov	r3, fp
 8015adc:	b1f1      	cbz	r1, 8015b1c <_strtod_l+0x8e4>
 8015ade:	ea02 010b 	and.w	r1, r2, fp
 8015ae2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8015ae6:	dc19      	bgt.n	8015b1c <_strtod_l+0x8e4>
 8015ae8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8015aec:	f77f ae5b 	ble.w	80157a6 <_strtod_l+0x56e>
 8015af0:	4a96      	ldr	r2, [pc, #600]	; (8015d4c <_strtod_l+0xb14>)
 8015af2:	2300      	movs	r3, #0
 8015af4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8015af8:	4650      	mov	r0, sl
 8015afa:	4659      	mov	r1, fp
 8015afc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8015b00:	f7ea fd92 	bl	8000628 <__aeabi_dmul>
 8015b04:	4682      	mov	sl, r0
 8015b06:	468b      	mov	fp, r1
 8015b08:	2900      	cmp	r1, #0
 8015b0a:	f47f adbe 	bne.w	801568a <_strtod_l+0x452>
 8015b0e:	2800      	cmp	r0, #0
 8015b10:	f47f adbb 	bne.w	801568a <_strtod_l+0x452>
 8015b14:	2322      	movs	r3, #34	; 0x22
 8015b16:	f8c9 3000 	str.w	r3, [r9]
 8015b1a:	e5b6      	b.n	801568a <_strtod_l+0x452>
 8015b1c:	4013      	ands	r3, r2
 8015b1e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015b22:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8015b26:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8015b2a:	f04f 3aff 	mov.w	sl, #4294967295
 8015b2e:	e76a      	b.n	8015a06 <_strtod_l+0x7ce>
 8015b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015b32:	b193      	cbz	r3, 8015b5a <_strtod_l+0x922>
 8015b34:	422b      	tst	r3, r5
 8015b36:	f43f af66 	beq.w	8015a06 <_strtod_l+0x7ce>
 8015b3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015b3c:	9a04      	ldr	r2, [sp, #16]
 8015b3e:	4650      	mov	r0, sl
 8015b40:	4659      	mov	r1, fp
 8015b42:	b173      	cbz	r3, 8015b62 <_strtod_l+0x92a>
 8015b44:	f7ff fb5a 	bl	80151fc <sulp>
 8015b48:	4602      	mov	r2, r0
 8015b4a:	460b      	mov	r3, r1
 8015b4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015b50:	f7ea fbb4 	bl	80002bc <__adddf3>
 8015b54:	4682      	mov	sl, r0
 8015b56:	468b      	mov	fp, r1
 8015b58:	e755      	b.n	8015a06 <_strtod_l+0x7ce>
 8015b5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015b5c:	ea13 0f0a 	tst.w	r3, sl
 8015b60:	e7e9      	b.n	8015b36 <_strtod_l+0x8fe>
 8015b62:	f7ff fb4b 	bl	80151fc <sulp>
 8015b66:	4602      	mov	r2, r0
 8015b68:	460b      	mov	r3, r1
 8015b6a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015b6e:	f7ea fba3 	bl	80002b8 <__aeabi_dsub>
 8015b72:	2200      	movs	r2, #0
 8015b74:	2300      	movs	r3, #0
 8015b76:	4682      	mov	sl, r0
 8015b78:	468b      	mov	fp, r1
 8015b7a:	f7ea ffbd 	bl	8000af8 <__aeabi_dcmpeq>
 8015b7e:	2800      	cmp	r0, #0
 8015b80:	f47f ae11 	bne.w	80157a6 <_strtod_l+0x56e>
 8015b84:	e73f      	b.n	8015a06 <_strtod_l+0x7ce>
 8015b86:	4641      	mov	r1, r8
 8015b88:	4620      	mov	r0, r4
 8015b8a:	f001 ff4a 	bl	8017a22 <__ratio>
 8015b8e:	ec57 6b10 	vmov	r6, r7, d0
 8015b92:	2200      	movs	r2, #0
 8015b94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8015b98:	ee10 0a10 	vmov	r0, s0
 8015b9c:	4639      	mov	r1, r7
 8015b9e:	f7ea ffbf 	bl	8000b20 <__aeabi_dcmple>
 8015ba2:	2800      	cmp	r0, #0
 8015ba4:	d077      	beq.n	8015c96 <_strtod_l+0xa5e>
 8015ba6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d04a      	beq.n	8015c42 <_strtod_l+0xa0a>
 8015bac:	4b68      	ldr	r3, [pc, #416]	; (8015d50 <_strtod_l+0xb18>)
 8015bae:	2200      	movs	r2, #0
 8015bb0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015bb4:	4f66      	ldr	r7, [pc, #408]	; (8015d50 <_strtod_l+0xb18>)
 8015bb6:	2600      	movs	r6, #0
 8015bb8:	4b62      	ldr	r3, [pc, #392]	; (8015d44 <_strtod_l+0xb0c>)
 8015bba:	402b      	ands	r3, r5
 8015bbc:	930f      	str	r3, [sp, #60]	; 0x3c
 8015bbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015bc0:	4b64      	ldr	r3, [pc, #400]	; (8015d54 <_strtod_l+0xb1c>)
 8015bc2:	429a      	cmp	r2, r3
 8015bc4:	f040 80ce 	bne.w	8015d64 <_strtod_l+0xb2c>
 8015bc8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015bcc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015bd0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8015bd4:	ec4b ab10 	vmov	d0, sl, fp
 8015bd8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8015bdc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015be0:	f001 fe5a 	bl	8017898 <__ulp>
 8015be4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015be8:	ec53 2b10 	vmov	r2, r3, d0
 8015bec:	f7ea fd1c 	bl	8000628 <__aeabi_dmul>
 8015bf0:	4652      	mov	r2, sl
 8015bf2:	465b      	mov	r3, fp
 8015bf4:	f7ea fb62 	bl	80002bc <__adddf3>
 8015bf8:	460b      	mov	r3, r1
 8015bfa:	4952      	ldr	r1, [pc, #328]	; (8015d44 <_strtod_l+0xb0c>)
 8015bfc:	4a56      	ldr	r2, [pc, #344]	; (8015d58 <_strtod_l+0xb20>)
 8015bfe:	4019      	ands	r1, r3
 8015c00:	4291      	cmp	r1, r2
 8015c02:	4682      	mov	sl, r0
 8015c04:	d95b      	bls.n	8015cbe <_strtod_l+0xa86>
 8015c06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c08:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8015c0c:	4293      	cmp	r3, r2
 8015c0e:	d103      	bne.n	8015c18 <_strtod_l+0x9e0>
 8015c10:	9b08      	ldr	r3, [sp, #32]
 8015c12:	3301      	adds	r3, #1
 8015c14:	f43f ad2e 	beq.w	8015674 <_strtod_l+0x43c>
 8015c18:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8015d48 <_strtod_l+0xb10>
 8015c1c:	f04f 3aff 	mov.w	sl, #4294967295
 8015c20:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015c22:	4648      	mov	r0, r9
 8015c24:	f001 fba1 	bl	801736a <_Bfree>
 8015c28:	9905      	ldr	r1, [sp, #20]
 8015c2a:	4648      	mov	r0, r9
 8015c2c:	f001 fb9d 	bl	801736a <_Bfree>
 8015c30:	4641      	mov	r1, r8
 8015c32:	4648      	mov	r0, r9
 8015c34:	f001 fb99 	bl	801736a <_Bfree>
 8015c38:	4621      	mov	r1, r4
 8015c3a:	4648      	mov	r0, r9
 8015c3c:	f001 fb95 	bl	801736a <_Bfree>
 8015c40:	e619      	b.n	8015876 <_strtod_l+0x63e>
 8015c42:	f1ba 0f00 	cmp.w	sl, #0
 8015c46:	d11a      	bne.n	8015c7e <_strtod_l+0xa46>
 8015c48:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8015c4c:	b9eb      	cbnz	r3, 8015c8a <_strtod_l+0xa52>
 8015c4e:	2200      	movs	r2, #0
 8015c50:	4b3f      	ldr	r3, [pc, #252]	; (8015d50 <_strtod_l+0xb18>)
 8015c52:	4630      	mov	r0, r6
 8015c54:	4639      	mov	r1, r7
 8015c56:	f7ea ff59 	bl	8000b0c <__aeabi_dcmplt>
 8015c5a:	b9c8      	cbnz	r0, 8015c90 <_strtod_l+0xa58>
 8015c5c:	4630      	mov	r0, r6
 8015c5e:	4639      	mov	r1, r7
 8015c60:	2200      	movs	r2, #0
 8015c62:	4b3e      	ldr	r3, [pc, #248]	; (8015d5c <_strtod_l+0xb24>)
 8015c64:	f7ea fce0 	bl	8000628 <__aeabi_dmul>
 8015c68:	4606      	mov	r6, r0
 8015c6a:	460f      	mov	r7, r1
 8015c6c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8015c70:	9618      	str	r6, [sp, #96]	; 0x60
 8015c72:	9319      	str	r3, [sp, #100]	; 0x64
 8015c74:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8015c78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015c7c:	e79c      	b.n	8015bb8 <_strtod_l+0x980>
 8015c7e:	f1ba 0f01 	cmp.w	sl, #1
 8015c82:	d102      	bne.n	8015c8a <_strtod_l+0xa52>
 8015c84:	2d00      	cmp	r5, #0
 8015c86:	f43f ad8e 	beq.w	80157a6 <_strtod_l+0x56e>
 8015c8a:	2200      	movs	r2, #0
 8015c8c:	4b34      	ldr	r3, [pc, #208]	; (8015d60 <_strtod_l+0xb28>)
 8015c8e:	e78f      	b.n	8015bb0 <_strtod_l+0x978>
 8015c90:	2600      	movs	r6, #0
 8015c92:	4f32      	ldr	r7, [pc, #200]	; (8015d5c <_strtod_l+0xb24>)
 8015c94:	e7ea      	b.n	8015c6c <_strtod_l+0xa34>
 8015c96:	4b31      	ldr	r3, [pc, #196]	; (8015d5c <_strtod_l+0xb24>)
 8015c98:	4630      	mov	r0, r6
 8015c9a:	4639      	mov	r1, r7
 8015c9c:	2200      	movs	r2, #0
 8015c9e:	f7ea fcc3 	bl	8000628 <__aeabi_dmul>
 8015ca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015ca4:	4606      	mov	r6, r0
 8015ca6:	460f      	mov	r7, r1
 8015ca8:	b933      	cbnz	r3, 8015cb8 <_strtod_l+0xa80>
 8015caa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015cae:	9010      	str	r0, [sp, #64]	; 0x40
 8015cb0:	9311      	str	r3, [sp, #68]	; 0x44
 8015cb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8015cb6:	e7df      	b.n	8015c78 <_strtod_l+0xa40>
 8015cb8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8015cbc:	e7f9      	b.n	8015cb2 <_strtod_l+0xa7a>
 8015cbe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8015cc2:	9b04      	ldr	r3, [sp, #16]
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d1ab      	bne.n	8015c20 <_strtod_l+0x9e8>
 8015cc8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015ccc:	0d1b      	lsrs	r3, r3, #20
 8015cce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015cd0:	051b      	lsls	r3, r3, #20
 8015cd2:	429a      	cmp	r2, r3
 8015cd4:	465d      	mov	r5, fp
 8015cd6:	d1a3      	bne.n	8015c20 <_strtod_l+0x9e8>
 8015cd8:	4639      	mov	r1, r7
 8015cda:	4630      	mov	r0, r6
 8015cdc:	f7ea ff54 	bl	8000b88 <__aeabi_d2iz>
 8015ce0:	f7ea fc38 	bl	8000554 <__aeabi_i2d>
 8015ce4:	460b      	mov	r3, r1
 8015ce6:	4602      	mov	r2, r0
 8015ce8:	4639      	mov	r1, r7
 8015cea:	4630      	mov	r0, r6
 8015cec:	f7ea fae4 	bl	80002b8 <__aeabi_dsub>
 8015cf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015cf2:	4606      	mov	r6, r0
 8015cf4:	460f      	mov	r7, r1
 8015cf6:	b933      	cbnz	r3, 8015d06 <_strtod_l+0xace>
 8015cf8:	f1ba 0f00 	cmp.w	sl, #0
 8015cfc:	d103      	bne.n	8015d06 <_strtod_l+0xace>
 8015cfe:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8015d02:	2d00      	cmp	r5, #0
 8015d04:	d06d      	beq.n	8015de2 <_strtod_l+0xbaa>
 8015d06:	a30a      	add	r3, pc, #40	; (adr r3, 8015d30 <_strtod_l+0xaf8>)
 8015d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d0c:	4630      	mov	r0, r6
 8015d0e:	4639      	mov	r1, r7
 8015d10:	f7ea fefc 	bl	8000b0c <__aeabi_dcmplt>
 8015d14:	2800      	cmp	r0, #0
 8015d16:	f47f acb8 	bne.w	801568a <_strtod_l+0x452>
 8015d1a:	a307      	add	r3, pc, #28	; (adr r3, 8015d38 <_strtod_l+0xb00>)
 8015d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d20:	4630      	mov	r0, r6
 8015d22:	4639      	mov	r1, r7
 8015d24:	f7ea ff10 	bl	8000b48 <__aeabi_dcmpgt>
 8015d28:	2800      	cmp	r0, #0
 8015d2a:	f43f af79 	beq.w	8015c20 <_strtod_l+0x9e8>
 8015d2e:	e4ac      	b.n	801568a <_strtod_l+0x452>
 8015d30:	94a03595 	.word	0x94a03595
 8015d34:	3fdfffff 	.word	0x3fdfffff
 8015d38:	35afe535 	.word	0x35afe535
 8015d3c:	3fe00000 	.word	0x3fe00000
 8015d40:	000fffff 	.word	0x000fffff
 8015d44:	7ff00000 	.word	0x7ff00000
 8015d48:	7fefffff 	.word	0x7fefffff
 8015d4c:	39500000 	.word	0x39500000
 8015d50:	3ff00000 	.word	0x3ff00000
 8015d54:	7fe00000 	.word	0x7fe00000
 8015d58:	7c9fffff 	.word	0x7c9fffff
 8015d5c:	3fe00000 	.word	0x3fe00000
 8015d60:	bff00000 	.word	0xbff00000
 8015d64:	9b04      	ldr	r3, [sp, #16]
 8015d66:	b333      	cbz	r3, 8015db6 <_strtod_l+0xb7e>
 8015d68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015d6a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8015d6e:	d822      	bhi.n	8015db6 <_strtod_l+0xb7e>
 8015d70:	a327      	add	r3, pc, #156	; (adr r3, 8015e10 <_strtod_l+0xbd8>)
 8015d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d76:	4630      	mov	r0, r6
 8015d78:	4639      	mov	r1, r7
 8015d7a:	f7ea fed1 	bl	8000b20 <__aeabi_dcmple>
 8015d7e:	b1a0      	cbz	r0, 8015daa <_strtod_l+0xb72>
 8015d80:	4639      	mov	r1, r7
 8015d82:	4630      	mov	r0, r6
 8015d84:	f7ea ff28 	bl	8000bd8 <__aeabi_d2uiz>
 8015d88:	2800      	cmp	r0, #0
 8015d8a:	bf08      	it	eq
 8015d8c:	2001      	moveq	r0, #1
 8015d8e:	f7ea fbd1 	bl	8000534 <__aeabi_ui2d>
 8015d92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015d94:	4606      	mov	r6, r0
 8015d96:	460f      	mov	r7, r1
 8015d98:	bb03      	cbnz	r3, 8015ddc <_strtod_l+0xba4>
 8015d9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015d9e:	9012      	str	r0, [sp, #72]	; 0x48
 8015da0:	9313      	str	r3, [sp, #76]	; 0x4c
 8015da2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8015da6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8015daa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015dac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015dae:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8015db2:	1a9b      	subs	r3, r3, r2
 8015db4:	930b      	str	r3, [sp, #44]	; 0x2c
 8015db6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8015dba:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8015dbe:	f001 fd6b 	bl	8017898 <__ulp>
 8015dc2:	4650      	mov	r0, sl
 8015dc4:	ec53 2b10 	vmov	r2, r3, d0
 8015dc8:	4659      	mov	r1, fp
 8015dca:	f7ea fc2d 	bl	8000628 <__aeabi_dmul>
 8015dce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015dd2:	f7ea fa73 	bl	80002bc <__adddf3>
 8015dd6:	4682      	mov	sl, r0
 8015dd8:	468b      	mov	fp, r1
 8015dda:	e772      	b.n	8015cc2 <_strtod_l+0xa8a>
 8015ddc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8015de0:	e7df      	b.n	8015da2 <_strtod_l+0xb6a>
 8015de2:	a30d      	add	r3, pc, #52	; (adr r3, 8015e18 <_strtod_l+0xbe0>)
 8015de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015de8:	f7ea fe90 	bl	8000b0c <__aeabi_dcmplt>
 8015dec:	e79c      	b.n	8015d28 <_strtod_l+0xaf0>
 8015dee:	2300      	movs	r3, #0
 8015df0:	930d      	str	r3, [sp, #52]	; 0x34
 8015df2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8015df4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015df6:	6013      	str	r3, [r2, #0]
 8015df8:	f7ff ba61 	b.w	80152be <_strtod_l+0x86>
 8015dfc:	2b65      	cmp	r3, #101	; 0x65
 8015dfe:	f04f 0200 	mov.w	r2, #0
 8015e02:	f43f ab4e 	beq.w	80154a2 <_strtod_l+0x26a>
 8015e06:	2101      	movs	r1, #1
 8015e08:	4614      	mov	r4, r2
 8015e0a:	9104      	str	r1, [sp, #16]
 8015e0c:	f7ff bacb 	b.w	80153a6 <_strtod_l+0x16e>
 8015e10:	ffc00000 	.word	0xffc00000
 8015e14:	41dfffff 	.word	0x41dfffff
 8015e18:	94a03595 	.word	0x94a03595
 8015e1c:	3fcfffff 	.word	0x3fcfffff

08015e20 <_strtod_r>:
 8015e20:	4b05      	ldr	r3, [pc, #20]	; (8015e38 <_strtod_r+0x18>)
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	b410      	push	{r4}
 8015e26:	6a1b      	ldr	r3, [r3, #32]
 8015e28:	4c04      	ldr	r4, [pc, #16]	; (8015e3c <_strtod_r+0x1c>)
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	bf08      	it	eq
 8015e2e:	4623      	moveq	r3, r4
 8015e30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015e34:	f7ff ba00 	b.w	8015238 <_strtod_l>
 8015e38:	2000000c 	.word	0x2000000c
 8015e3c:	20000070 	.word	0x20000070

08015e40 <_strtol_l.isra.0>:
 8015e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e44:	4680      	mov	r8, r0
 8015e46:	4689      	mov	r9, r1
 8015e48:	4692      	mov	sl, r2
 8015e4a:	461e      	mov	r6, r3
 8015e4c:	460f      	mov	r7, r1
 8015e4e:	463d      	mov	r5, r7
 8015e50:	9808      	ldr	r0, [sp, #32]
 8015e52:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015e56:	f001 fa0d 	bl	8017274 <__locale_ctype_ptr_l>
 8015e5a:	4420      	add	r0, r4
 8015e5c:	7843      	ldrb	r3, [r0, #1]
 8015e5e:	f013 0308 	ands.w	r3, r3, #8
 8015e62:	d132      	bne.n	8015eca <_strtol_l.isra.0+0x8a>
 8015e64:	2c2d      	cmp	r4, #45	; 0x2d
 8015e66:	d132      	bne.n	8015ece <_strtol_l.isra.0+0x8e>
 8015e68:	787c      	ldrb	r4, [r7, #1]
 8015e6a:	1cbd      	adds	r5, r7, #2
 8015e6c:	2201      	movs	r2, #1
 8015e6e:	2e00      	cmp	r6, #0
 8015e70:	d05d      	beq.n	8015f2e <_strtol_l.isra.0+0xee>
 8015e72:	2e10      	cmp	r6, #16
 8015e74:	d109      	bne.n	8015e8a <_strtol_l.isra.0+0x4a>
 8015e76:	2c30      	cmp	r4, #48	; 0x30
 8015e78:	d107      	bne.n	8015e8a <_strtol_l.isra.0+0x4a>
 8015e7a:	782b      	ldrb	r3, [r5, #0]
 8015e7c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8015e80:	2b58      	cmp	r3, #88	; 0x58
 8015e82:	d14f      	bne.n	8015f24 <_strtol_l.isra.0+0xe4>
 8015e84:	786c      	ldrb	r4, [r5, #1]
 8015e86:	2610      	movs	r6, #16
 8015e88:	3502      	adds	r5, #2
 8015e8a:	2a00      	cmp	r2, #0
 8015e8c:	bf14      	ite	ne
 8015e8e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8015e92:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8015e96:	2700      	movs	r7, #0
 8015e98:	fbb1 fcf6 	udiv	ip, r1, r6
 8015e9c:	4638      	mov	r0, r7
 8015e9e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8015ea2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8015ea6:	2b09      	cmp	r3, #9
 8015ea8:	d817      	bhi.n	8015eda <_strtol_l.isra.0+0x9a>
 8015eaa:	461c      	mov	r4, r3
 8015eac:	42a6      	cmp	r6, r4
 8015eae:	dd23      	ble.n	8015ef8 <_strtol_l.isra.0+0xb8>
 8015eb0:	1c7b      	adds	r3, r7, #1
 8015eb2:	d007      	beq.n	8015ec4 <_strtol_l.isra.0+0x84>
 8015eb4:	4584      	cmp	ip, r0
 8015eb6:	d31c      	bcc.n	8015ef2 <_strtol_l.isra.0+0xb2>
 8015eb8:	d101      	bne.n	8015ebe <_strtol_l.isra.0+0x7e>
 8015eba:	45a6      	cmp	lr, r4
 8015ebc:	db19      	blt.n	8015ef2 <_strtol_l.isra.0+0xb2>
 8015ebe:	fb00 4006 	mla	r0, r0, r6, r4
 8015ec2:	2701      	movs	r7, #1
 8015ec4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015ec8:	e7eb      	b.n	8015ea2 <_strtol_l.isra.0+0x62>
 8015eca:	462f      	mov	r7, r5
 8015ecc:	e7bf      	b.n	8015e4e <_strtol_l.isra.0+0xe>
 8015ece:	2c2b      	cmp	r4, #43	; 0x2b
 8015ed0:	bf04      	itt	eq
 8015ed2:	1cbd      	addeq	r5, r7, #2
 8015ed4:	787c      	ldrbeq	r4, [r7, #1]
 8015ed6:	461a      	mov	r2, r3
 8015ed8:	e7c9      	b.n	8015e6e <_strtol_l.isra.0+0x2e>
 8015eda:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8015ede:	2b19      	cmp	r3, #25
 8015ee0:	d801      	bhi.n	8015ee6 <_strtol_l.isra.0+0xa6>
 8015ee2:	3c37      	subs	r4, #55	; 0x37
 8015ee4:	e7e2      	b.n	8015eac <_strtol_l.isra.0+0x6c>
 8015ee6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8015eea:	2b19      	cmp	r3, #25
 8015eec:	d804      	bhi.n	8015ef8 <_strtol_l.isra.0+0xb8>
 8015eee:	3c57      	subs	r4, #87	; 0x57
 8015ef0:	e7dc      	b.n	8015eac <_strtol_l.isra.0+0x6c>
 8015ef2:	f04f 37ff 	mov.w	r7, #4294967295
 8015ef6:	e7e5      	b.n	8015ec4 <_strtol_l.isra.0+0x84>
 8015ef8:	1c7b      	adds	r3, r7, #1
 8015efa:	d108      	bne.n	8015f0e <_strtol_l.isra.0+0xce>
 8015efc:	2322      	movs	r3, #34	; 0x22
 8015efe:	f8c8 3000 	str.w	r3, [r8]
 8015f02:	4608      	mov	r0, r1
 8015f04:	f1ba 0f00 	cmp.w	sl, #0
 8015f08:	d107      	bne.n	8015f1a <_strtol_l.isra.0+0xda>
 8015f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f0e:	b102      	cbz	r2, 8015f12 <_strtol_l.isra.0+0xd2>
 8015f10:	4240      	negs	r0, r0
 8015f12:	f1ba 0f00 	cmp.w	sl, #0
 8015f16:	d0f8      	beq.n	8015f0a <_strtol_l.isra.0+0xca>
 8015f18:	b10f      	cbz	r7, 8015f1e <_strtol_l.isra.0+0xde>
 8015f1a:	f105 39ff 	add.w	r9, r5, #4294967295
 8015f1e:	f8ca 9000 	str.w	r9, [sl]
 8015f22:	e7f2      	b.n	8015f0a <_strtol_l.isra.0+0xca>
 8015f24:	2430      	movs	r4, #48	; 0x30
 8015f26:	2e00      	cmp	r6, #0
 8015f28:	d1af      	bne.n	8015e8a <_strtol_l.isra.0+0x4a>
 8015f2a:	2608      	movs	r6, #8
 8015f2c:	e7ad      	b.n	8015e8a <_strtol_l.isra.0+0x4a>
 8015f2e:	2c30      	cmp	r4, #48	; 0x30
 8015f30:	d0a3      	beq.n	8015e7a <_strtol_l.isra.0+0x3a>
 8015f32:	260a      	movs	r6, #10
 8015f34:	e7a9      	b.n	8015e8a <_strtol_l.isra.0+0x4a>
	...

08015f38 <_strtol_r>:
 8015f38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015f3a:	4c06      	ldr	r4, [pc, #24]	; (8015f54 <_strtol_r+0x1c>)
 8015f3c:	4d06      	ldr	r5, [pc, #24]	; (8015f58 <_strtol_r+0x20>)
 8015f3e:	6824      	ldr	r4, [r4, #0]
 8015f40:	6a24      	ldr	r4, [r4, #32]
 8015f42:	2c00      	cmp	r4, #0
 8015f44:	bf08      	it	eq
 8015f46:	462c      	moveq	r4, r5
 8015f48:	9400      	str	r4, [sp, #0]
 8015f4a:	f7ff ff79 	bl	8015e40 <_strtol_l.isra.0>
 8015f4e:	b003      	add	sp, #12
 8015f50:	bd30      	pop	{r4, r5, pc}
 8015f52:	bf00      	nop
 8015f54:	2000000c 	.word	0x2000000c
 8015f58:	20000070 	.word	0x20000070

08015f5c <_vsiprintf_r>:
 8015f5c:	b500      	push	{lr}
 8015f5e:	b09b      	sub	sp, #108	; 0x6c
 8015f60:	9100      	str	r1, [sp, #0]
 8015f62:	9104      	str	r1, [sp, #16]
 8015f64:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015f68:	9105      	str	r1, [sp, #20]
 8015f6a:	9102      	str	r1, [sp, #8]
 8015f6c:	4905      	ldr	r1, [pc, #20]	; (8015f84 <_vsiprintf_r+0x28>)
 8015f6e:	9103      	str	r1, [sp, #12]
 8015f70:	4669      	mov	r1, sp
 8015f72:	f001 fed5 	bl	8017d20 <_svfiprintf_r>
 8015f76:	9b00      	ldr	r3, [sp, #0]
 8015f78:	2200      	movs	r2, #0
 8015f7a:	701a      	strb	r2, [r3, #0]
 8015f7c:	b01b      	add	sp, #108	; 0x6c
 8015f7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8015f82:	bf00      	nop
 8015f84:	ffff0208 	.word	0xffff0208

08015f88 <vsiprintf>:
 8015f88:	4613      	mov	r3, r2
 8015f8a:	460a      	mov	r2, r1
 8015f8c:	4601      	mov	r1, r0
 8015f8e:	4802      	ldr	r0, [pc, #8]	; (8015f98 <vsiprintf+0x10>)
 8015f90:	6800      	ldr	r0, [r0, #0]
 8015f92:	f7ff bfe3 	b.w	8015f5c <_vsiprintf_r>
 8015f96:	bf00      	nop
 8015f98:	2000000c 	.word	0x2000000c

08015f9c <quorem>:
 8015f9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fa0:	6903      	ldr	r3, [r0, #16]
 8015fa2:	690c      	ldr	r4, [r1, #16]
 8015fa4:	42a3      	cmp	r3, r4
 8015fa6:	4680      	mov	r8, r0
 8015fa8:	f2c0 8082 	blt.w	80160b0 <quorem+0x114>
 8015fac:	3c01      	subs	r4, #1
 8015fae:	f101 0714 	add.w	r7, r1, #20
 8015fb2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8015fb6:	f100 0614 	add.w	r6, r0, #20
 8015fba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8015fbe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8015fc2:	eb06 030c 	add.w	r3, r6, ip
 8015fc6:	3501      	adds	r5, #1
 8015fc8:	eb07 090c 	add.w	r9, r7, ip
 8015fcc:	9301      	str	r3, [sp, #4]
 8015fce:	fbb0 f5f5 	udiv	r5, r0, r5
 8015fd2:	b395      	cbz	r5, 801603a <quorem+0x9e>
 8015fd4:	f04f 0a00 	mov.w	sl, #0
 8015fd8:	4638      	mov	r0, r7
 8015fda:	46b6      	mov	lr, r6
 8015fdc:	46d3      	mov	fp, sl
 8015fde:	f850 2b04 	ldr.w	r2, [r0], #4
 8015fe2:	b293      	uxth	r3, r2
 8015fe4:	fb05 a303 	mla	r3, r5, r3, sl
 8015fe8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015fec:	b29b      	uxth	r3, r3
 8015fee:	ebab 0303 	sub.w	r3, fp, r3
 8015ff2:	0c12      	lsrs	r2, r2, #16
 8015ff4:	f8de b000 	ldr.w	fp, [lr]
 8015ff8:	fb05 a202 	mla	r2, r5, r2, sl
 8015ffc:	fa13 f38b 	uxtah	r3, r3, fp
 8016000:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8016004:	fa1f fb82 	uxth.w	fp, r2
 8016008:	f8de 2000 	ldr.w	r2, [lr]
 801600c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8016010:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016014:	b29b      	uxth	r3, r3
 8016016:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801601a:	4581      	cmp	r9, r0
 801601c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016020:	f84e 3b04 	str.w	r3, [lr], #4
 8016024:	d2db      	bcs.n	8015fde <quorem+0x42>
 8016026:	f856 300c 	ldr.w	r3, [r6, ip]
 801602a:	b933      	cbnz	r3, 801603a <quorem+0x9e>
 801602c:	9b01      	ldr	r3, [sp, #4]
 801602e:	3b04      	subs	r3, #4
 8016030:	429e      	cmp	r6, r3
 8016032:	461a      	mov	r2, r3
 8016034:	d330      	bcc.n	8016098 <quorem+0xfc>
 8016036:	f8c8 4010 	str.w	r4, [r8, #16]
 801603a:	4640      	mov	r0, r8
 801603c:	f001 fbb4 	bl	80177a8 <__mcmp>
 8016040:	2800      	cmp	r0, #0
 8016042:	db25      	blt.n	8016090 <quorem+0xf4>
 8016044:	3501      	adds	r5, #1
 8016046:	4630      	mov	r0, r6
 8016048:	f04f 0c00 	mov.w	ip, #0
 801604c:	f857 2b04 	ldr.w	r2, [r7], #4
 8016050:	f8d0 e000 	ldr.w	lr, [r0]
 8016054:	b293      	uxth	r3, r2
 8016056:	ebac 0303 	sub.w	r3, ip, r3
 801605a:	0c12      	lsrs	r2, r2, #16
 801605c:	fa13 f38e 	uxtah	r3, r3, lr
 8016060:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016064:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016068:	b29b      	uxth	r3, r3
 801606a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801606e:	45b9      	cmp	r9, r7
 8016070:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016074:	f840 3b04 	str.w	r3, [r0], #4
 8016078:	d2e8      	bcs.n	801604c <quorem+0xb0>
 801607a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801607e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8016082:	b92a      	cbnz	r2, 8016090 <quorem+0xf4>
 8016084:	3b04      	subs	r3, #4
 8016086:	429e      	cmp	r6, r3
 8016088:	461a      	mov	r2, r3
 801608a:	d30b      	bcc.n	80160a4 <quorem+0x108>
 801608c:	f8c8 4010 	str.w	r4, [r8, #16]
 8016090:	4628      	mov	r0, r5
 8016092:	b003      	add	sp, #12
 8016094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016098:	6812      	ldr	r2, [r2, #0]
 801609a:	3b04      	subs	r3, #4
 801609c:	2a00      	cmp	r2, #0
 801609e:	d1ca      	bne.n	8016036 <quorem+0x9a>
 80160a0:	3c01      	subs	r4, #1
 80160a2:	e7c5      	b.n	8016030 <quorem+0x94>
 80160a4:	6812      	ldr	r2, [r2, #0]
 80160a6:	3b04      	subs	r3, #4
 80160a8:	2a00      	cmp	r2, #0
 80160aa:	d1ef      	bne.n	801608c <quorem+0xf0>
 80160ac:	3c01      	subs	r4, #1
 80160ae:	e7ea      	b.n	8016086 <quorem+0xea>
 80160b0:	2000      	movs	r0, #0
 80160b2:	e7ee      	b.n	8016092 <quorem+0xf6>
 80160b4:	0000      	movs	r0, r0
	...

080160b8 <_dtoa_r>:
 80160b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160bc:	ec57 6b10 	vmov	r6, r7, d0
 80160c0:	b097      	sub	sp, #92	; 0x5c
 80160c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80160c4:	9106      	str	r1, [sp, #24]
 80160c6:	4604      	mov	r4, r0
 80160c8:	920b      	str	r2, [sp, #44]	; 0x2c
 80160ca:	9312      	str	r3, [sp, #72]	; 0x48
 80160cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80160d0:	e9cd 6700 	strd	r6, r7, [sp]
 80160d4:	b93d      	cbnz	r5, 80160e6 <_dtoa_r+0x2e>
 80160d6:	2010      	movs	r0, #16
 80160d8:	f001 f8ee 	bl	80172b8 <malloc>
 80160dc:	6260      	str	r0, [r4, #36]	; 0x24
 80160de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80160e2:	6005      	str	r5, [r0, #0]
 80160e4:	60c5      	str	r5, [r0, #12]
 80160e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80160e8:	6819      	ldr	r1, [r3, #0]
 80160ea:	b151      	cbz	r1, 8016102 <_dtoa_r+0x4a>
 80160ec:	685a      	ldr	r2, [r3, #4]
 80160ee:	604a      	str	r2, [r1, #4]
 80160f0:	2301      	movs	r3, #1
 80160f2:	4093      	lsls	r3, r2
 80160f4:	608b      	str	r3, [r1, #8]
 80160f6:	4620      	mov	r0, r4
 80160f8:	f001 f937 	bl	801736a <_Bfree>
 80160fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80160fe:	2200      	movs	r2, #0
 8016100:	601a      	str	r2, [r3, #0]
 8016102:	1e3b      	subs	r3, r7, #0
 8016104:	bfbb      	ittet	lt
 8016106:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801610a:	9301      	strlt	r3, [sp, #4]
 801610c:	2300      	movge	r3, #0
 801610e:	2201      	movlt	r2, #1
 8016110:	bfac      	ite	ge
 8016112:	f8c8 3000 	strge.w	r3, [r8]
 8016116:	f8c8 2000 	strlt.w	r2, [r8]
 801611a:	4baf      	ldr	r3, [pc, #700]	; (80163d8 <_dtoa_r+0x320>)
 801611c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016120:	ea33 0308 	bics.w	r3, r3, r8
 8016124:	d114      	bne.n	8016150 <_dtoa_r+0x98>
 8016126:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016128:	f242 730f 	movw	r3, #9999	; 0x270f
 801612c:	6013      	str	r3, [r2, #0]
 801612e:	9b00      	ldr	r3, [sp, #0]
 8016130:	b923      	cbnz	r3, 801613c <_dtoa_r+0x84>
 8016132:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8016136:	2800      	cmp	r0, #0
 8016138:	f000 8542 	beq.w	8016bc0 <_dtoa_r+0xb08>
 801613c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801613e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80163ec <_dtoa_r+0x334>
 8016142:	2b00      	cmp	r3, #0
 8016144:	f000 8544 	beq.w	8016bd0 <_dtoa_r+0xb18>
 8016148:	f10b 0303 	add.w	r3, fp, #3
 801614c:	f000 bd3e 	b.w	8016bcc <_dtoa_r+0xb14>
 8016150:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016154:	2200      	movs	r2, #0
 8016156:	2300      	movs	r3, #0
 8016158:	4630      	mov	r0, r6
 801615a:	4639      	mov	r1, r7
 801615c:	f7ea fccc 	bl	8000af8 <__aeabi_dcmpeq>
 8016160:	4681      	mov	r9, r0
 8016162:	b168      	cbz	r0, 8016180 <_dtoa_r+0xc8>
 8016164:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016166:	2301      	movs	r3, #1
 8016168:	6013      	str	r3, [r2, #0]
 801616a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801616c:	2b00      	cmp	r3, #0
 801616e:	f000 8524 	beq.w	8016bba <_dtoa_r+0xb02>
 8016172:	4b9a      	ldr	r3, [pc, #616]	; (80163dc <_dtoa_r+0x324>)
 8016174:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016176:	f103 3bff 	add.w	fp, r3, #4294967295
 801617a:	6013      	str	r3, [r2, #0]
 801617c:	f000 bd28 	b.w	8016bd0 <_dtoa_r+0xb18>
 8016180:	aa14      	add	r2, sp, #80	; 0x50
 8016182:	a915      	add	r1, sp, #84	; 0x54
 8016184:	ec47 6b10 	vmov	d0, r6, r7
 8016188:	4620      	mov	r0, r4
 801618a:	f001 fbfb 	bl	8017984 <__d2b>
 801618e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8016192:	9004      	str	r0, [sp, #16]
 8016194:	2d00      	cmp	r5, #0
 8016196:	d07c      	beq.n	8016292 <_dtoa_r+0x1da>
 8016198:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801619c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80161a0:	46b2      	mov	sl, r6
 80161a2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80161a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80161aa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80161ae:	2200      	movs	r2, #0
 80161b0:	4b8b      	ldr	r3, [pc, #556]	; (80163e0 <_dtoa_r+0x328>)
 80161b2:	4650      	mov	r0, sl
 80161b4:	4659      	mov	r1, fp
 80161b6:	f7ea f87f 	bl	80002b8 <__aeabi_dsub>
 80161ba:	a381      	add	r3, pc, #516	; (adr r3, 80163c0 <_dtoa_r+0x308>)
 80161bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161c0:	f7ea fa32 	bl	8000628 <__aeabi_dmul>
 80161c4:	a380      	add	r3, pc, #512	; (adr r3, 80163c8 <_dtoa_r+0x310>)
 80161c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161ca:	f7ea f877 	bl	80002bc <__adddf3>
 80161ce:	4606      	mov	r6, r0
 80161d0:	4628      	mov	r0, r5
 80161d2:	460f      	mov	r7, r1
 80161d4:	f7ea f9be 	bl	8000554 <__aeabi_i2d>
 80161d8:	a37d      	add	r3, pc, #500	; (adr r3, 80163d0 <_dtoa_r+0x318>)
 80161da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161de:	f7ea fa23 	bl	8000628 <__aeabi_dmul>
 80161e2:	4602      	mov	r2, r0
 80161e4:	460b      	mov	r3, r1
 80161e6:	4630      	mov	r0, r6
 80161e8:	4639      	mov	r1, r7
 80161ea:	f7ea f867 	bl	80002bc <__adddf3>
 80161ee:	4606      	mov	r6, r0
 80161f0:	460f      	mov	r7, r1
 80161f2:	f7ea fcc9 	bl	8000b88 <__aeabi_d2iz>
 80161f6:	2200      	movs	r2, #0
 80161f8:	4682      	mov	sl, r0
 80161fa:	2300      	movs	r3, #0
 80161fc:	4630      	mov	r0, r6
 80161fe:	4639      	mov	r1, r7
 8016200:	f7ea fc84 	bl	8000b0c <__aeabi_dcmplt>
 8016204:	b148      	cbz	r0, 801621a <_dtoa_r+0x162>
 8016206:	4650      	mov	r0, sl
 8016208:	f7ea f9a4 	bl	8000554 <__aeabi_i2d>
 801620c:	4632      	mov	r2, r6
 801620e:	463b      	mov	r3, r7
 8016210:	f7ea fc72 	bl	8000af8 <__aeabi_dcmpeq>
 8016214:	b908      	cbnz	r0, 801621a <_dtoa_r+0x162>
 8016216:	f10a 3aff 	add.w	sl, sl, #4294967295
 801621a:	f1ba 0f16 	cmp.w	sl, #22
 801621e:	d859      	bhi.n	80162d4 <_dtoa_r+0x21c>
 8016220:	4970      	ldr	r1, [pc, #448]	; (80163e4 <_dtoa_r+0x32c>)
 8016222:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8016226:	e9dd 2300 	ldrd	r2, r3, [sp]
 801622a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801622e:	f7ea fc8b 	bl	8000b48 <__aeabi_dcmpgt>
 8016232:	2800      	cmp	r0, #0
 8016234:	d050      	beq.n	80162d8 <_dtoa_r+0x220>
 8016236:	f10a 3aff 	add.w	sl, sl, #4294967295
 801623a:	2300      	movs	r3, #0
 801623c:	930f      	str	r3, [sp, #60]	; 0x3c
 801623e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016240:	1b5d      	subs	r5, r3, r5
 8016242:	f1b5 0801 	subs.w	r8, r5, #1
 8016246:	bf49      	itett	mi
 8016248:	f1c5 0301 	rsbmi	r3, r5, #1
 801624c:	2300      	movpl	r3, #0
 801624e:	9305      	strmi	r3, [sp, #20]
 8016250:	f04f 0800 	movmi.w	r8, #0
 8016254:	bf58      	it	pl
 8016256:	9305      	strpl	r3, [sp, #20]
 8016258:	f1ba 0f00 	cmp.w	sl, #0
 801625c:	db3e      	blt.n	80162dc <_dtoa_r+0x224>
 801625e:	2300      	movs	r3, #0
 8016260:	44d0      	add	r8, sl
 8016262:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8016266:	9307      	str	r3, [sp, #28]
 8016268:	9b06      	ldr	r3, [sp, #24]
 801626a:	2b09      	cmp	r3, #9
 801626c:	f200 8090 	bhi.w	8016390 <_dtoa_r+0x2d8>
 8016270:	2b05      	cmp	r3, #5
 8016272:	bfc4      	itt	gt
 8016274:	3b04      	subgt	r3, #4
 8016276:	9306      	strgt	r3, [sp, #24]
 8016278:	9b06      	ldr	r3, [sp, #24]
 801627a:	f1a3 0302 	sub.w	r3, r3, #2
 801627e:	bfcc      	ite	gt
 8016280:	2500      	movgt	r5, #0
 8016282:	2501      	movle	r5, #1
 8016284:	2b03      	cmp	r3, #3
 8016286:	f200 808f 	bhi.w	80163a8 <_dtoa_r+0x2f0>
 801628a:	e8df f003 	tbb	[pc, r3]
 801628e:	7f7d      	.short	0x7f7d
 8016290:	7131      	.short	0x7131
 8016292:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8016296:	441d      	add	r5, r3
 8016298:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801629c:	2820      	cmp	r0, #32
 801629e:	dd13      	ble.n	80162c8 <_dtoa_r+0x210>
 80162a0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80162a4:	9b00      	ldr	r3, [sp, #0]
 80162a6:	fa08 f800 	lsl.w	r8, r8, r0
 80162aa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80162ae:	fa23 f000 	lsr.w	r0, r3, r0
 80162b2:	ea48 0000 	orr.w	r0, r8, r0
 80162b6:	f7ea f93d 	bl	8000534 <__aeabi_ui2d>
 80162ba:	2301      	movs	r3, #1
 80162bc:	4682      	mov	sl, r0
 80162be:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80162c2:	3d01      	subs	r5, #1
 80162c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80162c6:	e772      	b.n	80161ae <_dtoa_r+0xf6>
 80162c8:	9b00      	ldr	r3, [sp, #0]
 80162ca:	f1c0 0020 	rsb	r0, r0, #32
 80162ce:	fa03 f000 	lsl.w	r0, r3, r0
 80162d2:	e7f0      	b.n	80162b6 <_dtoa_r+0x1fe>
 80162d4:	2301      	movs	r3, #1
 80162d6:	e7b1      	b.n	801623c <_dtoa_r+0x184>
 80162d8:	900f      	str	r0, [sp, #60]	; 0x3c
 80162da:	e7b0      	b.n	801623e <_dtoa_r+0x186>
 80162dc:	9b05      	ldr	r3, [sp, #20]
 80162de:	eba3 030a 	sub.w	r3, r3, sl
 80162e2:	9305      	str	r3, [sp, #20]
 80162e4:	f1ca 0300 	rsb	r3, sl, #0
 80162e8:	9307      	str	r3, [sp, #28]
 80162ea:	2300      	movs	r3, #0
 80162ec:	930e      	str	r3, [sp, #56]	; 0x38
 80162ee:	e7bb      	b.n	8016268 <_dtoa_r+0x1b0>
 80162f0:	2301      	movs	r3, #1
 80162f2:	930a      	str	r3, [sp, #40]	; 0x28
 80162f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	dd59      	ble.n	80163ae <_dtoa_r+0x2f6>
 80162fa:	9302      	str	r3, [sp, #8]
 80162fc:	4699      	mov	r9, r3
 80162fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016300:	2200      	movs	r2, #0
 8016302:	6072      	str	r2, [r6, #4]
 8016304:	2204      	movs	r2, #4
 8016306:	f102 0014 	add.w	r0, r2, #20
 801630a:	4298      	cmp	r0, r3
 801630c:	6871      	ldr	r1, [r6, #4]
 801630e:	d953      	bls.n	80163b8 <_dtoa_r+0x300>
 8016310:	4620      	mov	r0, r4
 8016312:	f000 fff6 	bl	8017302 <_Balloc>
 8016316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016318:	6030      	str	r0, [r6, #0]
 801631a:	f1b9 0f0e 	cmp.w	r9, #14
 801631e:	f8d3 b000 	ldr.w	fp, [r3]
 8016322:	f200 80e6 	bhi.w	80164f2 <_dtoa_r+0x43a>
 8016326:	2d00      	cmp	r5, #0
 8016328:	f000 80e3 	beq.w	80164f2 <_dtoa_r+0x43a>
 801632c:	ed9d 7b00 	vldr	d7, [sp]
 8016330:	f1ba 0f00 	cmp.w	sl, #0
 8016334:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8016338:	dd74      	ble.n	8016424 <_dtoa_r+0x36c>
 801633a:	4a2a      	ldr	r2, [pc, #168]	; (80163e4 <_dtoa_r+0x32c>)
 801633c:	f00a 030f 	and.w	r3, sl, #15
 8016340:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016344:	ed93 7b00 	vldr	d7, [r3]
 8016348:	ea4f 162a 	mov.w	r6, sl, asr #4
 801634c:	06f0      	lsls	r0, r6, #27
 801634e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016352:	d565      	bpl.n	8016420 <_dtoa_r+0x368>
 8016354:	4b24      	ldr	r3, [pc, #144]	; (80163e8 <_dtoa_r+0x330>)
 8016356:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801635a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801635e:	f7ea fa8d 	bl	800087c <__aeabi_ddiv>
 8016362:	e9cd 0100 	strd	r0, r1, [sp]
 8016366:	f006 060f 	and.w	r6, r6, #15
 801636a:	2503      	movs	r5, #3
 801636c:	4f1e      	ldr	r7, [pc, #120]	; (80163e8 <_dtoa_r+0x330>)
 801636e:	e04c      	b.n	801640a <_dtoa_r+0x352>
 8016370:	2301      	movs	r3, #1
 8016372:	930a      	str	r3, [sp, #40]	; 0x28
 8016374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016376:	4453      	add	r3, sl
 8016378:	f103 0901 	add.w	r9, r3, #1
 801637c:	9302      	str	r3, [sp, #8]
 801637e:	464b      	mov	r3, r9
 8016380:	2b01      	cmp	r3, #1
 8016382:	bfb8      	it	lt
 8016384:	2301      	movlt	r3, #1
 8016386:	e7ba      	b.n	80162fe <_dtoa_r+0x246>
 8016388:	2300      	movs	r3, #0
 801638a:	e7b2      	b.n	80162f2 <_dtoa_r+0x23a>
 801638c:	2300      	movs	r3, #0
 801638e:	e7f0      	b.n	8016372 <_dtoa_r+0x2ba>
 8016390:	2501      	movs	r5, #1
 8016392:	2300      	movs	r3, #0
 8016394:	9306      	str	r3, [sp, #24]
 8016396:	950a      	str	r5, [sp, #40]	; 0x28
 8016398:	f04f 33ff 	mov.w	r3, #4294967295
 801639c:	9302      	str	r3, [sp, #8]
 801639e:	4699      	mov	r9, r3
 80163a0:	2200      	movs	r2, #0
 80163a2:	2312      	movs	r3, #18
 80163a4:	920b      	str	r2, [sp, #44]	; 0x2c
 80163a6:	e7aa      	b.n	80162fe <_dtoa_r+0x246>
 80163a8:	2301      	movs	r3, #1
 80163aa:	930a      	str	r3, [sp, #40]	; 0x28
 80163ac:	e7f4      	b.n	8016398 <_dtoa_r+0x2e0>
 80163ae:	2301      	movs	r3, #1
 80163b0:	9302      	str	r3, [sp, #8]
 80163b2:	4699      	mov	r9, r3
 80163b4:	461a      	mov	r2, r3
 80163b6:	e7f5      	b.n	80163a4 <_dtoa_r+0x2ec>
 80163b8:	3101      	adds	r1, #1
 80163ba:	6071      	str	r1, [r6, #4]
 80163bc:	0052      	lsls	r2, r2, #1
 80163be:	e7a2      	b.n	8016306 <_dtoa_r+0x24e>
 80163c0:	636f4361 	.word	0x636f4361
 80163c4:	3fd287a7 	.word	0x3fd287a7
 80163c8:	8b60c8b3 	.word	0x8b60c8b3
 80163cc:	3fc68a28 	.word	0x3fc68a28
 80163d0:	509f79fb 	.word	0x509f79fb
 80163d4:	3fd34413 	.word	0x3fd34413
 80163d8:	7ff00000 	.word	0x7ff00000
 80163dc:	08018edc 	.word	0x08018edc
 80163e0:	3ff80000 	.word	0x3ff80000
 80163e4:	08018de0 	.word	0x08018de0
 80163e8:	08018db8 	.word	0x08018db8
 80163ec:	08018da9 	.word	0x08018da9
 80163f0:	07f1      	lsls	r1, r6, #31
 80163f2:	d508      	bpl.n	8016406 <_dtoa_r+0x34e>
 80163f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80163f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80163fc:	f7ea f914 	bl	8000628 <__aeabi_dmul>
 8016400:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016404:	3501      	adds	r5, #1
 8016406:	1076      	asrs	r6, r6, #1
 8016408:	3708      	adds	r7, #8
 801640a:	2e00      	cmp	r6, #0
 801640c:	d1f0      	bne.n	80163f0 <_dtoa_r+0x338>
 801640e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016412:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016416:	f7ea fa31 	bl	800087c <__aeabi_ddiv>
 801641a:	e9cd 0100 	strd	r0, r1, [sp]
 801641e:	e01a      	b.n	8016456 <_dtoa_r+0x39e>
 8016420:	2502      	movs	r5, #2
 8016422:	e7a3      	b.n	801636c <_dtoa_r+0x2b4>
 8016424:	f000 80a0 	beq.w	8016568 <_dtoa_r+0x4b0>
 8016428:	f1ca 0600 	rsb	r6, sl, #0
 801642c:	4b9f      	ldr	r3, [pc, #636]	; (80166ac <_dtoa_r+0x5f4>)
 801642e:	4fa0      	ldr	r7, [pc, #640]	; (80166b0 <_dtoa_r+0x5f8>)
 8016430:	f006 020f 	and.w	r2, r6, #15
 8016434:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016438:	e9d3 2300 	ldrd	r2, r3, [r3]
 801643c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016440:	f7ea f8f2 	bl	8000628 <__aeabi_dmul>
 8016444:	e9cd 0100 	strd	r0, r1, [sp]
 8016448:	1136      	asrs	r6, r6, #4
 801644a:	2300      	movs	r3, #0
 801644c:	2502      	movs	r5, #2
 801644e:	2e00      	cmp	r6, #0
 8016450:	d17f      	bne.n	8016552 <_dtoa_r+0x49a>
 8016452:	2b00      	cmp	r3, #0
 8016454:	d1e1      	bne.n	801641a <_dtoa_r+0x362>
 8016456:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016458:	2b00      	cmp	r3, #0
 801645a:	f000 8087 	beq.w	801656c <_dtoa_r+0x4b4>
 801645e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016462:	2200      	movs	r2, #0
 8016464:	4b93      	ldr	r3, [pc, #588]	; (80166b4 <_dtoa_r+0x5fc>)
 8016466:	4630      	mov	r0, r6
 8016468:	4639      	mov	r1, r7
 801646a:	f7ea fb4f 	bl	8000b0c <__aeabi_dcmplt>
 801646e:	2800      	cmp	r0, #0
 8016470:	d07c      	beq.n	801656c <_dtoa_r+0x4b4>
 8016472:	f1b9 0f00 	cmp.w	r9, #0
 8016476:	d079      	beq.n	801656c <_dtoa_r+0x4b4>
 8016478:	9b02      	ldr	r3, [sp, #8]
 801647a:	2b00      	cmp	r3, #0
 801647c:	dd35      	ble.n	80164ea <_dtoa_r+0x432>
 801647e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8016482:	9308      	str	r3, [sp, #32]
 8016484:	4639      	mov	r1, r7
 8016486:	2200      	movs	r2, #0
 8016488:	4b8b      	ldr	r3, [pc, #556]	; (80166b8 <_dtoa_r+0x600>)
 801648a:	4630      	mov	r0, r6
 801648c:	f7ea f8cc 	bl	8000628 <__aeabi_dmul>
 8016490:	e9cd 0100 	strd	r0, r1, [sp]
 8016494:	9f02      	ldr	r7, [sp, #8]
 8016496:	3501      	adds	r5, #1
 8016498:	4628      	mov	r0, r5
 801649a:	f7ea f85b 	bl	8000554 <__aeabi_i2d>
 801649e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80164a2:	f7ea f8c1 	bl	8000628 <__aeabi_dmul>
 80164a6:	2200      	movs	r2, #0
 80164a8:	4b84      	ldr	r3, [pc, #528]	; (80166bc <_dtoa_r+0x604>)
 80164aa:	f7e9 ff07 	bl	80002bc <__adddf3>
 80164ae:	4605      	mov	r5, r0
 80164b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80164b4:	2f00      	cmp	r7, #0
 80164b6:	d15d      	bne.n	8016574 <_dtoa_r+0x4bc>
 80164b8:	2200      	movs	r2, #0
 80164ba:	4b81      	ldr	r3, [pc, #516]	; (80166c0 <_dtoa_r+0x608>)
 80164bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80164c0:	f7e9 fefa 	bl	80002b8 <__aeabi_dsub>
 80164c4:	462a      	mov	r2, r5
 80164c6:	4633      	mov	r3, r6
 80164c8:	e9cd 0100 	strd	r0, r1, [sp]
 80164cc:	f7ea fb3c 	bl	8000b48 <__aeabi_dcmpgt>
 80164d0:	2800      	cmp	r0, #0
 80164d2:	f040 8288 	bne.w	80169e6 <_dtoa_r+0x92e>
 80164d6:	462a      	mov	r2, r5
 80164d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80164dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80164e0:	f7ea fb14 	bl	8000b0c <__aeabi_dcmplt>
 80164e4:	2800      	cmp	r0, #0
 80164e6:	f040 827c 	bne.w	80169e2 <_dtoa_r+0x92a>
 80164ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80164ee:	e9cd 2300 	strd	r2, r3, [sp]
 80164f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80164f4:	2b00      	cmp	r3, #0
 80164f6:	f2c0 8150 	blt.w	801679a <_dtoa_r+0x6e2>
 80164fa:	f1ba 0f0e 	cmp.w	sl, #14
 80164fe:	f300 814c 	bgt.w	801679a <_dtoa_r+0x6e2>
 8016502:	4b6a      	ldr	r3, [pc, #424]	; (80166ac <_dtoa_r+0x5f4>)
 8016504:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8016508:	ed93 7b00 	vldr	d7, [r3]
 801650c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801650e:	2b00      	cmp	r3, #0
 8016510:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016514:	f280 80d8 	bge.w	80166c8 <_dtoa_r+0x610>
 8016518:	f1b9 0f00 	cmp.w	r9, #0
 801651c:	f300 80d4 	bgt.w	80166c8 <_dtoa_r+0x610>
 8016520:	f040 825e 	bne.w	80169e0 <_dtoa_r+0x928>
 8016524:	2200      	movs	r2, #0
 8016526:	4b66      	ldr	r3, [pc, #408]	; (80166c0 <_dtoa_r+0x608>)
 8016528:	ec51 0b17 	vmov	r0, r1, d7
 801652c:	f7ea f87c 	bl	8000628 <__aeabi_dmul>
 8016530:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016534:	f7ea fafe 	bl	8000b34 <__aeabi_dcmpge>
 8016538:	464f      	mov	r7, r9
 801653a:	464e      	mov	r6, r9
 801653c:	2800      	cmp	r0, #0
 801653e:	f040 8234 	bne.w	80169aa <_dtoa_r+0x8f2>
 8016542:	2331      	movs	r3, #49	; 0x31
 8016544:	f10b 0501 	add.w	r5, fp, #1
 8016548:	f88b 3000 	strb.w	r3, [fp]
 801654c:	f10a 0a01 	add.w	sl, sl, #1
 8016550:	e22f      	b.n	80169b2 <_dtoa_r+0x8fa>
 8016552:	07f2      	lsls	r2, r6, #31
 8016554:	d505      	bpl.n	8016562 <_dtoa_r+0x4aa>
 8016556:	e9d7 2300 	ldrd	r2, r3, [r7]
 801655a:	f7ea f865 	bl	8000628 <__aeabi_dmul>
 801655e:	3501      	adds	r5, #1
 8016560:	2301      	movs	r3, #1
 8016562:	1076      	asrs	r6, r6, #1
 8016564:	3708      	adds	r7, #8
 8016566:	e772      	b.n	801644e <_dtoa_r+0x396>
 8016568:	2502      	movs	r5, #2
 801656a:	e774      	b.n	8016456 <_dtoa_r+0x39e>
 801656c:	f8cd a020 	str.w	sl, [sp, #32]
 8016570:	464f      	mov	r7, r9
 8016572:	e791      	b.n	8016498 <_dtoa_r+0x3e0>
 8016574:	4b4d      	ldr	r3, [pc, #308]	; (80166ac <_dtoa_r+0x5f4>)
 8016576:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801657a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801657e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016580:	2b00      	cmp	r3, #0
 8016582:	d047      	beq.n	8016614 <_dtoa_r+0x55c>
 8016584:	4602      	mov	r2, r0
 8016586:	460b      	mov	r3, r1
 8016588:	2000      	movs	r0, #0
 801658a:	494e      	ldr	r1, [pc, #312]	; (80166c4 <_dtoa_r+0x60c>)
 801658c:	f7ea f976 	bl	800087c <__aeabi_ddiv>
 8016590:	462a      	mov	r2, r5
 8016592:	4633      	mov	r3, r6
 8016594:	f7e9 fe90 	bl	80002b8 <__aeabi_dsub>
 8016598:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801659c:	465d      	mov	r5, fp
 801659e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80165a2:	f7ea faf1 	bl	8000b88 <__aeabi_d2iz>
 80165a6:	4606      	mov	r6, r0
 80165a8:	f7e9 ffd4 	bl	8000554 <__aeabi_i2d>
 80165ac:	4602      	mov	r2, r0
 80165ae:	460b      	mov	r3, r1
 80165b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80165b4:	f7e9 fe80 	bl	80002b8 <__aeabi_dsub>
 80165b8:	3630      	adds	r6, #48	; 0x30
 80165ba:	f805 6b01 	strb.w	r6, [r5], #1
 80165be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80165c2:	e9cd 0100 	strd	r0, r1, [sp]
 80165c6:	f7ea faa1 	bl	8000b0c <__aeabi_dcmplt>
 80165ca:	2800      	cmp	r0, #0
 80165cc:	d163      	bne.n	8016696 <_dtoa_r+0x5de>
 80165ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80165d2:	2000      	movs	r0, #0
 80165d4:	4937      	ldr	r1, [pc, #220]	; (80166b4 <_dtoa_r+0x5fc>)
 80165d6:	f7e9 fe6f 	bl	80002b8 <__aeabi_dsub>
 80165da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80165de:	f7ea fa95 	bl	8000b0c <__aeabi_dcmplt>
 80165e2:	2800      	cmp	r0, #0
 80165e4:	f040 80b7 	bne.w	8016756 <_dtoa_r+0x69e>
 80165e8:	eba5 030b 	sub.w	r3, r5, fp
 80165ec:	429f      	cmp	r7, r3
 80165ee:	f77f af7c 	ble.w	80164ea <_dtoa_r+0x432>
 80165f2:	2200      	movs	r2, #0
 80165f4:	4b30      	ldr	r3, [pc, #192]	; (80166b8 <_dtoa_r+0x600>)
 80165f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80165fa:	f7ea f815 	bl	8000628 <__aeabi_dmul>
 80165fe:	2200      	movs	r2, #0
 8016600:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016604:	4b2c      	ldr	r3, [pc, #176]	; (80166b8 <_dtoa_r+0x600>)
 8016606:	e9dd 0100 	ldrd	r0, r1, [sp]
 801660a:	f7ea f80d 	bl	8000628 <__aeabi_dmul>
 801660e:	e9cd 0100 	strd	r0, r1, [sp]
 8016612:	e7c4      	b.n	801659e <_dtoa_r+0x4e6>
 8016614:	462a      	mov	r2, r5
 8016616:	4633      	mov	r3, r6
 8016618:	f7ea f806 	bl	8000628 <__aeabi_dmul>
 801661c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8016620:	eb0b 0507 	add.w	r5, fp, r7
 8016624:	465e      	mov	r6, fp
 8016626:	e9dd 0100 	ldrd	r0, r1, [sp]
 801662a:	f7ea faad 	bl	8000b88 <__aeabi_d2iz>
 801662e:	4607      	mov	r7, r0
 8016630:	f7e9 ff90 	bl	8000554 <__aeabi_i2d>
 8016634:	3730      	adds	r7, #48	; 0x30
 8016636:	4602      	mov	r2, r0
 8016638:	460b      	mov	r3, r1
 801663a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801663e:	f7e9 fe3b 	bl	80002b8 <__aeabi_dsub>
 8016642:	f806 7b01 	strb.w	r7, [r6], #1
 8016646:	42ae      	cmp	r6, r5
 8016648:	e9cd 0100 	strd	r0, r1, [sp]
 801664c:	f04f 0200 	mov.w	r2, #0
 8016650:	d126      	bne.n	80166a0 <_dtoa_r+0x5e8>
 8016652:	4b1c      	ldr	r3, [pc, #112]	; (80166c4 <_dtoa_r+0x60c>)
 8016654:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016658:	f7e9 fe30 	bl	80002bc <__adddf3>
 801665c:	4602      	mov	r2, r0
 801665e:	460b      	mov	r3, r1
 8016660:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016664:	f7ea fa70 	bl	8000b48 <__aeabi_dcmpgt>
 8016668:	2800      	cmp	r0, #0
 801666a:	d174      	bne.n	8016756 <_dtoa_r+0x69e>
 801666c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8016670:	2000      	movs	r0, #0
 8016672:	4914      	ldr	r1, [pc, #80]	; (80166c4 <_dtoa_r+0x60c>)
 8016674:	f7e9 fe20 	bl	80002b8 <__aeabi_dsub>
 8016678:	4602      	mov	r2, r0
 801667a:	460b      	mov	r3, r1
 801667c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016680:	f7ea fa44 	bl	8000b0c <__aeabi_dcmplt>
 8016684:	2800      	cmp	r0, #0
 8016686:	f43f af30 	beq.w	80164ea <_dtoa_r+0x432>
 801668a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801668e:	2b30      	cmp	r3, #48	; 0x30
 8016690:	f105 32ff 	add.w	r2, r5, #4294967295
 8016694:	d002      	beq.n	801669c <_dtoa_r+0x5e4>
 8016696:	f8dd a020 	ldr.w	sl, [sp, #32]
 801669a:	e04a      	b.n	8016732 <_dtoa_r+0x67a>
 801669c:	4615      	mov	r5, r2
 801669e:	e7f4      	b.n	801668a <_dtoa_r+0x5d2>
 80166a0:	4b05      	ldr	r3, [pc, #20]	; (80166b8 <_dtoa_r+0x600>)
 80166a2:	f7e9 ffc1 	bl	8000628 <__aeabi_dmul>
 80166a6:	e9cd 0100 	strd	r0, r1, [sp]
 80166aa:	e7bc      	b.n	8016626 <_dtoa_r+0x56e>
 80166ac:	08018de0 	.word	0x08018de0
 80166b0:	08018db8 	.word	0x08018db8
 80166b4:	3ff00000 	.word	0x3ff00000
 80166b8:	40240000 	.word	0x40240000
 80166bc:	401c0000 	.word	0x401c0000
 80166c0:	40140000 	.word	0x40140000
 80166c4:	3fe00000 	.word	0x3fe00000
 80166c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80166cc:	465d      	mov	r5, fp
 80166ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80166d2:	4630      	mov	r0, r6
 80166d4:	4639      	mov	r1, r7
 80166d6:	f7ea f8d1 	bl	800087c <__aeabi_ddiv>
 80166da:	f7ea fa55 	bl	8000b88 <__aeabi_d2iz>
 80166de:	4680      	mov	r8, r0
 80166e0:	f7e9 ff38 	bl	8000554 <__aeabi_i2d>
 80166e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80166e8:	f7e9 ff9e 	bl	8000628 <__aeabi_dmul>
 80166ec:	4602      	mov	r2, r0
 80166ee:	460b      	mov	r3, r1
 80166f0:	4630      	mov	r0, r6
 80166f2:	4639      	mov	r1, r7
 80166f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80166f8:	f7e9 fdde 	bl	80002b8 <__aeabi_dsub>
 80166fc:	f805 6b01 	strb.w	r6, [r5], #1
 8016700:	eba5 060b 	sub.w	r6, r5, fp
 8016704:	45b1      	cmp	r9, r6
 8016706:	4602      	mov	r2, r0
 8016708:	460b      	mov	r3, r1
 801670a:	d139      	bne.n	8016780 <_dtoa_r+0x6c8>
 801670c:	f7e9 fdd6 	bl	80002bc <__adddf3>
 8016710:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016714:	4606      	mov	r6, r0
 8016716:	460f      	mov	r7, r1
 8016718:	f7ea fa16 	bl	8000b48 <__aeabi_dcmpgt>
 801671c:	b9c8      	cbnz	r0, 8016752 <_dtoa_r+0x69a>
 801671e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016722:	4630      	mov	r0, r6
 8016724:	4639      	mov	r1, r7
 8016726:	f7ea f9e7 	bl	8000af8 <__aeabi_dcmpeq>
 801672a:	b110      	cbz	r0, 8016732 <_dtoa_r+0x67a>
 801672c:	f018 0f01 	tst.w	r8, #1
 8016730:	d10f      	bne.n	8016752 <_dtoa_r+0x69a>
 8016732:	9904      	ldr	r1, [sp, #16]
 8016734:	4620      	mov	r0, r4
 8016736:	f000 fe18 	bl	801736a <_Bfree>
 801673a:	2300      	movs	r3, #0
 801673c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801673e:	702b      	strb	r3, [r5, #0]
 8016740:	f10a 0301 	add.w	r3, sl, #1
 8016744:	6013      	str	r3, [r2, #0]
 8016746:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016748:	2b00      	cmp	r3, #0
 801674a:	f000 8241 	beq.w	8016bd0 <_dtoa_r+0xb18>
 801674e:	601d      	str	r5, [r3, #0]
 8016750:	e23e      	b.n	8016bd0 <_dtoa_r+0xb18>
 8016752:	f8cd a020 	str.w	sl, [sp, #32]
 8016756:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801675a:	2a39      	cmp	r2, #57	; 0x39
 801675c:	f105 33ff 	add.w	r3, r5, #4294967295
 8016760:	d108      	bne.n	8016774 <_dtoa_r+0x6bc>
 8016762:	459b      	cmp	fp, r3
 8016764:	d10a      	bne.n	801677c <_dtoa_r+0x6c4>
 8016766:	9b08      	ldr	r3, [sp, #32]
 8016768:	3301      	adds	r3, #1
 801676a:	9308      	str	r3, [sp, #32]
 801676c:	2330      	movs	r3, #48	; 0x30
 801676e:	f88b 3000 	strb.w	r3, [fp]
 8016772:	465b      	mov	r3, fp
 8016774:	781a      	ldrb	r2, [r3, #0]
 8016776:	3201      	adds	r2, #1
 8016778:	701a      	strb	r2, [r3, #0]
 801677a:	e78c      	b.n	8016696 <_dtoa_r+0x5de>
 801677c:	461d      	mov	r5, r3
 801677e:	e7ea      	b.n	8016756 <_dtoa_r+0x69e>
 8016780:	2200      	movs	r2, #0
 8016782:	4b9b      	ldr	r3, [pc, #620]	; (80169f0 <_dtoa_r+0x938>)
 8016784:	f7e9 ff50 	bl	8000628 <__aeabi_dmul>
 8016788:	2200      	movs	r2, #0
 801678a:	2300      	movs	r3, #0
 801678c:	4606      	mov	r6, r0
 801678e:	460f      	mov	r7, r1
 8016790:	f7ea f9b2 	bl	8000af8 <__aeabi_dcmpeq>
 8016794:	2800      	cmp	r0, #0
 8016796:	d09a      	beq.n	80166ce <_dtoa_r+0x616>
 8016798:	e7cb      	b.n	8016732 <_dtoa_r+0x67a>
 801679a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801679c:	2a00      	cmp	r2, #0
 801679e:	f000 808b 	beq.w	80168b8 <_dtoa_r+0x800>
 80167a2:	9a06      	ldr	r2, [sp, #24]
 80167a4:	2a01      	cmp	r2, #1
 80167a6:	dc6e      	bgt.n	8016886 <_dtoa_r+0x7ce>
 80167a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80167aa:	2a00      	cmp	r2, #0
 80167ac:	d067      	beq.n	801687e <_dtoa_r+0x7c6>
 80167ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80167b2:	9f07      	ldr	r7, [sp, #28]
 80167b4:	9d05      	ldr	r5, [sp, #20]
 80167b6:	9a05      	ldr	r2, [sp, #20]
 80167b8:	2101      	movs	r1, #1
 80167ba:	441a      	add	r2, r3
 80167bc:	4620      	mov	r0, r4
 80167be:	9205      	str	r2, [sp, #20]
 80167c0:	4498      	add	r8, r3
 80167c2:	f000 feb0 	bl	8017526 <__i2b>
 80167c6:	4606      	mov	r6, r0
 80167c8:	2d00      	cmp	r5, #0
 80167ca:	dd0c      	ble.n	80167e6 <_dtoa_r+0x72e>
 80167cc:	f1b8 0f00 	cmp.w	r8, #0
 80167d0:	dd09      	ble.n	80167e6 <_dtoa_r+0x72e>
 80167d2:	4545      	cmp	r5, r8
 80167d4:	9a05      	ldr	r2, [sp, #20]
 80167d6:	462b      	mov	r3, r5
 80167d8:	bfa8      	it	ge
 80167da:	4643      	movge	r3, r8
 80167dc:	1ad2      	subs	r2, r2, r3
 80167de:	9205      	str	r2, [sp, #20]
 80167e0:	1aed      	subs	r5, r5, r3
 80167e2:	eba8 0803 	sub.w	r8, r8, r3
 80167e6:	9b07      	ldr	r3, [sp, #28]
 80167e8:	b1eb      	cbz	r3, 8016826 <_dtoa_r+0x76e>
 80167ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80167ec:	2b00      	cmp	r3, #0
 80167ee:	d067      	beq.n	80168c0 <_dtoa_r+0x808>
 80167f0:	b18f      	cbz	r7, 8016816 <_dtoa_r+0x75e>
 80167f2:	4631      	mov	r1, r6
 80167f4:	463a      	mov	r2, r7
 80167f6:	4620      	mov	r0, r4
 80167f8:	f000 ff34 	bl	8017664 <__pow5mult>
 80167fc:	9a04      	ldr	r2, [sp, #16]
 80167fe:	4601      	mov	r1, r0
 8016800:	4606      	mov	r6, r0
 8016802:	4620      	mov	r0, r4
 8016804:	f000 fe98 	bl	8017538 <__multiply>
 8016808:	9904      	ldr	r1, [sp, #16]
 801680a:	9008      	str	r0, [sp, #32]
 801680c:	4620      	mov	r0, r4
 801680e:	f000 fdac 	bl	801736a <_Bfree>
 8016812:	9b08      	ldr	r3, [sp, #32]
 8016814:	9304      	str	r3, [sp, #16]
 8016816:	9b07      	ldr	r3, [sp, #28]
 8016818:	1bda      	subs	r2, r3, r7
 801681a:	d004      	beq.n	8016826 <_dtoa_r+0x76e>
 801681c:	9904      	ldr	r1, [sp, #16]
 801681e:	4620      	mov	r0, r4
 8016820:	f000 ff20 	bl	8017664 <__pow5mult>
 8016824:	9004      	str	r0, [sp, #16]
 8016826:	2101      	movs	r1, #1
 8016828:	4620      	mov	r0, r4
 801682a:	f000 fe7c 	bl	8017526 <__i2b>
 801682e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016830:	4607      	mov	r7, r0
 8016832:	2b00      	cmp	r3, #0
 8016834:	f000 81d0 	beq.w	8016bd8 <_dtoa_r+0xb20>
 8016838:	461a      	mov	r2, r3
 801683a:	4601      	mov	r1, r0
 801683c:	4620      	mov	r0, r4
 801683e:	f000 ff11 	bl	8017664 <__pow5mult>
 8016842:	9b06      	ldr	r3, [sp, #24]
 8016844:	2b01      	cmp	r3, #1
 8016846:	4607      	mov	r7, r0
 8016848:	dc40      	bgt.n	80168cc <_dtoa_r+0x814>
 801684a:	9b00      	ldr	r3, [sp, #0]
 801684c:	2b00      	cmp	r3, #0
 801684e:	d139      	bne.n	80168c4 <_dtoa_r+0x80c>
 8016850:	9b01      	ldr	r3, [sp, #4]
 8016852:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016856:	2b00      	cmp	r3, #0
 8016858:	d136      	bne.n	80168c8 <_dtoa_r+0x810>
 801685a:	9b01      	ldr	r3, [sp, #4]
 801685c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016860:	0d1b      	lsrs	r3, r3, #20
 8016862:	051b      	lsls	r3, r3, #20
 8016864:	b12b      	cbz	r3, 8016872 <_dtoa_r+0x7ba>
 8016866:	9b05      	ldr	r3, [sp, #20]
 8016868:	3301      	adds	r3, #1
 801686a:	9305      	str	r3, [sp, #20]
 801686c:	f108 0801 	add.w	r8, r8, #1
 8016870:	2301      	movs	r3, #1
 8016872:	9307      	str	r3, [sp, #28]
 8016874:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016876:	2b00      	cmp	r3, #0
 8016878:	d12a      	bne.n	80168d0 <_dtoa_r+0x818>
 801687a:	2001      	movs	r0, #1
 801687c:	e030      	b.n	80168e0 <_dtoa_r+0x828>
 801687e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016880:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016884:	e795      	b.n	80167b2 <_dtoa_r+0x6fa>
 8016886:	9b07      	ldr	r3, [sp, #28]
 8016888:	f109 37ff 	add.w	r7, r9, #4294967295
 801688c:	42bb      	cmp	r3, r7
 801688e:	bfbf      	itttt	lt
 8016890:	9b07      	ldrlt	r3, [sp, #28]
 8016892:	9707      	strlt	r7, [sp, #28]
 8016894:	1afa      	sublt	r2, r7, r3
 8016896:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8016898:	bfbb      	ittet	lt
 801689a:	189b      	addlt	r3, r3, r2
 801689c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801689e:	1bdf      	subge	r7, r3, r7
 80168a0:	2700      	movlt	r7, #0
 80168a2:	f1b9 0f00 	cmp.w	r9, #0
 80168a6:	bfb5      	itete	lt
 80168a8:	9b05      	ldrlt	r3, [sp, #20]
 80168aa:	9d05      	ldrge	r5, [sp, #20]
 80168ac:	eba3 0509 	sublt.w	r5, r3, r9
 80168b0:	464b      	movge	r3, r9
 80168b2:	bfb8      	it	lt
 80168b4:	2300      	movlt	r3, #0
 80168b6:	e77e      	b.n	80167b6 <_dtoa_r+0x6fe>
 80168b8:	9f07      	ldr	r7, [sp, #28]
 80168ba:	9d05      	ldr	r5, [sp, #20]
 80168bc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80168be:	e783      	b.n	80167c8 <_dtoa_r+0x710>
 80168c0:	9a07      	ldr	r2, [sp, #28]
 80168c2:	e7ab      	b.n	801681c <_dtoa_r+0x764>
 80168c4:	2300      	movs	r3, #0
 80168c6:	e7d4      	b.n	8016872 <_dtoa_r+0x7ba>
 80168c8:	9b00      	ldr	r3, [sp, #0]
 80168ca:	e7d2      	b.n	8016872 <_dtoa_r+0x7ba>
 80168cc:	2300      	movs	r3, #0
 80168ce:	9307      	str	r3, [sp, #28]
 80168d0:	693b      	ldr	r3, [r7, #16]
 80168d2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80168d6:	6918      	ldr	r0, [r3, #16]
 80168d8:	f000 fdd7 	bl	801748a <__hi0bits>
 80168dc:	f1c0 0020 	rsb	r0, r0, #32
 80168e0:	4440      	add	r0, r8
 80168e2:	f010 001f 	ands.w	r0, r0, #31
 80168e6:	d047      	beq.n	8016978 <_dtoa_r+0x8c0>
 80168e8:	f1c0 0320 	rsb	r3, r0, #32
 80168ec:	2b04      	cmp	r3, #4
 80168ee:	dd3b      	ble.n	8016968 <_dtoa_r+0x8b0>
 80168f0:	9b05      	ldr	r3, [sp, #20]
 80168f2:	f1c0 001c 	rsb	r0, r0, #28
 80168f6:	4403      	add	r3, r0
 80168f8:	9305      	str	r3, [sp, #20]
 80168fa:	4405      	add	r5, r0
 80168fc:	4480      	add	r8, r0
 80168fe:	9b05      	ldr	r3, [sp, #20]
 8016900:	2b00      	cmp	r3, #0
 8016902:	dd05      	ble.n	8016910 <_dtoa_r+0x858>
 8016904:	461a      	mov	r2, r3
 8016906:	9904      	ldr	r1, [sp, #16]
 8016908:	4620      	mov	r0, r4
 801690a:	f000 fef9 	bl	8017700 <__lshift>
 801690e:	9004      	str	r0, [sp, #16]
 8016910:	f1b8 0f00 	cmp.w	r8, #0
 8016914:	dd05      	ble.n	8016922 <_dtoa_r+0x86a>
 8016916:	4639      	mov	r1, r7
 8016918:	4642      	mov	r2, r8
 801691a:	4620      	mov	r0, r4
 801691c:	f000 fef0 	bl	8017700 <__lshift>
 8016920:	4607      	mov	r7, r0
 8016922:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016924:	b353      	cbz	r3, 801697c <_dtoa_r+0x8c4>
 8016926:	4639      	mov	r1, r7
 8016928:	9804      	ldr	r0, [sp, #16]
 801692a:	f000 ff3d 	bl	80177a8 <__mcmp>
 801692e:	2800      	cmp	r0, #0
 8016930:	da24      	bge.n	801697c <_dtoa_r+0x8c4>
 8016932:	2300      	movs	r3, #0
 8016934:	220a      	movs	r2, #10
 8016936:	9904      	ldr	r1, [sp, #16]
 8016938:	4620      	mov	r0, r4
 801693a:	f000 fd2d 	bl	8017398 <__multadd>
 801693e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016940:	9004      	str	r0, [sp, #16]
 8016942:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016946:	2b00      	cmp	r3, #0
 8016948:	f000 814d 	beq.w	8016be6 <_dtoa_r+0xb2e>
 801694c:	2300      	movs	r3, #0
 801694e:	4631      	mov	r1, r6
 8016950:	220a      	movs	r2, #10
 8016952:	4620      	mov	r0, r4
 8016954:	f000 fd20 	bl	8017398 <__multadd>
 8016958:	9b02      	ldr	r3, [sp, #8]
 801695a:	2b00      	cmp	r3, #0
 801695c:	4606      	mov	r6, r0
 801695e:	dc4f      	bgt.n	8016a00 <_dtoa_r+0x948>
 8016960:	9b06      	ldr	r3, [sp, #24]
 8016962:	2b02      	cmp	r3, #2
 8016964:	dd4c      	ble.n	8016a00 <_dtoa_r+0x948>
 8016966:	e011      	b.n	801698c <_dtoa_r+0x8d4>
 8016968:	d0c9      	beq.n	80168fe <_dtoa_r+0x846>
 801696a:	9a05      	ldr	r2, [sp, #20]
 801696c:	331c      	adds	r3, #28
 801696e:	441a      	add	r2, r3
 8016970:	9205      	str	r2, [sp, #20]
 8016972:	441d      	add	r5, r3
 8016974:	4498      	add	r8, r3
 8016976:	e7c2      	b.n	80168fe <_dtoa_r+0x846>
 8016978:	4603      	mov	r3, r0
 801697a:	e7f6      	b.n	801696a <_dtoa_r+0x8b2>
 801697c:	f1b9 0f00 	cmp.w	r9, #0
 8016980:	dc38      	bgt.n	80169f4 <_dtoa_r+0x93c>
 8016982:	9b06      	ldr	r3, [sp, #24]
 8016984:	2b02      	cmp	r3, #2
 8016986:	dd35      	ble.n	80169f4 <_dtoa_r+0x93c>
 8016988:	f8cd 9008 	str.w	r9, [sp, #8]
 801698c:	9b02      	ldr	r3, [sp, #8]
 801698e:	b963      	cbnz	r3, 80169aa <_dtoa_r+0x8f2>
 8016990:	4639      	mov	r1, r7
 8016992:	2205      	movs	r2, #5
 8016994:	4620      	mov	r0, r4
 8016996:	f000 fcff 	bl	8017398 <__multadd>
 801699a:	4601      	mov	r1, r0
 801699c:	4607      	mov	r7, r0
 801699e:	9804      	ldr	r0, [sp, #16]
 80169a0:	f000 ff02 	bl	80177a8 <__mcmp>
 80169a4:	2800      	cmp	r0, #0
 80169a6:	f73f adcc 	bgt.w	8016542 <_dtoa_r+0x48a>
 80169aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80169ac:	465d      	mov	r5, fp
 80169ae:	ea6f 0a03 	mvn.w	sl, r3
 80169b2:	f04f 0900 	mov.w	r9, #0
 80169b6:	4639      	mov	r1, r7
 80169b8:	4620      	mov	r0, r4
 80169ba:	f000 fcd6 	bl	801736a <_Bfree>
 80169be:	2e00      	cmp	r6, #0
 80169c0:	f43f aeb7 	beq.w	8016732 <_dtoa_r+0x67a>
 80169c4:	f1b9 0f00 	cmp.w	r9, #0
 80169c8:	d005      	beq.n	80169d6 <_dtoa_r+0x91e>
 80169ca:	45b1      	cmp	r9, r6
 80169cc:	d003      	beq.n	80169d6 <_dtoa_r+0x91e>
 80169ce:	4649      	mov	r1, r9
 80169d0:	4620      	mov	r0, r4
 80169d2:	f000 fcca 	bl	801736a <_Bfree>
 80169d6:	4631      	mov	r1, r6
 80169d8:	4620      	mov	r0, r4
 80169da:	f000 fcc6 	bl	801736a <_Bfree>
 80169de:	e6a8      	b.n	8016732 <_dtoa_r+0x67a>
 80169e0:	2700      	movs	r7, #0
 80169e2:	463e      	mov	r6, r7
 80169e4:	e7e1      	b.n	80169aa <_dtoa_r+0x8f2>
 80169e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80169ea:	463e      	mov	r6, r7
 80169ec:	e5a9      	b.n	8016542 <_dtoa_r+0x48a>
 80169ee:	bf00      	nop
 80169f0:	40240000 	.word	0x40240000
 80169f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80169f6:	f8cd 9008 	str.w	r9, [sp, #8]
 80169fa:	2b00      	cmp	r3, #0
 80169fc:	f000 80fa 	beq.w	8016bf4 <_dtoa_r+0xb3c>
 8016a00:	2d00      	cmp	r5, #0
 8016a02:	dd05      	ble.n	8016a10 <_dtoa_r+0x958>
 8016a04:	4631      	mov	r1, r6
 8016a06:	462a      	mov	r2, r5
 8016a08:	4620      	mov	r0, r4
 8016a0a:	f000 fe79 	bl	8017700 <__lshift>
 8016a0e:	4606      	mov	r6, r0
 8016a10:	9b07      	ldr	r3, [sp, #28]
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d04c      	beq.n	8016ab0 <_dtoa_r+0x9f8>
 8016a16:	6871      	ldr	r1, [r6, #4]
 8016a18:	4620      	mov	r0, r4
 8016a1a:	f000 fc72 	bl	8017302 <_Balloc>
 8016a1e:	6932      	ldr	r2, [r6, #16]
 8016a20:	3202      	adds	r2, #2
 8016a22:	4605      	mov	r5, r0
 8016a24:	0092      	lsls	r2, r2, #2
 8016a26:	f106 010c 	add.w	r1, r6, #12
 8016a2a:	300c      	adds	r0, #12
 8016a2c:	f000 fc5e 	bl	80172ec <memcpy>
 8016a30:	2201      	movs	r2, #1
 8016a32:	4629      	mov	r1, r5
 8016a34:	4620      	mov	r0, r4
 8016a36:	f000 fe63 	bl	8017700 <__lshift>
 8016a3a:	9b00      	ldr	r3, [sp, #0]
 8016a3c:	f8cd b014 	str.w	fp, [sp, #20]
 8016a40:	f003 0301 	and.w	r3, r3, #1
 8016a44:	46b1      	mov	r9, r6
 8016a46:	9307      	str	r3, [sp, #28]
 8016a48:	4606      	mov	r6, r0
 8016a4a:	4639      	mov	r1, r7
 8016a4c:	9804      	ldr	r0, [sp, #16]
 8016a4e:	f7ff faa5 	bl	8015f9c <quorem>
 8016a52:	4649      	mov	r1, r9
 8016a54:	4605      	mov	r5, r0
 8016a56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016a5a:	9804      	ldr	r0, [sp, #16]
 8016a5c:	f000 fea4 	bl	80177a8 <__mcmp>
 8016a60:	4632      	mov	r2, r6
 8016a62:	9000      	str	r0, [sp, #0]
 8016a64:	4639      	mov	r1, r7
 8016a66:	4620      	mov	r0, r4
 8016a68:	f000 feb8 	bl	80177dc <__mdiff>
 8016a6c:	68c3      	ldr	r3, [r0, #12]
 8016a6e:	4602      	mov	r2, r0
 8016a70:	bb03      	cbnz	r3, 8016ab4 <_dtoa_r+0x9fc>
 8016a72:	4601      	mov	r1, r0
 8016a74:	9008      	str	r0, [sp, #32]
 8016a76:	9804      	ldr	r0, [sp, #16]
 8016a78:	f000 fe96 	bl	80177a8 <__mcmp>
 8016a7c:	9a08      	ldr	r2, [sp, #32]
 8016a7e:	4603      	mov	r3, r0
 8016a80:	4611      	mov	r1, r2
 8016a82:	4620      	mov	r0, r4
 8016a84:	9308      	str	r3, [sp, #32]
 8016a86:	f000 fc70 	bl	801736a <_Bfree>
 8016a8a:	9b08      	ldr	r3, [sp, #32]
 8016a8c:	b9a3      	cbnz	r3, 8016ab8 <_dtoa_r+0xa00>
 8016a8e:	9a06      	ldr	r2, [sp, #24]
 8016a90:	b992      	cbnz	r2, 8016ab8 <_dtoa_r+0xa00>
 8016a92:	9a07      	ldr	r2, [sp, #28]
 8016a94:	b982      	cbnz	r2, 8016ab8 <_dtoa_r+0xa00>
 8016a96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016a9a:	d029      	beq.n	8016af0 <_dtoa_r+0xa38>
 8016a9c:	9b00      	ldr	r3, [sp, #0]
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	dd01      	ble.n	8016aa6 <_dtoa_r+0x9ee>
 8016aa2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8016aa6:	9b05      	ldr	r3, [sp, #20]
 8016aa8:	1c5d      	adds	r5, r3, #1
 8016aaa:	f883 8000 	strb.w	r8, [r3]
 8016aae:	e782      	b.n	80169b6 <_dtoa_r+0x8fe>
 8016ab0:	4630      	mov	r0, r6
 8016ab2:	e7c2      	b.n	8016a3a <_dtoa_r+0x982>
 8016ab4:	2301      	movs	r3, #1
 8016ab6:	e7e3      	b.n	8016a80 <_dtoa_r+0x9c8>
 8016ab8:	9a00      	ldr	r2, [sp, #0]
 8016aba:	2a00      	cmp	r2, #0
 8016abc:	db04      	blt.n	8016ac8 <_dtoa_r+0xa10>
 8016abe:	d125      	bne.n	8016b0c <_dtoa_r+0xa54>
 8016ac0:	9a06      	ldr	r2, [sp, #24]
 8016ac2:	bb1a      	cbnz	r2, 8016b0c <_dtoa_r+0xa54>
 8016ac4:	9a07      	ldr	r2, [sp, #28]
 8016ac6:	bb0a      	cbnz	r2, 8016b0c <_dtoa_r+0xa54>
 8016ac8:	2b00      	cmp	r3, #0
 8016aca:	ddec      	ble.n	8016aa6 <_dtoa_r+0x9ee>
 8016acc:	2201      	movs	r2, #1
 8016ace:	9904      	ldr	r1, [sp, #16]
 8016ad0:	4620      	mov	r0, r4
 8016ad2:	f000 fe15 	bl	8017700 <__lshift>
 8016ad6:	4639      	mov	r1, r7
 8016ad8:	9004      	str	r0, [sp, #16]
 8016ada:	f000 fe65 	bl	80177a8 <__mcmp>
 8016ade:	2800      	cmp	r0, #0
 8016ae0:	dc03      	bgt.n	8016aea <_dtoa_r+0xa32>
 8016ae2:	d1e0      	bne.n	8016aa6 <_dtoa_r+0x9ee>
 8016ae4:	f018 0f01 	tst.w	r8, #1
 8016ae8:	d0dd      	beq.n	8016aa6 <_dtoa_r+0x9ee>
 8016aea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016aee:	d1d8      	bne.n	8016aa2 <_dtoa_r+0x9ea>
 8016af0:	9b05      	ldr	r3, [sp, #20]
 8016af2:	9a05      	ldr	r2, [sp, #20]
 8016af4:	1c5d      	adds	r5, r3, #1
 8016af6:	2339      	movs	r3, #57	; 0x39
 8016af8:	7013      	strb	r3, [r2, #0]
 8016afa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016afe:	2b39      	cmp	r3, #57	; 0x39
 8016b00:	f105 32ff 	add.w	r2, r5, #4294967295
 8016b04:	d04f      	beq.n	8016ba6 <_dtoa_r+0xaee>
 8016b06:	3301      	adds	r3, #1
 8016b08:	7013      	strb	r3, [r2, #0]
 8016b0a:	e754      	b.n	80169b6 <_dtoa_r+0x8fe>
 8016b0c:	9a05      	ldr	r2, [sp, #20]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	f102 0501 	add.w	r5, r2, #1
 8016b14:	dd06      	ble.n	8016b24 <_dtoa_r+0xa6c>
 8016b16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8016b1a:	d0e9      	beq.n	8016af0 <_dtoa_r+0xa38>
 8016b1c:	f108 0801 	add.w	r8, r8, #1
 8016b20:	9b05      	ldr	r3, [sp, #20]
 8016b22:	e7c2      	b.n	8016aaa <_dtoa_r+0x9f2>
 8016b24:	9a02      	ldr	r2, [sp, #8]
 8016b26:	f805 8c01 	strb.w	r8, [r5, #-1]
 8016b2a:	eba5 030b 	sub.w	r3, r5, fp
 8016b2e:	4293      	cmp	r3, r2
 8016b30:	d021      	beq.n	8016b76 <_dtoa_r+0xabe>
 8016b32:	2300      	movs	r3, #0
 8016b34:	220a      	movs	r2, #10
 8016b36:	9904      	ldr	r1, [sp, #16]
 8016b38:	4620      	mov	r0, r4
 8016b3a:	f000 fc2d 	bl	8017398 <__multadd>
 8016b3e:	45b1      	cmp	r9, r6
 8016b40:	9004      	str	r0, [sp, #16]
 8016b42:	f04f 0300 	mov.w	r3, #0
 8016b46:	f04f 020a 	mov.w	r2, #10
 8016b4a:	4649      	mov	r1, r9
 8016b4c:	4620      	mov	r0, r4
 8016b4e:	d105      	bne.n	8016b5c <_dtoa_r+0xaa4>
 8016b50:	f000 fc22 	bl	8017398 <__multadd>
 8016b54:	4681      	mov	r9, r0
 8016b56:	4606      	mov	r6, r0
 8016b58:	9505      	str	r5, [sp, #20]
 8016b5a:	e776      	b.n	8016a4a <_dtoa_r+0x992>
 8016b5c:	f000 fc1c 	bl	8017398 <__multadd>
 8016b60:	4631      	mov	r1, r6
 8016b62:	4681      	mov	r9, r0
 8016b64:	2300      	movs	r3, #0
 8016b66:	220a      	movs	r2, #10
 8016b68:	4620      	mov	r0, r4
 8016b6a:	f000 fc15 	bl	8017398 <__multadd>
 8016b6e:	4606      	mov	r6, r0
 8016b70:	e7f2      	b.n	8016b58 <_dtoa_r+0xaa0>
 8016b72:	f04f 0900 	mov.w	r9, #0
 8016b76:	2201      	movs	r2, #1
 8016b78:	9904      	ldr	r1, [sp, #16]
 8016b7a:	4620      	mov	r0, r4
 8016b7c:	f000 fdc0 	bl	8017700 <__lshift>
 8016b80:	4639      	mov	r1, r7
 8016b82:	9004      	str	r0, [sp, #16]
 8016b84:	f000 fe10 	bl	80177a8 <__mcmp>
 8016b88:	2800      	cmp	r0, #0
 8016b8a:	dcb6      	bgt.n	8016afa <_dtoa_r+0xa42>
 8016b8c:	d102      	bne.n	8016b94 <_dtoa_r+0xadc>
 8016b8e:	f018 0f01 	tst.w	r8, #1
 8016b92:	d1b2      	bne.n	8016afa <_dtoa_r+0xa42>
 8016b94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8016b98:	2b30      	cmp	r3, #48	; 0x30
 8016b9a:	f105 32ff 	add.w	r2, r5, #4294967295
 8016b9e:	f47f af0a 	bne.w	80169b6 <_dtoa_r+0x8fe>
 8016ba2:	4615      	mov	r5, r2
 8016ba4:	e7f6      	b.n	8016b94 <_dtoa_r+0xadc>
 8016ba6:	4593      	cmp	fp, r2
 8016ba8:	d105      	bne.n	8016bb6 <_dtoa_r+0xafe>
 8016baa:	2331      	movs	r3, #49	; 0x31
 8016bac:	f10a 0a01 	add.w	sl, sl, #1
 8016bb0:	f88b 3000 	strb.w	r3, [fp]
 8016bb4:	e6ff      	b.n	80169b6 <_dtoa_r+0x8fe>
 8016bb6:	4615      	mov	r5, r2
 8016bb8:	e79f      	b.n	8016afa <_dtoa_r+0xa42>
 8016bba:	f8df b064 	ldr.w	fp, [pc, #100]	; 8016c20 <_dtoa_r+0xb68>
 8016bbe:	e007      	b.n	8016bd0 <_dtoa_r+0xb18>
 8016bc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016bc2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8016c24 <_dtoa_r+0xb6c>
 8016bc6:	b11b      	cbz	r3, 8016bd0 <_dtoa_r+0xb18>
 8016bc8:	f10b 0308 	add.w	r3, fp, #8
 8016bcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016bce:	6013      	str	r3, [r2, #0]
 8016bd0:	4658      	mov	r0, fp
 8016bd2:	b017      	add	sp, #92	; 0x5c
 8016bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bd8:	9b06      	ldr	r3, [sp, #24]
 8016bda:	2b01      	cmp	r3, #1
 8016bdc:	f77f ae35 	ble.w	801684a <_dtoa_r+0x792>
 8016be0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016be2:	9307      	str	r3, [sp, #28]
 8016be4:	e649      	b.n	801687a <_dtoa_r+0x7c2>
 8016be6:	9b02      	ldr	r3, [sp, #8]
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	dc03      	bgt.n	8016bf4 <_dtoa_r+0xb3c>
 8016bec:	9b06      	ldr	r3, [sp, #24]
 8016bee:	2b02      	cmp	r3, #2
 8016bf0:	f73f aecc 	bgt.w	801698c <_dtoa_r+0x8d4>
 8016bf4:	465d      	mov	r5, fp
 8016bf6:	4639      	mov	r1, r7
 8016bf8:	9804      	ldr	r0, [sp, #16]
 8016bfa:	f7ff f9cf 	bl	8015f9c <quorem>
 8016bfe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8016c02:	f805 8b01 	strb.w	r8, [r5], #1
 8016c06:	9a02      	ldr	r2, [sp, #8]
 8016c08:	eba5 030b 	sub.w	r3, r5, fp
 8016c0c:	429a      	cmp	r2, r3
 8016c0e:	ddb0      	ble.n	8016b72 <_dtoa_r+0xaba>
 8016c10:	2300      	movs	r3, #0
 8016c12:	220a      	movs	r2, #10
 8016c14:	9904      	ldr	r1, [sp, #16]
 8016c16:	4620      	mov	r0, r4
 8016c18:	f000 fbbe 	bl	8017398 <__multadd>
 8016c1c:	9004      	str	r0, [sp, #16]
 8016c1e:	e7ea      	b.n	8016bf6 <_dtoa_r+0xb3e>
 8016c20:	08018edb 	.word	0x08018edb
 8016c24:	08018da0 	.word	0x08018da0

08016c28 <rshift>:
 8016c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016c2a:	6906      	ldr	r6, [r0, #16]
 8016c2c:	114b      	asrs	r3, r1, #5
 8016c2e:	429e      	cmp	r6, r3
 8016c30:	f100 0414 	add.w	r4, r0, #20
 8016c34:	dd30      	ble.n	8016c98 <rshift+0x70>
 8016c36:	f011 011f 	ands.w	r1, r1, #31
 8016c3a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8016c3e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8016c42:	d108      	bne.n	8016c56 <rshift+0x2e>
 8016c44:	4621      	mov	r1, r4
 8016c46:	42b2      	cmp	r2, r6
 8016c48:	460b      	mov	r3, r1
 8016c4a:	d211      	bcs.n	8016c70 <rshift+0x48>
 8016c4c:	f852 3b04 	ldr.w	r3, [r2], #4
 8016c50:	f841 3b04 	str.w	r3, [r1], #4
 8016c54:	e7f7      	b.n	8016c46 <rshift+0x1e>
 8016c56:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8016c5a:	f1c1 0c20 	rsb	ip, r1, #32
 8016c5e:	40cd      	lsrs	r5, r1
 8016c60:	3204      	adds	r2, #4
 8016c62:	4623      	mov	r3, r4
 8016c64:	42b2      	cmp	r2, r6
 8016c66:	4617      	mov	r7, r2
 8016c68:	d30c      	bcc.n	8016c84 <rshift+0x5c>
 8016c6a:	601d      	str	r5, [r3, #0]
 8016c6c:	b105      	cbz	r5, 8016c70 <rshift+0x48>
 8016c6e:	3304      	adds	r3, #4
 8016c70:	1b1a      	subs	r2, r3, r4
 8016c72:	42a3      	cmp	r3, r4
 8016c74:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8016c78:	bf08      	it	eq
 8016c7a:	2300      	moveq	r3, #0
 8016c7c:	6102      	str	r2, [r0, #16]
 8016c7e:	bf08      	it	eq
 8016c80:	6143      	streq	r3, [r0, #20]
 8016c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016c84:	683f      	ldr	r7, [r7, #0]
 8016c86:	fa07 f70c 	lsl.w	r7, r7, ip
 8016c8a:	433d      	orrs	r5, r7
 8016c8c:	f843 5b04 	str.w	r5, [r3], #4
 8016c90:	f852 5b04 	ldr.w	r5, [r2], #4
 8016c94:	40cd      	lsrs	r5, r1
 8016c96:	e7e5      	b.n	8016c64 <rshift+0x3c>
 8016c98:	4623      	mov	r3, r4
 8016c9a:	e7e9      	b.n	8016c70 <rshift+0x48>

08016c9c <__hexdig_fun>:
 8016c9c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016ca0:	2b09      	cmp	r3, #9
 8016ca2:	d802      	bhi.n	8016caa <__hexdig_fun+0xe>
 8016ca4:	3820      	subs	r0, #32
 8016ca6:	b2c0      	uxtb	r0, r0
 8016ca8:	4770      	bx	lr
 8016caa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016cae:	2b05      	cmp	r3, #5
 8016cb0:	d801      	bhi.n	8016cb6 <__hexdig_fun+0x1a>
 8016cb2:	3847      	subs	r0, #71	; 0x47
 8016cb4:	e7f7      	b.n	8016ca6 <__hexdig_fun+0xa>
 8016cb6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016cba:	2b05      	cmp	r3, #5
 8016cbc:	d801      	bhi.n	8016cc2 <__hexdig_fun+0x26>
 8016cbe:	3827      	subs	r0, #39	; 0x27
 8016cc0:	e7f1      	b.n	8016ca6 <__hexdig_fun+0xa>
 8016cc2:	2000      	movs	r0, #0
 8016cc4:	4770      	bx	lr

08016cc6 <__gethex>:
 8016cc6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016cca:	b08b      	sub	sp, #44	; 0x2c
 8016ccc:	468a      	mov	sl, r1
 8016cce:	9002      	str	r0, [sp, #8]
 8016cd0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8016cd2:	9306      	str	r3, [sp, #24]
 8016cd4:	4690      	mov	r8, r2
 8016cd6:	f000 fadf 	bl	8017298 <__localeconv_l>
 8016cda:	6803      	ldr	r3, [r0, #0]
 8016cdc:	9303      	str	r3, [sp, #12]
 8016cde:	4618      	mov	r0, r3
 8016ce0:	f7e9 fa8e 	bl	8000200 <strlen>
 8016ce4:	9b03      	ldr	r3, [sp, #12]
 8016ce6:	9001      	str	r0, [sp, #4]
 8016ce8:	4403      	add	r3, r0
 8016cea:	f04f 0b00 	mov.w	fp, #0
 8016cee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8016cf2:	9307      	str	r3, [sp, #28]
 8016cf4:	f8da 3000 	ldr.w	r3, [sl]
 8016cf8:	3302      	adds	r3, #2
 8016cfa:	461f      	mov	r7, r3
 8016cfc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016d00:	2830      	cmp	r0, #48	; 0x30
 8016d02:	d06c      	beq.n	8016dde <__gethex+0x118>
 8016d04:	f7ff ffca 	bl	8016c9c <__hexdig_fun>
 8016d08:	4604      	mov	r4, r0
 8016d0a:	2800      	cmp	r0, #0
 8016d0c:	d16a      	bne.n	8016de4 <__gethex+0x11e>
 8016d0e:	9a01      	ldr	r2, [sp, #4]
 8016d10:	9903      	ldr	r1, [sp, #12]
 8016d12:	4638      	mov	r0, r7
 8016d14:	f001 fc40 	bl	8018598 <strncmp>
 8016d18:	2800      	cmp	r0, #0
 8016d1a:	d166      	bne.n	8016dea <__gethex+0x124>
 8016d1c:	9b01      	ldr	r3, [sp, #4]
 8016d1e:	5cf8      	ldrb	r0, [r7, r3]
 8016d20:	18fe      	adds	r6, r7, r3
 8016d22:	f7ff ffbb 	bl	8016c9c <__hexdig_fun>
 8016d26:	2800      	cmp	r0, #0
 8016d28:	d062      	beq.n	8016df0 <__gethex+0x12a>
 8016d2a:	4633      	mov	r3, r6
 8016d2c:	7818      	ldrb	r0, [r3, #0]
 8016d2e:	2830      	cmp	r0, #48	; 0x30
 8016d30:	461f      	mov	r7, r3
 8016d32:	f103 0301 	add.w	r3, r3, #1
 8016d36:	d0f9      	beq.n	8016d2c <__gethex+0x66>
 8016d38:	f7ff ffb0 	bl	8016c9c <__hexdig_fun>
 8016d3c:	fab0 f580 	clz	r5, r0
 8016d40:	096d      	lsrs	r5, r5, #5
 8016d42:	4634      	mov	r4, r6
 8016d44:	f04f 0b01 	mov.w	fp, #1
 8016d48:	463a      	mov	r2, r7
 8016d4a:	4616      	mov	r6, r2
 8016d4c:	3201      	adds	r2, #1
 8016d4e:	7830      	ldrb	r0, [r6, #0]
 8016d50:	f7ff ffa4 	bl	8016c9c <__hexdig_fun>
 8016d54:	2800      	cmp	r0, #0
 8016d56:	d1f8      	bne.n	8016d4a <__gethex+0x84>
 8016d58:	9a01      	ldr	r2, [sp, #4]
 8016d5a:	9903      	ldr	r1, [sp, #12]
 8016d5c:	4630      	mov	r0, r6
 8016d5e:	f001 fc1b 	bl	8018598 <strncmp>
 8016d62:	b950      	cbnz	r0, 8016d7a <__gethex+0xb4>
 8016d64:	b954      	cbnz	r4, 8016d7c <__gethex+0xb6>
 8016d66:	9b01      	ldr	r3, [sp, #4]
 8016d68:	18f4      	adds	r4, r6, r3
 8016d6a:	4622      	mov	r2, r4
 8016d6c:	4616      	mov	r6, r2
 8016d6e:	3201      	adds	r2, #1
 8016d70:	7830      	ldrb	r0, [r6, #0]
 8016d72:	f7ff ff93 	bl	8016c9c <__hexdig_fun>
 8016d76:	2800      	cmp	r0, #0
 8016d78:	d1f8      	bne.n	8016d6c <__gethex+0xa6>
 8016d7a:	b10c      	cbz	r4, 8016d80 <__gethex+0xba>
 8016d7c:	1ba4      	subs	r4, r4, r6
 8016d7e:	00a4      	lsls	r4, r4, #2
 8016d80:	7833      	ldrb	r3, [r6, #0]
 8016d82:	2b50      	cmp	r3, #80	; 0x50
 8016d84:	d001      	beq.n	8016d8a <__gethex+0xc4>
 8016d86:	2b70      	cmp	r3, #112	; 0x70
 8016d88:	d140      	bne.n	8016e0c <__gethex+0x146>
 8016d8a:	7873      	ldrb	r3, [r6, #1]
 8016d8c:	2b2b      	cmp	r3, #43	; 0x2b
 8016d8e:	d031      	beq.n	8016df4 <__gethex+0x12e>
 8016d90:	2b2d      	cmp	r3, #45	; 0x2d
 8016d92:	d033      	beq.n	8016dfc <__gethex+0x136>
 8016d94:	1c71      	adds	r1, r6, #1
 8016d96:	f04f 0900 	mov.w	r9, #0
 8016d9a:	7808      	ldrb	r0, [r1, #0]
 8016d9c:	f7ff ff7e 	bl	8016c9c <__hexdig_fun>
 8016da0:	1e43      	subs	r3, r0, #1
 8016da2:	b2db      	uxtb	r3, r3
 8016da4:	2b18      	cmp	r3, #24
 8016da6:	d831      	bhi.n	8016e0c <__gethex+0x146>
 8016da8:	f1a0 0210 	sub.w	r2, r0, #16
 8016dac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016db0:	f7ff ff74 	bl	8016c9c <__hexdig_fun>
 8016db4:	1e43      	subs	r3, r0, #1
 8016db6:	b2db      	uxtb	r3, r3
 8016db8:	2b18      	cmp	r3, #24
 8016dba:	d922      	bls.n	8016e02 <__gethex+0x13c>
 8016dbc:	f1b9 0f00 	cmp.w	r9, #0
 8016dc0:	d000      	beq.n	8016dc4 <__gethex+0xfe>
 8016dc2:	4252      	negs	r2, r2
 8016dc4:	4414      	add	r4, r2
 8016dc6:	f8ca 1000 	str.w	r1, [sl]
 8016dca:	b30d      	cbz	r5, 8016e10 <__gethex+0x14a>
 8016dcc:	f1bb 0f00 	cmp.w	fp, #0
 8016dd0:	bf0c      	ite	eq
 8016dd2:	2706      	moveq	r7, #6
 8016dd4:	2700      	movne	r7, #0
 8016dd6:	4638      	mov	r0, r7
 8016dd8:	b00b      	add	sp, #44	; 0x2c
 8016dda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016dde:	f10b 0b01 	add.w	fp, fp, #1
 8016de2:	e78a      	b.n	8016cfa <__gethex+0x34>
 8016de4:	2500      	movs	r5, #0
 8016de6:	462c      	mov	r4, r5
 8016de8:	e7ae      	b.n	8016d48 <__gethex+0x82>
 8016dea:	463e      	mov	r6, r7
 8016dec:	2501      	movs	r5, #1
 8016dee:	e7c7      	b.n	8016d80 <__gethex+0xba>
 8016df0:	4604      	mov	r4, r0
 8016df2:	e7fb      	b.n	8016dec <__gethex+0x126>
 8016df4:	f04f 0900 	mov.w	r9, #0
 8016df8:	1cb1      	adds	r1, r6, #2
 8016dfa:	e7ce      	b.n	8016d9a <__gethex+0xd4>
 8016dfc:	f04f 0901 	mov.w	r9, #1
 8016e00:	e7fa      	b.n	8016df8 <__gethex+0x132>
 8016e02:	230a      	movs	r3, #10
 8016e04:	fb03 0202 	mla	r2, r3, r2, r0
 8016e08:	3a10      	subs	r2, #16
 8016e0a:	e7cf      	b.n	8016dac <__gethex+0xe6>
 8016e0c:	4631      	mov	r1, r6
 8016e0e:	e7da      	b.n	8016dc6 <__gethex+0x100>
 8016e10:	1bf3      	subs	r3, r6, r7
 8016e12:	3b01      	subs	r3, #1
 8016e14:	4629      	mov	r1, r5
 8016e16:	2b07      	cmp	r3, #7
 8016e18:	dc49      	bgt.n	8016eae <__gethex+0x1e8>
 8016e1a:	9802      	ldr	r0, [sp, #8]
 8016e1c:	f000 fa71 	bl	8017302 <_Balloc>
 8016e20:	9b01      	ldr	r3, [sp, #4]
 8016e22:	f100 0914 	add.w	r9, r0, #20
 8016e26:	f04f 0b00 	mov.w	fp, #0
 8016e2a:	f1c3 0301 	rsb	r3, r3, #1
 8016e2e:	4605      	mov	r5, r0
 8016e30:	f8cd 9010 	str.w	r9, [sp, #16]
 8016e34:	46da      	mov	sl, fp
 8016e36:	9308      	str	r3, [sp, #32]
 8016e38:	42b7      	cmp	r7, r6
 8016e3a:	d33b      	bcc.n	8016eb4 <__gethex+0x1ee>
 8016e3c:	9804      	ldr	r0, [sp, #16]
 8016e3e:	f840 ab04 	str.w	sl, [r0], #4
 8016e42:	eba0 0009 	sub.w	r0, r0, r9
 8016e46:	1080      	asrs	r0, r0, #2
 8016e48:	6128      	str	r0, [r5, #16]
 8016e4a:	0147      	lsls	r7, r0, #5
 8016e4c:	4650      	mov	r0, sl
 8016e4e:	f000 fb1c 	bl	801748a <__hi0bits>
 8016e52:	f8d8 6000 	ldr.w	r6, [r8]
 8016e56:	1a3f      	subs	r7, r7, r0
 8016e58:	42b7      	cmp	r7, r6
 8016e5a:	dd64      	ble.n	8016f26 <__gethex+0x260>
 8016e5c:	1bbf      	subs	r7, r7, r6
 8016e5e:	4639      	mov	r1, r7
 8016e60:	4628      	mov	r0, r5
 8016e62:	f000 fe2b 	bl	8017abc <__any_on>
 8016e66:	4682      	mov	sl, r0
 8016e68:	b178      	cbz	r0, 8016e8a <__gethex+0x1c4>
 8016e6a:	1e7b      	subs	r3, r7, #1
 8016e6c:	1159      	asrs	r1, r3, #5
 8016e6e:	f003 021f 	and.w	r2, r3, #31
 8016e72:	f04f 0a01 	mov.w	sl, #1
 8016e76:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8016e7a:	fa0a f202 	lsl.w	r2, sl, r2
 8016e7e:	420a      	tst	r2, r1
 8016e80:	d003      	beq.n	8016e8a <__gethex+0x1c4>
 8016e82:	4553      	cmp	r3, sl
 8016e84:	dc46      	bgt.n	8016f14 <__gethex+0x24e>
 8016e86:	f04f 0a02 	mov.w	sl, #2
 8016e8a:	4639      	mov	r1, r7
 8016e8c:	4628      	mov	r0, r5
 8016e8e:	f7ff fecb 	bl	8016c28 <rshift>
 8016e92:	443c      	add	r4, r7
 8016e94:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016e98:	42a3      	cmp	r3, r4
 8016e9a:	da52      	bge.n	8016f42 <__gethex+0x27c>
 8016e9c:	4629      	mov	r1, r5
 8016e9e:	9802      	ldr	r0, [sp, #8]
 8016ea0:	f000 fa63 	bl	801736a <_Bfree>
 8016ea4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016ea6:	2300      	movs	r3, #0
 8016ea8:	6013      	str	r3, [r2, #0]
 8016eaa:	27a3      	movs	r7, #163	; 0xa3
 8016eac:	e793      	b.n	8016dd6 <__gethex+0x110>
 8016eae:	3101      	adds	r1, #1
 8016eb0:	105b      	asrs	r3, r3, #1
 8016eb2:	e7b0      	b.n	8016e16 <__gethex+0x150>
 8016eb4:	1e73      	subs	r3, r6, #1
 8016eb6:	9305      	str	r3, [sp, #20]
 8016eb8:	9a07      	ldr	r2, [sp, #28]
 8016eba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016ebe:	4293      	cmp	r3, r2
 8016ec0:	d018      	beq.n	8016ef4 <__gethex+0x22e>
 8016ec2:	f1bb 0f20 	cmp.w	fp, #32
 8016ec6:	d107      	bne.n	8016ed8 <__gethex+0x212>
 8016ec8:	9b04      	ldr	r3, [sp, #16]
 8016eca:	f8c3 a000 	str.w	sl, [r3]
 8016ece:	3304      	adds	r3, #4
 8016ed0:	f04f 0a00 	mov.w	sl, #0
 8016ed4:	9304      	str	r3, [sp, #16]
 8016ed6:	46d3      	mov	fp, sl
 8016ed8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016edc:	f7ff fede 	bl	8016c9c <__hexdig_fun>
 8016ee0:	f000 000f 	and.w	r0, r0, #15
 8016ee4:	fa00 f00b 	lsl.w	r0, r0, fp
 8016ee8:	ea4a 0a00 	orr.w	sl, sl, r0
 8016eec:	f10b 0b04 	add.w	fp, fp, #4
 8016ef0:	9b05      	ldr	r3, [sp, #20]
 8016ef2:	e00d      	b.n	8016f10 <__gethex+0x24a>
 8016ef4:	9b05      	ldr	r3, [sp, #20]
 8016ef6:	9a08      	ldr	r2, [sp, #32]
 8016ef8:	4413      	add	r3, r2
 8016efa:	42bb      	cmp	r3, r7
 8016efc:	d3e1      	bcc.n	8016ec2 <__gethex+0x1fc>
 8016efe:	4618      	mov	r0, r3
 8016f00:	9a01      	ldr	r2, [sp, #4]
 8016f02:	9903      	ldr	r1, [sp, #12]
 8016f04:	9309      	str	r3, [sp, #36]	; 0x24
 8016f06:	f001 fb47 	bl	8018598 <strncmp>
 8016f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016f0c:	2800      	cmp	r0, #0
 8016f0e:	d1d8      	bne.n	8016ec2 <__gethex+0x1fc>
 8016f10:	461e      	mov	r6, r3
 8016f12:	e791      	b.n	8016e38 <__gethex+0x172>
 8016f14:	1eb9      	subs	r1, r7, #2
 8016f16:	4628      	mov	r0, r5
 8016f18:	f000 fdd0 	bl	8017abc <__any_on>
 8016f1c:	2800      	cmp	r0, #0
 8016f1e:	d0b2      	beq.n	8016e86 <__gethex+0x1c0>
 8016f20:	f04f 0a03 	mov.w	sl, #3
 8016f24:	e7b1      	b.n	8016e8a <__gethex+0x1c4>
 8016f26:	da09      	bge.n	8016f3c <__gethex+0x276>
 8016f28:	1bf7      	subs	r7, r6, r7
 8016f2a:	4629      	mov	r1, r5
 8016f2c:	463a      	mov	r2, r7
 8016f2e:	9802      	ldr	r0, [sp, #8]
 8016f30:	f000 fbe6 	bl	8017700 <__lshift>
 8016f34:	1be4      	subs	r4, r4, r7
 8016f36:	4605      	mov	r5, r0
 8016f38:	f100 0914 	add.w	r9, r0, #20
 8016f3c:	f04f 0a00 	mov.w	sl, #0
 8016f40:	e7a8      	b.n	8016e94 <__gethex+0x1ce>
 8016f42:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8016f46:	42a0      	cmp	r0, r4
 8016f48:	dd6a      	ble.n	8017020 <__gethex+0x35a>
 8016f4a:	1b04      	subs	r4, r0, r4
 8016f4c:	42a6      	cmp	r6, r4
 8016f4e:	dc2e      	bgt.n	8016fae <__gethex+0x2e8>
 8016f50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016f54:	2b02      	cmp	r3, #2
 8016f56:	d022      	beq.n	8016f9e <__gethex+0x2d8>
 8016f58:	2b03      	cmp	r3, #3
 8016f5a:	d024      	beq.n	8016fa6 <__gethex+0x2e0>
 8016f5c:	2b01      	cmp	r3, #1
 8016f5e:	d115      	bne.n	8016f8c <__gethex+0x2c6>
 8016f60:	42a6      	cmp	r6, r4
 8016f62:	d113      	bne.n	8016f8c <__gethex+0x2c6>
 8016f64:	2e01      	cmp	r6, #1
 8016f66:	dc0b      	bgt.n	8016f80 <__gethex+0x2ba>
 8016f68:	9a06      	ldr	r2, [sp, #24]
 8016f6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016f6e:	6013      	str	r3, [r2, #0]
 8016f70:	2301      	movs	r3, #1
 8016f72:	612b      	str	r3, [r5, #16]
 8016f74:	f8c9 3000 	str.w	r3, [r9]
 8016f78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016f7a:	2762      	movs	r7, #98	; 0x62
 8016f7c:	601d      	str	r5, [r3, #0]
 8016f7e:	e72a      	b.n	8016dd6 <__gethex+0x110>
 8016f80:	1e71      	subs	r1, r6, #1
 8016f82:	4628      	mov	r0, r5
 8016f84:	f000 fd9a 	bl	8017abc <__any_on>
 8016f88:	2800      	cmp	r0, #0
 8016f8a:	d1ed      	bne.n	8016f68 <__gethex+0x2a2>
 8016f8c:	4629      	mov	r1, r5
 8016f8e:	9802      	ldr	r0, [sp, #8]
 8016f90:	f000 f9eb 	bl	801736a <_Bfree>
 8016f94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8016f96:	2300      	movs	r3, #0
 8016f98:	6013      	str	r3, [r2, #0]
 8016f9a:	2750      	movs	r7, #80	; 0x50
 8016f9c:	e71b      	b.n	8016dd6 <__gethex+0x110>
 8016f9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d0e1      	beq.n	8016f68 <__gethex+0x2a2>
 8016fa4:	e7f2      	b.n	8016f8c <__gethex+0x2c6>
 8016fa6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016fa8:	2b00      	cmp	r3, #0
 8016faa:	d1dd      	bne.n	8016f68 <__gethex+0x2a2>
 8016fac:	e7ee      	b.n	8016f8c <__gethex+0x2c6>
 8016fae:	1e67      	subs	r7, r4, #1
 8016fb0:	f1ba 0f00 	cmp.w	sl, #0
 8016fb4:	d131      	bne.n	801701a <__gethex+0x354>
 8016fb6:	b127      	cbz	r7, 8016fc2 <__gethex+0x2fc>
 8016fb8:	4639      	mov	r1, r7
 8016fba:	4628      	mov	r0, r5
 8016fbc:	f000 fd7e 	bl	8017abc <__any_on>
 8016fc0:	4682      	mov	sl, r0
 8016fc2:	117a      	asrs	r2, r7, #5
 8016fc4:	2301      	movs	r3, #1
 8016fc6:	f007 071f 	and.w	r7, r7, #31
 8016fca:	fa03 f707 	lsl.w	r7, r3, r7
 8016fce:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8016fd2:	4621      	mov	r1, r4
 8016fd4:	421f      	tst	r7, r3
 8016fd6:	4628      	mov	r0, r5
 8016fd8:	bf18      	it	ne
 8016fda:	f04a 0a02 	orrne.w	sl, sl, #2
 8016fde:	1b36      	subs	r6, r6, r4
 8016fe0:	f7ff fe22 	bl	8016c28 <rshift>
 8016fe4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8016fe8:	2702      	movs	r7, #2
 8016fea:	f1ba 0f00 	cmp.w	sl, #0
 8016fee:	d048      	beq.n	8017082 <__gethex+0x3bc>
 8016ff0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016ff4:	2b02      	cmp	r3, #2
 8016ff6:	d015      	beq.n	8017024 <__gethex+0x35e>
 8016ff8:	2b03      	cmp	r3, #3
 8016ffa:	d017      	beq.n	801702c <__gethex+0x366>
 8016ffc:	2b01      	cmp	r3, #1
 8016ffe:	d109      	bne.n	8017014 <__gethex+0x34e>
 8017000:	f01a 0f02 	tst.w	sl, #2
 8017004:	d006      	beq.n	8017014 <__gethex+0x34e>
 8017006:	f8d9 3000 	ldr.w	r3, [r9]
 801700a:	ea4a 0a03 	orr.w	sl, sl, r3
 801700e:	f01a 0f01 	tst.w	sl, #1
 8017012:	d10e      	bne.n	8017032 <__gethex+0x36c>
 8017014:	f047 0710 	orr.w	r7, r7, #16
 8017018:	e033      	b.n	8017082 <__gethex+0x3bc>
 801701a:	f04f 0a01 	mov.w	sl, #1
 801701e:	e7d0      	b.n	8016fc2 <__gethex+0x2fc>
 8017020:	2701      	movs	r7, #1
 8017022:	e7e2      	b.n	8016fea <__gethex+0x324>
 8017024:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017026:	f1c3 0301 	rsb	r3, r3, #1
 801702a:	9315      	str	r3, [sp, #84]	; 0x54
 801702c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801702e:	2b00      	cmp	r3, #0
 8017030:	d0f0      	beq.n	8017014 <__gethex+0x34e>
 8017032:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017036:	f105 0314 	add.w	r3, r5, #20
 801703a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 801703e:	eb03 010a 	add.w	r1, r3, sl
 8017042:	f04f 0c00 	mov.w	ip, #0
 8017046:	4618      	mov	r0, r3
 8017048:	f853 2b04 	ldr.w	r2, [r3], #4
 801704c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017050:	d01c      	beq.n	801708c <__gethex+0x3c6>
 8017052:	3201      	adds	r2, #1
 8017054:	6002      	str	r2, [r0, #0]
 8017056:	2f02      	cmp	r7, #2
 8017058:	f105 0314 	add.w	r3, r5, #20
 801705c:	d138      	bne.n	80170d0 <__gethex+0x40a>
 801705e:	f8d8 2000 	ldr.w	r2, [r8]
 8017062:	3a01      	subs	r2, #1
 8017064:	42b2      	cmp	r2, r6
 8017066:	d10a      	bne.n	801707e <__gethex+0x3b8>
 8017068:	1171      	asrs	r1, r6, #5
 801706a:	2201      	movs	r2, #1
 801706c:	f006 061f 	and.w	r6, r6, #31
 8017070:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017074:	fa02 f606 	lsl.w	r6, r2, r6
 8017078:	421e      	tst	r6, r3
 801707a:	bf18      	it	ne
 801707c:	4617      	movne	r7, r2
 801707e:	f047 0720 	orr.w	r7, r7, #32
 8017082:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017084:	601d      	str	r5, [r3, #0]
 8017086:	9b06      	ldr	r3, [sp, #24]
 8017088:	601c      	str	r4, [r3, #0]
 801708a:	e6a4      	b.n	8016dd6 <__gethex+0x110>
 801708c:	4299      	cmp	r1, r3
 801708e:	f843 cc04 	str.w	ip, [r3, #-4]
 8017092:	d8d8      	bhi.n	8017046 <__gethex+0x380>
 8017094:	68ab      	ldr	r3, [r5, #8]
 8017096:	4599      	cmp	r9, r3
 8017098:	db12      	blt.n	80170c0 <__gethex+0x3fa>
 801709a:	6869      	ldr	r1, [r5, #4]
 801709c:	9802      	ldr	r0, [sp, #8]
 801709e:	3101      	adds	r1, #1
 80170a0:	f000 f92f 	bl	8017302 <_Balloc>
 80170a4:	692a      	ldr	r2, [r5, #16]
 80170a6:	3202      	adds	r2, #2
 80170a8:	f105 010c 	add.w	r1, r5, #12
 80170ac:	4683      	mov	fp, r0
 80170ae:	0092      	lsls	r2, r2, #2
 80170b0:	300c      	adds	r0, #12
 80170b2:	f000 f91b 	bl	80172ec <memcpy>
 80170b6:	4629      	mov	r1, r5
 80170b8:	9802      	ldr	r0, [sp, #8]
 80170ba:	f000 f956 	bl	801736a <_Bfree>
 80170be:	465d      	mov	r5, fp
 80170c0:	692b      	ldr	r3, [r5, #16]
 80170c2:	1c5a      	adds	r2, r3, #1
 80170c4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80170c8:	612a      	str	r2, [r5, #16]
 80170ca:	2201      	movs	r2, #1
 80170cc:	615a      	str	r2, [r3, #20]
 80170ce:	e7c2      	b.n	8017056 <__gethex+0x390>
 80170d0:	692a      	ldr	r2, [r5, #16]
 80170d2:	454a      	cmp	r2, r9
 80170d4:	dd0b      	ble.n	80170ee <__gethex+0x428>
 80170d6:	2101      	movs	r1, #1
 80170d8:	4628      	mov	r0, r5
 80170da:	f7ff fda5 	bl	8016c28 <rshift>
 80170de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80170e2:	3401      	adds	r4, #1
 80170e4:	42a3      	cmp	r3, r4
 80170e6:	f6ff aed9 	blt.w	8016e9c <__gethex+0x1d6>
 80170ea:	2701      	movs	r7, #1
 80170ec:	e7c7      	b.n	801707e <__gethex+0x3b8>
 80170ee:	f016 061f 	ands.w	r6, r6, #31
 80170f2:	d0fa      	beq.n	80170ea <__gethex+0x424>
 80170f4:	449a      	add	sl, r3
 80170f6:	f1c6 0620 	rsb	r6, r6, #32
 80170fa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80170fe:	f000 f9c4 	bl	801748a <__hi0bits>
 8017102:	42b0      	cmp	r0, r6
 8017104:	dbe7      	blt.n	80170d6 <__gethex+0x410>
 8017106:	e7f0      	b.n	80170ea <__gethex+0x424>

08017108 <L_shift>:
 8017108:	f1c2 0208 	rsb	r2, r2, #8
 801710c:	0092      	lsls	r2, r2, #2
 801710e:	b570      	push	{r4, r5, r6, lr}
 8017110:	f1c2 0620 	rsb	r6, r2, #32
 8017114:	6843      	ldr	r3, [r0, #4]
 8017116:	6804      	ldr	r4, [r0, #0]
 8017118:	fa03 f506 	lsl.w	r5, r3, r6
 801711c:	432c      	orrs	r4, r5
 801711e:	40d3      	lsrs	r3, r2
 8017120:	6004      	str	r4, [r0, #0]
 8017122:	f840 3f04 	str.w	r3, [r0, #4]!
 8017126:	4288      	cmp	r0, r1
 8017128:	d3f4      	bcc.n	8017114 <L_shift+0xc>
 801712a:	bd70      	pop	{r4, r5, r6, pc}

0801712c <__match>:
 801712c:	b530      	push	{r4, r5, lr}
 801712e:	6803      	ldr	r3, [r0, #0]
 8017130:	3301      	adds	r3, #1
 8017132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017136:	b914      	cbnz	r4, 801713e <__match+0x12>
 8017138:	6003      	str	r3, [r0, #0]
 801713a:	2001      	movs	r0, #1
 801713c:	bd30      	pop	{r4, r5, pc}
 801713e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017142:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8017146:	2d19      	cmp	r5, #25
 8017148:	bf98      	it	ls
 801714a:	3220      	addls	r2, #32
 801714c:	42a2      	cmp	r2, r4
 801714e:	d0f0      	beq.n	8017132 <__match+0x6>
 8017150:	2000      	movs	r0, #0
 8017152:	e7f3      	b.n	801713c <__match+0x10>

08017154 <__hexnan>:
 8017154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017158:	680b      	ldr	r3, [r1, #0]
 801715a:	6801      	ldr	r1, [r0, #0]
 801715c:	115f      	asrs	r7, r3, #5
 801715e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8017162:	f013 031f 	ands.w	r3, r3, #31
 8017166:	b087      	sub	sp, #28
 8017168:	bf18      	it	ne
 801716a:	3704      	addne	r7, #4
 801716c:	2500      	movs	r5, #0
 801716e:	1f3e      	subs	r6, r7, #4
 8017170:	4682      	mov	sl, r0
 8017172:	4690      	mov	r8, r2
 8017174:	9301      	str	r3, [sp, #4]
 8017176:	f847 5c04 	str.w	r5, [r7, #-4]
 801717a:	46b1      	mov	r9, r6
 801717c:	4634      	mov	r4, r6
 801717e:	9502      	str	r5, [sp, #8]
 8017180:	46ab      	mov	fp, r5
 8017182:	784a      	ldrb	r2, [r1, #1]
 8017184:	1c4b      	adds	r3, r1, #1
 8017186:	9303      	str	r3, [sp, #12]
 8017188:	b342      	cbz	r2, 80171dc <__hexnan+0x88>
 801718a:	4610      	mov	r0, r2
 801718c:	9105      	str	r1, [sp, #20]
 801718e:	9204      	str	r2, [sp, #16]
 8017190:	f7ff fd84 	bl	8016c9c <__hexdig_fun>
 8017194:	2800      	cmp	r0, #0
 8017196:	d143      	bne.n	8017220 <__hexnan+0xcc>
 8017198:	9a04      	ldr	r2, [sp, #16]
 801719a:	9905      	ldr	r1, [sp, #20]
 801719c:	2a20      	cmp	r2, #32
 801719e:	d818      	bhi.n	80171d2 <__hexnan+0x7e>
 80171a0:	9b02      	ldr	r3, [sp, #8]
 80171a2:	459b      	cmp	fp, r3
 80171a4:	dd13      	ble.n	80171ce <__hexnan+0x7a>
 80171a6:	454c      	cmp	r4, r9
 80171a8:	d206      	bcs.n	80171b8 <__hexnan+0x64>
 80171aa:	2d07      	cmp	r5, #7
 80171ac:	dc04      	bgt.n	80171b8 <__hexnan+0x64>
 80171ae:	462a      	mov	r2, r5
 80171b0:	4649      	mov	r1, r9
 80171b2:	4620      	mov	r0, r4
 80171b4:	f7ff ffa8 	bl	8017108 <L_shift>
 80171b8:	4544      	cmp	r4, r8
 80171ba:	d944      	bls.n	8017246 <__hexnan+0xf2>
 80171bc:	2300      	movs	r3, #0
 80171be:	f1a4 0904 	sub.w	r9, r4, #4
 80171c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80171c6:	f8cd b008 	str.w	fp, [sp, #8]
 80171ca:	464c      	mov	r4, r9
 80171cc:	461d      	mov	r5, r3
 80171ce:	9903      	ldr	r1, [sp, #12]
 80171d0:	e7d7      	b.n	8017182 <__hexnan+0x2e>
 80171d2:	2a29      	cmp	r2, #41	; 0x29
 80171d4:	d14a      	bne.n	801726c <__hexnan+0x118>
 80171d6:	3102      	adds	r1, #2
 80171d8:	f8ca 1000 	str.w	r1, [sl]
 80171dc:	f1bb 0f00 	cmp.w	fp, #0
 80171e0:	d044      	beq.n	801726c <__hexnan+0x118>
 80171e2:	454c      	cmp	r4, r9
 80171e4:	d206      	bcs.n	80171f4 <__hexnan+0xa0>
 80171e6:	2d07      	cmp	r5, #7
 80171e8:	dc04      	bgt.n	80171f4 <__hexnan+0xa0>
 80171ea:	462a      	mov	r2, r5
 80171ec:	4649      	mov	r1, r9
 80171ee:	4620      	mov	r0, r4
 80171f0:	f7ff ff8a 	bl	8017108 <L_shift>
 80171f4:	4544      	cmp	r4, r8
 80171f6:	d928      	bls.n	801724a <__hexnan+0xf6>
 80171f8:	4643      	mov	r3, r8
 80171fa:	f854 2b04 	ldr.w	r2, [r4], #4
 80171fe:	f843 2b04 	str.w	r2, [r3], #4
 8017202:	42a6      	cmp	r6, r4
 8017204:	d2f9      	bcs.n	80171fa <__hexnan+0xa6>
 8017206:	2200      	movs	r2, #0
 8017208:	f843 2b04 	str.w	r2, [r3], #4
 801720c:	429e      	cmp	r6, r3
 801720e:	d2fb      	bcs.n	8017208 <__hexnan+0xb4>
 8017210:	6833      	ldr	r3, [r6, #0]
 8017212:	b91b      	cbnz	r3, 801721c <__hexnan+0xc8>
 8017214:	4546      	cmp	r6, r8
 8017216:	d127      	bne.n	8017268 <__hexnan+0x114>
 8017218:	2301      	movs	r3, #1
 801721a:	6033      	str	r3, [r6, #0]
 801721c:	2005      	movs	r0, #5
 801721e:	e026      	b.n	801726e <__hexnan+0x11a>
 8017220:	3501      	adds	r5, #1
 8017222:	2d08      	cmp	r5, #8
 8017224:	f10b 0b01 	add.w	fp, fp, #1
 8017228:	dd06      	ble.n	8017238 <__hexnan+0xe4>
 801722a:	4544      	cmp	r4, r8
 801722c:	d9cf      	bls.n	80171ce <__hexnan+0x7a>
 801722e:	2300      	movs	r3, #0
 8017230:	f844 3c04 	str.w	r3, [r4, #-4]
 8017234:	2501      	movs	r5, #1
 8017236:	3c04      	subs	r4, #4
 8017238:	6822      	ldr	r2, [r4, #0]
 801723a:	f000 000f 	and.w	r0, r0, #15
 801723e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8017242:	6020      	str	r0, [r4, #0]
 8017244:	e7c3      	b.n	80171ce <__hexnan+0x7a>
 8017246:	2508      	movs	r5, #8
 8017248:	e7c1      	b.n	80171ce <__hexnan+0x7a>
 801724a:	9b01      	ldr	r3, [sp, #4]
 801724c:	2b00      	cmp	r3, #0
 801724e:	d0df      	beq.n	8017210 <__hexnan+0xbc>
 8017250:	f04f 32ff 	mov.w	r2, #4294967295
 8017254:	f1c3 0320 	rsb	r3, r3, #32
 8017258:	fa22 f303 	lsr.w	r3, r2, r3
 801725c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8017260:	401a      	ands	r2, r3
 8017262:	f847 2c04 	str.w	r2, [r7, #-4]
 8017266:	e7d3      	b.n	8017210 <__hexnan+0xbc>
 8017268:	3e04      	subs	r6, #4
 801726a:	e7d1      	b.n	8017210 <__hexnan+0xbc>
 801726c:	2004      	movs	r0, #4
 801726e:	b007      	add	sp, #28
 8017270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017274 <__locale_ctype_ptr_l>:
 8017274:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8017278:	4770      	bx	lr
	...

0801727c <__locale_ctype_ptr>:
 801727c:	4b04      	ldr	r3, [pc, #16]	; (8017290 <__locale_ctype_ptr+0x14>)
 801727e:	4a05      	ldr	r2, [pc, #20]	; (8017294 <__locale_ctype_ptr+0x18>)
 8017280:	681b      	ldr	r3, [r3, #0]
 8017282:	6a1b      	ldr	r3, [r3, #32]
 8017284:	2b00      	cmp	r3, #0
 8017286:	bf08      	it	eq
 8017288:	4613      	moveq	r3, r2
 801728a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801728e:	4770      	bx	lr
 8017290:	2000000c 	.word	0x2000000c
 8017294:	20000070 	.word	0x20000070

08017298 <__localeconv_l>:
 8017298:	30f0      	adds	r0, #240	; 0xf0
 801729a:	4770      	bx	lr

0801729c <_localeconv_r>:
 801729c:	4b04      	ldr	r3, [pc, #16]	; (80172b0 <_localeconv_r+0x14>)
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	6a18      	ldr	r0, [r3, #32]
 80172a2:	4b04      	ldr	r3, [pc, #16]	; (80172b4 <_localeconv_r+0x18>)
 80172a4:	2800      	cmp	r0, #0
 80172a6:	bf08      	it	eq
 80172a8:	4618      	moveq	r0, r3
 80172aa:	30f0      	adds	r0, #240	; 0xf0
 80172ac:	4770      	bx	lr
 80172ae:	bf00      	nop
 80172b0:	2000000c 	.word	0x2000000c
 80172b4:	20000070 	.word	0x20000070

080172b8 <malloc>:
 80172b8:	4b02      	ldr	r3, [pc, #8]	; (80172c4 <malloc+0xc>)
 80172ba:	4601      	mov	r1, r0
 80172bc:	6818      	ldr	r0, [r3, #0]
 80172be:	f000 bc7b 	b.w	8017bb8 <_malloc_r>
 80172c2:	bf00      	nop
 80172c4:	2000000c 	.word	0x2000000c

080172c8 <__ascii_mbtowc>:
 80172c8:	b082      	sub	sp, #8
 80172ca:	b901      	cbnz	r1, 80172ce <__ascii_mbtowc+0x6>
 80172cc:	a901      	add	r1, sp, #4
 80172ce:	b142      	cbz	r2, 80172e2 <__ascii_mbtowc+0x1a>
 80172d0:	b14b      	cbz	r3, 80172e6 <__ascii_mbtowc+0x1e>
 80172d2:	7813      	ldrb	r3, [r2, #0]
 80172d4:	600b      	str	r3, [r1, #0]
 80172d6:	7812      	ldrb	r2, [r2, #0]
 80172d8:	1c10      	adds	r0, r2, #0
 80172da:	bf18      	it	ne
 80172dc:	2001      	movne	r0, #1
 80172de:	b002      	add	sp, #8
 80172e0:	4770      	bx	lr
 80172e2:	4610      	mov	r0, r2
 80172e4:	e7fb      	b.n	80172de <__ascii_mbtowc+0x16>
 80172e6:	f06f 0001 	mvn.w	r0, #1
 80172ea:	e7f8      	b.n	80172de <__ascii_mbtowc+0x16>

080172ec <memcpy>:
 80172ec:	b510      	push	{r4, lr}
 80172ee:	1e43      	subs	r3, r0, #1
 80172f0:	440a      	add	r2, r1
 80172f2:	4291      	cmp	r1, r2
 80172f4:	d100      	bne.n	80172f8 <memcpy+0xc>
 80172f6:	bd10      	pop	{r4, pc}
 80172f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80172fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017300:	e7f7      	b.n	80172f2 <memcpy+0x6>

08017302 <_Balloc>:
 8017302:	b570      	push	{r4, r5, r6, lr}
 8017304:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017306:	4604      	mov	r4, r0
 8017308:	460e      	mov	r6, r1
 801730a:	b93d      	cbnz	r5, 801731c <_Balloc+0x1a>
 801730c:	2010      	movs	r0, #16
 801730e:	f7ff ffd3 	bl	80172b8 <malloc>
 8017312:	6260      	str	r0, [r4, #36]	; 0x24
 8017314:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017318:	6005      	str	r5, [r0, #0]
 801731a:	60c5      	str	r5, [r0, #12]
 801731c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801731e:	68eb      	ldr	r3, [r5, #12]
 8017320:	b183      	cbz	r3, 8017344 <_Balloc+0x42>
 8017322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017324:	68db      	ldr	r3, [r3, #12]
 8017326:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801732a:	b9b8      	cbnz	r0, 801735c <_Balloc+0x5a>
 801732c:	2101      	movs	r1, #1
 801732e:	fa01 f506 	lsl.w	r5, r1, r6
 8017332:	1d6a      	adds	r2, r5, #5
 8017334:	0092      	lsls	r2, r2, #2
 8017336:	4620      	mov	r0, r4
 8017338:	f000 fbe1 	bl	8017afe <_calloc_r>
 801733c:	b160      	cbz	r0, 8017358 <_Balloc+0x56>
 801733e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8017342:	e00e      	b.n	8017362 <_Balloc+0x60>
 8017344:	2221      	movs	r2, #33	; 0x21
 8017346:	2104      	movs	r1, #4
 8017348:	4620      	mov	r0, r4
 801734a:	f000 fbd8 	bl	8017afe <_calloc_r>
 801734e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017350:	60e8      	str	r0, [r5, #12]
 8017352:	68db      	ldr	r3, [r3, #12]
 8017354:	2b00      	cmp	r3, #0
 8017356:	d1e4      	bne.n	8017322 <_Balloc+0x20>
 8017358:	2000      	movs	r0, #0
 801735a:	bd70      	pop	{r4, r5, r6, pc}
 801735c:	6802      	ldr	r2, [r0, #0]
 801735e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8017362:	2300      	movs	r3, #0
 8017364:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8017368:	e7f7      	b.n	801735a <_Balloc+0x58>

0801736a <_Bfree>:
 801736a:	b570      	push	{r4, r5, r6, lr}
 801736c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801736e:	4606      	mov	r6, r0
 8017370:	460d      	mov	r5, r1
 8017372:	b93c      	cbnz	r4, 8017384 <_Bfree+0x1a>
 8017374:	2010      	movs	r0, #16
 8017376:	f7ff ff9f 	bl	80172b8 <malloc>
 801737a:	6270      	str	r0, [r6, #36]	; 0x24
 801737c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017380:	6004      	str	r4, [r0, #0]
 8017382:	60c4      	str	r4, [r0, #12]
 8017384:	b13d      	cbz	r5, 8017396 <_Bfree+0x2c>
 8017386:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8017388:	686a      	ldr	r2, [r5, #4]
 801738a:	68db      	ldr	r3, [r3, #12]
 801738c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8017390:	6029      	str	r1, [r5, #0]
 8017392:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8017396:	bd70      	pop	{r4, r5, r6, pc}

08017398 <__multadd>:
 8017398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801739c:	690d      	ldr	r5, [r1, #16]
 801739e:	461f      	mov	r7, r3
 80173a0:	4606      	mov	r6, r0
 80173a2:	460c      	mov	r4, r1
 80173a4:	f101 0c14 	add.w	ip, r1, #20
 80173a8:	2300      	movs	r3, #0
 80173aa:	f8dc 0000 	ldr.w	r0, [ip]
 80173ae:	b281      	uxth	r1, r0
 80173b0:	fb02 7101 	mla	r1, r2, r1, r7
 80173b4:	0c0f      	lsrs	r7, r1, #16
 80173b6:	0c00      	lsrs	r0, r0, #16
 80173b8:	fb02 7000 	mla	r0, r2, r0, r7
 80173bc:	b289      	uxth	r1, r1
 80173be:	3301      	adds	r3, #1
 80173c0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80173c4:	429d      	cmp	r5, r3
 80173c6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80173ca:	f84c 1b04 	str.w	r1, [ip], #4
 80173ce:	dcec      	bgt.n	80173aa <__multadd+0x12>
 80173d0:	b1d7      	cbz	r7, 8017408 <__multadd+0x70>
 80173d2:	68a3      	ldr	r3, [r4, #8]
 80173d4:	42ab      	cmp	r3, r5
 80173d6:	dc12      	bgt.n	80173fe <__multadd+0x66>
 80173d8:	6861      	ldr	r1, [r4, #4]
 80173da:	4630      	mov	r0, r6
 80173dc:	3101      	adds	r1, #1
 80173de:	f7ff ff90 	bl	8017302 <_Balloc>
 80173e2:	6922      	ldr	r2, [r4, #16]
 80173e4:	3202      	adds	r2, #2
 80173e6:	f104 010c 	add.w	r1, r4, #12
 80173ea:	4680      	mov	r8, r0
 80173ec:	0092      	lsls	r2, r2, #2
 80173ee:	300c      	adds	r0, #12
 80173f0:	f7ff ff7c 	bl	80172ec <memcpy>
 80173f4:	4621      	mov	r1, r4
 80173f6:	4630      	mov	r0, r6
 80173f8:	f7ff ffb7 	bl	801736a <_Bfree>
 80173fc:	4644      	mov	r4, r8
 80173fe:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8017402:	3501      	adds	r5, #1
 8017404:	615f      	str	r7, [r3, #20]
 8017406:	6125      	str	r5, [r4, #16]
 8017408:	4620      	mov	r0, r4
 801740a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801740e <__s2b>:
 801740e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017412:	460c      	mov	r4, r1
 8017414:	4615      	mov	r5, r2
 8017416:	461f      	mov	r7, r3
 8017418:	2209      	movs	r2, #9
 801741a:	3308      	adds	r3, #8
 801741c:	4606      	mov	r6, r0
 801741e:	fb93 f3f2 	sdiv	r3, r3, r2
 8017422:	2100      	movs	r1, #0
 8017424:	2201      	movs	r2, #1
 8017426:	429a      	cmp	r2, r3
 8017428:	db20      	blt.n	801746c <__s2b+0x5e>
 801742a:	4630      	mov	r0, r6
 801742c:	f7ff ff69 	bl	8017302 <_Balloc>
 8017430:	9b08      	ldr	r3, [sp, #32]
 8017432:	6143      	str	r3, [r0, #20]
 8017434:	2d09      	cmp	r5, #9
 8017436:	f04f 0301 	mov.w	r3, #1
 801743a:	6103      	str	r3, [r0, #16]
 801743c:	dd19      	ble.n	8017472 <__s2b+0x64>
 801743e:	f104 0809 	add.w	r8, r4, #9
 8017442:	46c1      	mov	r9, r8
 8017444:	442c      	add	r4, r5
 8017446:	f819 3b01 	ldrb.w	r3, [r9], #1
 801744a:	4601      	mov	r1, r0
 801744c:	3b30      	subs	r3, #48	; 0x30
 801744e:	220a      	movs	r2, #10
 8017450:	4630      	mov	r0, r6
 8017452:	f7ff ffa1 	bl	8017398 <__multadd>
 8017456:	45a1      	cmp	r9, r4
 8017458:	d1f5      	bne.n	8017446 <__s2b+0x38>
 801745a:	eb08 0405 	add.w	r4, r8, r5
 801745e:	3c08      	subs	r4, #8
 8017460:	1b2d      	subs	r5, r5, r4
 8017462:	1963      	adds	r3, r4, r5
 8017464:	42bb      	cmp	r3, r7
 8017466:	db07      	blt.n	8017478 <__s2b+0x6a>
 8017468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801746c:	0052      	lsls	r2, r2, #1
 801746e:	3101      	adds	r1, #1
 8017470:	e7d9      	b.n	8017426 <__s2b+0x18>
 8017472:	340a      	adds	r4, #10
 8017474:	2509      	movs	r5, #9
 8017476:	e7f3      	b.n	8017460 <__s2b+0x52>
 8017478:	f814 3b01 	ldrb.w	r3, [r4], #1
 801747c:	4601      	mov	r1, r0
 801747e:	3b30      	subs	r3, #48	; 0x30
 8017480:	220a      	movs	r2, #10
 8017482:	4630      	mov	r0, r6
 8017484:	f7ff ff88 	bl	8017398 <__multadd>
 8017488:	e7eb      	b.n	8017462 <__s2b+0x54>

0801748a <__hi0bits>:
 801748a:	0c02      	lsrs	r2, r0, #16
 801748c:	0412      	lsls	r2, r2, #16
 801748e:	4603      	mov	r3, r0
 8017490:	b9b2      	cbnz	r2, 80174c0 <__hi0bits+0x36>
 8017492:	0403      	lsls	r3, r0, #16
 8017494:	2010      	movs	r0, #16
 8017496:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801749a:	bf04      	itt	eq
 801749c:	021b      	lsleq	r3, r3, #8
 801749e:	3008      	addeq	r0, #8
 80174a0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80174a4:	bf04      	itt	eq
 80174a6:	011b      	lsleq	r3, r3, #4
 80174a8:	3004      	addeq	r0, #4
 80174aa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80174ae:	bf04      	itt	eq
 80174b0:	009b      	lsleq	r3, r3, #2
 80174b2:	3002      	addeq	r0, #2
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	db06      	blt.n	80174c6 <__hi0bits+0x3c>
 80174b8:	005b      	lsls	r3, r3, #1
 80174ba:	d503      	bpl.n	80174c4 <__hi0bits+0x3a>
 80174bc:	3001      	adds	r0, #1
 80174be:	4770      	bx	lr
 80174c0:	2000      	movs	r0, #0
 80174c2:	e7e8      	b.n	8017496 <__hi0bits+0xc>
 80174c4:	2020      	movs	r0, #32
 80174c6:	4770      	bx	lr

080174c8 <__lo0bits>:
 80174c8:	6803      	ldr	r3, [r0, #0]
 80174ca:	f013 0207 	ands.w	r2, r3, #7
 80174ce:	4601      	mov	r1, r0
 80174d0:	d00b      	beq.n	80174ea <__lo0bits+0x22>
 80174d2:	07da      	lsls	r2, r3, #31
 80174d4:	d423      	bmi.n	801751e <__lo0bits+0x56>
 80174d6:	0798      	lsls	r0, r3, #30
 80174d8:	bf49      	itett	mi
 80174da:	085b      	lsrmi	r3, r3, #1
 80174dc:	089b      	lsrpl	r3, r3, #2
 80174de:	2001      	movmi	r0, #1
 80174e0:	600b      	strmi	r3, [r1, #0]
 80174e2:	bf5c      	itt	pl
 80174e4:	600b      	strpl	r3, [r1, #0]
 80174e6:	2002      	movpl	r0, #2
 80174e8:	4770      	bx	lr
 80174ea:	b298      	uxth	r0, r3
 80174ec:	b9a8      	cbnz	r0, 801751a <__lo0bits+0x52>
 80174ee:	0c1b      	lsrs	r3, r3, #16
 80174f0:	2010      	movs	r0, #16
 80174f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80174f6:	bf04      	itt	eq
 80174f8:	0a1b      	lsreq	r3, r3, #8
 80174fa:	3008      	addeq	r0, #8
 80174fc:	071a      	lsls	r2, r3, #28
 80174fe:	bf04      	itt	eq
 8017500:	091b      	lsreq	r3, r3, #4
 8017502:	3004      	addeq	r0, #4
 8017504:	079a      	lsls	r2, r3, #30
 8017506:	bf04      	itt	eq
 8017508:	089b      	lsreq	r3, r3, #2
 801750a:	3002      	addeq	r0, #2
 801750c:	07da      	lsls	r2, r3, #31
 801750e:	d402      	bmi.n	8017516 <__lo0bits+0x4e>
 8017510:	085b      	lsrs	r3, r3, #1
 8017512:	d006      	beq.n	8017522 <__lo0bits+0x5a>
 8017514:	3001      	adds	r0, #1
 8017516:	600b      	str	r3, [r1, #0]
 8017518:	4770      	bx	lr
 801751a:	4610      	mov	r0, r2
 801751c:	e7e9      	b.n	80174f2 <__lo0bits+0x2a>
 801751e:	2000      	movs	r0, #0
 8017520:	4770      	bx	lr
 8017522:	2020      	movs	r0, #32
 8017524:	4770      	bx	lr

08017526 <__i2b>:
 8017526:	b510      	push	{r4, lr}
 8017528:	460c      	mov	r4, r1
 801752a:	2101      	movs	r1, #1
 801752c:	f7ff fee9 	bl	8017302 <_Balloc>
 8017530:	2201      	movs	r2, #1
 8017532:	6144      	str	r4, [r0, #20]
 8017534:	6102      	str	r2, [r0, #16]
 8017536:	bd10      	pop	{r4, pc}

08017538 <__multiply>:
 8017538:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801753c:	4614      	mov	r4, r2
 801753e:	690a      	ldr	r2, [r1, #16]
 8017540:	6923      	ldr	r3, [r4, #16]
 8017542:	429a      	cmp	r2, r3
 8017544:	bfb8      	it	lt
 8017546:	460b      	movlt	r3, r1
 8017548:	4688      	mov	r8, r1
 801754a:	bfbc      	itt	lt
 801754c:	46a0      	movlt	r8, r4
 801754e:	461c      	movlt	r4, r3
 8017550:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8017554:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017558:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801755c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8017560:	eb07 0609 	add.w	r6, r7, r9
 8017564:	42b3      	cmp	r3, r6
 8017566:	bfb8      	it	lt
 8017568:	3101      	addlt	r1, #1
 801756a:	f7ff feca 	bl	8017302 <_Balloc>
 801756e:	f100 0514 	add.w	r5, r0, #20
 8017572:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8017576:	462b      	mov	r3, r5
 8017578:	2200      	movs	r2, #0
 801757a:	4573      	cmp	r3, lr
 801757c:	d316      	bcc.n	80175ac <__multiply+0x74>
 801757e:	f104 0214 	add.w	r2, r4, #20
 8017582:	f108 0114 	add.w	r1, r8, #20
 8017586:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801758a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801758e:	9300      	str	r3, [sp, #0]
 8017590:	9b00      	ldr	r3, [sp, #0]
 8017592:	9201      	str	r2, [sp, #4]
 8017594:	4293      	cmp	r3, r2
 8017596:	d80c      	bhi.n	80175b2 <__multiply+0x7a>
 8017598:	2e00      	cmp	r6, #0
 801759a:	dd03      	ble.n	80175a4 <__multiply+0x6c>
 801759c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	d05d      	beq.n	8017660 <__multiply+0x128>
 80175a4:	6106      	str	r6, [r0, #16]
 80175a6:	b003      	add	sp, #12
 80175a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80175ac:	f843 2b04 	str.w	r2, [r3], #4
 80175b0:	e7e3      	b.n	801757a <__multiply+0x42>
 80175b2:	f8b2 b000 	ldrh.w	fp, [r2]
 80175b6:	f1bb 0f00 	cmp.w	fp, #0
 80175ba:	d023      	beq.n	8017604 <__multiply+0xcc>
 80175bc:	4689      	mov	r9, r1
 80175be:	46ac      	mov	ip, r5
 80175c0:	f04f 0800 	mov.w	r8, #0
 80175c4:	f859 4b04 	ldr.w	r4, [r9], #4
 80175c8:	f8dc a000 	ldr.w	sl, [ip]
 80175cc:	b2a3      	uxth	r3, r4
 80175ce:	fa1f fa8a 	uxth.w	sl, sl
 80175d2:	fb0b a303 	mla	r3, fp, r3, sl
 80175d6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80175da:	f8dc 4000 	ldr.w	r4, [ip]
 80175de:	4443      	add	r3, r8
 80175e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80175e4:	fb0b 840a 	mla	r4, fp, sl, r8
 80175e8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80175ec:	46e2      	mov	sl, ip
 80175ee:	b29b      	uxth	r3, r3
 80175f0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80175f4:	454f      	cmp	r7, r9
 80175f6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80175fa:	f84a 3b04 	str.w	r3, [sl], #4
 80175fe:	d82b      	bhi.n	8017658 <__multiply+0x120>
 8017600:	f8cc 8004 	str.w	r8, [ip, #4]
 8017604:	9b01      	ldr	r3, [sp, #4]
 8017606:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801760a:	3204      	adds	r2, #4
 801760c:	f1ba 0f00 	cmp.w	sl, #0
 8017610:	d020      	beq.n	8017654 <__multiply+0x11c>
 8017612:	682b      	ldr	r3, [r5, #0]
 8017614:	4689      	mov	r9, r1
 8017616:	46a8      	mov	r8, r5
 8017618:	f04f 0b00 	mov.w	fp, #0
 801761c:	f8b9 c000 	ldrh.w	ip, [r9]
 8017620:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8017624:	fb0a 440c 	mla	r4, sl, ip, r4
 8017628:	445c      	add	r4, fp
 801762a:	46c4      	mov	ip, r8
 801762c:	b29b      	uxth	r3, r3
 801762e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8017632:	f84c 3b04 	str.w	r3, [ip], #4
 8017636:	f859 3b04 	ldr.w	r3, [r9], #4
 801763a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801763e:	0c1b      	lsrs	r3, r3, #16
 8017640:	fb0a b303 	mla	r3, sl, r3, fp
 8017644:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8017648:	454f      	cmp	r7, r9
 801764a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801764e:	d805      	bhi.n	801765c <__multiply+0x124>
 8017650:	f8c8 3004 	str.w	r3, [r8, #4]
 8017654:	3504      	adds	r5, #4
 8017656:	e79b      	b.n	8017590 <__multiply+0x58>
 8017658:	46d4      	mov	ip, sl
 801765a:	e7b3      	b.n	80175c4 <__multiply+0x8c>
 801765c:	46e0      	mov	r8, ip
 801765e:	e7dd      	b.n	801761c <__multiply+0xe4>
 8017660:	3e01      	subs	r6, #1
 8017662:	e799      	b.n	8017598 <__multiply+0x60>

08017664 <__pow5mult>:
 8017664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017668:	4615      	mov	r5, r2
 801766a:	f012 0203 	ands.w	r2, r2, #3
 801766e:	4606      	mov	r6, r0
 8017670:	460f      	mov	r7, r1
 8017672:	d007      	beq.n	8017684 <__pow5mult+0x20>
 8017674:	3a01      	subs	r2, #1
 8017676:	4c21      	ldr	r4, [pc, #132]	; (80176fc <__pow5mult+0x98>)
 8017678:	2300      	movs	r3, #0
 801767a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801767e:	f7ff fe8b 	bl	8017398 <__multadd>
 8017682:	4607      	mov	r7, r0
 8017684:	10ad      	asrs	r5, r5, #2
 8017686:	d035      	beq.n	80176f4 <__pow5mult+0x90>
 8017688:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801768a:	b93c      	cbnz	r4, 801769c <__pow5mult+0x38>
 801768c:	2010      	movs	r0, #16
 801768e:	f7ff fe13 	bl	80172b8 <malloc>
 8017692:	6270      	str	r0, [r6, #36]	; 0x24
 8017694:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017698:	6004      	str	r4, [r0, #0]
 801769a:	60c4      	str	r4, [r0, #12]
 801769c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80176a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80176a4:	b94c      	cbnz	r4, 80176ba <__pow5mult+0x56>
 80176a6:	f240 2171 	movw	r1, #625	; 0x271
 80176aa:	4630      	mov	r0, r6
 80176ac:	f7ff ff3b 	bl	8017526 <__i2b>
 80176b0:	2300      	movs	r3, #0
 80176b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80176b6:	4604      	mov	r4, r0
 80176b8:	6003      	str	r3, [r0, #0]
 80176ba:	f04f 0800 	mov.w	r8, #0
 80176be:	07eb      	lsls	r3, r5, #31
 80176c0:	d50a      	bpl.n	80176d8 <__pow5mult+0x74>
 80176c2:	4639      	mov	r1, r7
 80176c4:	4622      	mov	r2, r4
 80176c6:	4630      	mov	r0, r6
 80176c8:	f7ff ff36 	bl	8017538 <__multiply>
 80176cc:	4639      	mov	r1, r7
 80176ce:	4681      	mov	r9, r0
 80176d0:	4630      	mov	r0, r6
 80176d2:	f7ff fe4a 	bl	801736a <_Bfree>
 80176d6:	464f      	mov	r7, r9
 80176d8:	106d      	asrs	r5, r5, #1
 80176da:	d00b      	beq.n	80176f4 <__pow5mult+0x90>
 80176dc:	6820      	ldr	r0, [r4, #0]
 80176de:	b938      	cbnz	r0, 80176f0 <__pow5mult+0x8c>
 80176e0:	4622      	mov	r2, r4
 80176e2:	4621      	mov	r1, r4
 80176e4:	4630      	mov	r0, r6
 80176e6:	f7ff ff27 	bl	8017538 <__multiply>
 80176ea:	6020      	str	r0, [r4, #0]
 80176ec:	f8c0 8000 	str.w	r8, [r0]
 80176f0:	4604      	mov	r4, r0
 80176f2:	e7e4      	b.n	80176be <__pow5mult+0x5a>
 80176f4:	4638      	mov	r0, r7
 80176f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80176fa:	bf00      	nop
 80176fc:	08018ea8 	.word	0x08018ea8

08017700 <__lshift>:
 8017700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017704:	460c      	mov	r4, r1
 8017706:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801770a:	6923      	ldr	r3, [r4, #16]
 801770c:	6849      	ldr	r1, [r1, #4]
 801770e:	eb0a 0903 	add.w	r9, sl, r3
 8017712:	68a3      	ldr	r3, [r4, #8]
 8017714:	4607      	mov	r7, r0
 8017716:	4616      	mov	r6, r2
 8017718:	f109 0501 	add.w	r5, r9, #1
 801771c:	42ab      	cmp	r3, r5
 801771e:	db32      	blt.n	8017786 <__lshift+0x86>
 8017720:	4638      	mov	r0, r7
 8017722:	f7ff fdee 	bl	8017302 <_Balloc>
 8017726:	2300      	movs	r3, #0
 8017728:	4680      	mov	r8, r0
 801772a:	f100 0114 	add.w	r1, r0, #20
 801772e:	461a      	mov	r2, r3
 8017730:	4553      	cmp	r3, sl
 8017732:	db2b      	blt.n	801778c <__lshift+0x8c>
 8017734:	6920      	ldr	r0, [r4, #16]
 8017736:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801773a:	f104 0314 	add.w	r3, r4, #20
 801773e:	f016 021f 	ands.w	r2, r6, #31
 8017742:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017746:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801774a:	d025      	beq.n	8017798 <__lshift+0x98>
 801774c:	f1c2 0e20 	rsb	lr, r2, #32
 8017750:	2000      	movs	r0, #0
 8017752:	681e      	ldr	r6, [r3, #0]
 8017754:	468a      	mov	sl, r1
 8017756:	4096      	lsls	r6, r2
 8017758:	4330      	orrs	r0, r6
 801775a:	f84a 0b04 	str.w	r0, [sl], #4
 801775e:	f853 0b04 	ldr.w	r0, [r3], #4
 8017762:	459c      	cmp	ip, r3
 8017764:	fa20 f00e 	lsr.w	r0, r0, lr
 8017768:	d814      	bhi.n	8017794 <__lshift+0x94>
 801776a:	6048      	str	r0, [r1, #4]
 801776c:	b108      	cbz	r0, 8017772 <__lshift+0x72>
 801776e:	f109 0502 	add.w	r5, r9, #2
 8017772:	3d01      	subs	r5, #1
 8017774:	4638      	mov	r0, r7
 8017776:	f8c8 5010 	str.w	r5, [r8, #16]
 801777a:	4621      	mov	r1, r4
 801777c:	f7ff fdf5 	bl	801736a <_Bfree>
 8017780:	4640      	mov	r0, r8
 8017782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017786:	3101      	adds	r1, #1
 8017788:	005b      	lsls	r3, r3, #1
 801778a:	e7c7      	b.n	801771c <__lshift+0x1c>
 801778c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8017790:	3301      	adds	r3, #1
 8017792:	e7cd      	b.n	8017730 <__lshift+0x30>
 8017794:	4651      	mov	r1, sl
 8017796:	e7dc      	b.n	8017752 <__lshift+0x52>
 8017798:	3904      	subs	r1, #4
 801779a:	f853 2b04 	ldr.w	r2, [r3], #4
 801779e:	f841 2f04 	str.w	r2, [r1, #4]!
 80177a2:	459c      	cmp	ip, r3
 80177a4:	d8f9      	bhi.n	801779a <__lshift+0x9a>
 80177a6:	e7e4      	b.n	8017772 <__lshift+0x72>

080177a8 <__mcmp>:
 80177a8:	6903      	ldr	r3, [r0, #16]
 80177aa:	690a      	ldr	r2, [r1, #16]
 80177ac:	1a9b      	subs	r3, r3, r2
 80177ae:	b530      	push	{r4, r5, lr}
 80177b0:	d10c      	bne.n	80177cc <__mcmp+0x24>
 80177b2:	0092      	lsls	r2, r2, #2
 80177b4:	3014      	adds	r0, #20
 80177b6:	3114      	adds	r1, #20
 80177b8:	1884      	adds	r4, r0, r2
 80177ba:	4411      	add	r1, r2
 80177bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80177c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80177c4:	4295      	cmp	r5, r2
 80177c6:	d003      	beq.n	80177d0 <__mcmp+0x28>
 80177c8:	d305      	bcc.n	80177d6 <__mcmp+0x2e>
 80177ca:	2301      	movs	r3, #1
 80177cc:	4618      	mov	r0, r3
 80177ce:	bd30      	pop	{r4, r5, pc}
 80177d0:	42a0      	cmp	r0, r4
 80177d2:	d3f3      	bcc.n	80177bc <__mcmp+0x14>
 80177d4:	e7fa      	b.n	80177cc <__mcmp+0x24>
 80177d6:	f04f 33ff 	mov.w	r3, #4294967295
 80177da:	e7f7      	b.n	80177cc <__mcmp+0x24>

080177dc <__mdiff>:
 80177dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80177e0:	460d      	mov	r5, r1
 80177e2:	4607      	mov	r7, r0
 80177e4:	4611      	mov	r1, r2
 80177e6:	4628      	mov	r0, r5
 80177e8:	4614      	mov	r4, r2
 80177ea:	f7ff ffdd 	bl	80177a8 <__mcmp>
 80177ee:	1e06      	subs	r6, r0, #0
 80177f0:	d108      	bne.n	8017804 <__mdiff+0x28>
 80177f2:	4631      	mov	r1, r6
 80177f4:	4638      	mov	r0, r7
 80177f6:	f7ff fd84 	bl	8017302 <_Balloc>
 80177fa:	2301      	movs	r3, #1
 80177fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8017800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017804:	bfa4      	itt	ge
 8017806:	4623      	movge	r3, r4
 8017808:	462c      	movge	r4, r5
 801780a:	4638      	mov	r0, r7
 801780c:	6861      	ldr	r1, [r4, #4]
 801780e:	bfa6      	itte	ge
 8017810:	461d      	movge	r5, r3
 8017812:	2600      	movge	r6, #0
 8017814:	2601      	movlt	r6, #1
 8017816:	f7ff fd74 	bl	8017302 <_Balloc>
 801781a:	692b      	ldr	r3, [r5, #16]
 801781c:	60c6      	str	r6, [r0, #12]
 801781e:	6926      	ldr	r6, [r4, #16]
 8017820:	f105 0914 	add.w	r9, r5, #20
 8017824:	f104 0214 	add.w	r2, r4, #20
 8017828:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801782c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8017830:	f100 0514 	add.w	r5, r0, #20
 8017834:	f04f 0e00 	mov.w	lr, #0
 8017838:	f852 ab04 	ldr.w	sl, [r2], #4
 801783c:	f859 4b04 	ldr.w	r4, [r9], #4
 8017840:	fa1e f18a 	uxtah	r1, lr, sl
 8017844:	b2a3      	uxth	r3, r4
 8017846:	1ac9      	subs	r1, r1, r3
 8017848:	0c23      	lsrs	r3, r4, #16
 801784a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801784e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8017852:	b289      	uxth	r1, r1
 8017854:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8017858:	45c8      	cmp	r8, r9
 801785a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801785e:	4694      	mov	ip, r2
 8017860:	f845 3b04 	str.w	r3, [r5], #4
 8017864:	d8e8      	bhi.n	8017838 <__mdiff+0x5c>
 8017866:	45bc      	cmp	ip, r7
 8017868:	d304      	bcc.n	8017874 <__mdiff+0x98>
 801786a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801786e:	b183      	cbz	r3, 8017892 <__mdiff+0xb6>
 8017870:	6106      	str	r6, [r0, #16]
 8017872:	e7c5      	b.n	8017800 <__mdiff+0x24>
 8017874:	f85c 1b04 	ldr.w	r1, [ip], #4
 8017878:	fa1e f381 	uxtah	r3, lr, r1
 801787c:	141a      	asrs	r2, r3, #16
 801787e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8017882:	b29b      	uxth	r3, r3
 8017884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017888:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801788c:	f845 3b04 	str.w	r3, [r5], #4
 8017890:	e7e9      	b.n	8017866 <__mdiff+0x8a>
 8017892:	3e01      	subs	r6, #1
 8017894:	e7e9      	b.n	801786a <__mdiff+0x8e>
	...

08017898 <__ulp>:
 8017898:	4b12      	ldr	r3, [pc, #72]	; (80178e4 <__ulp+0x4c>)
 801789a:	ee10 2a90 	vmov	r2, s1
 801789e:	401a      	ands	r2, r3
 80178a0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80178a4:	2b00      	cmp	r3, #0
 80178a6:	dd04      	ble.n	80178b2 <__ulp+0x1a>
 80178a8:	2000      	movs	r0, #0
 80178aa:	4619      	mov	r1, r3
 80178ac:	ec41 0b10 	vmov	d0, r0, r1
 80178b0:	4770      	bx	lr
 80178b2:	425b      	negs	r3, r3
 80178b4:	151b      	asrs	r3, r3, #20
 80178b6:	2b13      	cmp	r3, #19
 80178b8:	f04f 0000 	mov.w	r0, #0
 80178bc:	f04f 0100 	mov.w	r1, #0
 80178c0:	dc04      	bgt.n	80178cc <__ulp+0x34>
 80178c2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80178c6:	fa42 f103 	asr.w	r1, r2, r3
 80178ca:	e7ef      	b.n	80178ac <__ulp+0x14>
 80178cc:	3b14      	subs	r3, #20
 80178ce:	2b1e      	cmp	r3, #30
 80178d0:	f04f 0201 	mov.w	r2, #1
 80178d4:	bfda      	itte	le
 80178d6:	f1c3 031f 	rsble	r3, r3, #31
 80178da:	fa02 f303 	lslle.w	r3, r2, r3
 80178de:	4613      	movgt	r3, r2
 80178e0:	4618      	mov	r0, r3
 80178e2:	e7e3      	b.n	80178ac <__ulp+0x14>
 80178e4:	7ff00000 	.word	0x7ff00000

080178e8 <__b2d>:
 80178e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178ea:	6905      	ldr	r5, [r0, #16]
 80178ec:	f100 0714 	add.w	r7, r0, #20
 80178f0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80178f4:	1f2e      	subs	r6, r5, #4
 80178f6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80178fa:	4620      	mov	r0, r4
 80178fc:	f7ff fdc5 	bl	801748a <__hi0bits>
 8017900:	f1c0 0320 	rsb	r3, r0, #32
 8017904:	280a      	cmp	r0, #10
 8017906:	600b      	str	r3, [r1, #0]
 8017908:	f8df c074 	ldr.w	ip, [pc, #116]	; 8017980 <__b2d+0x98>
 801790c:	dc14      	bgt.n	8017938 <__b2d+0x50>
 801790e:	f1c0 0e0b 	rsb	lr, r0, #11
 8017912:	fa24 f10e 	lsr.w	r1, r4, lr
 8017916:	42b7      	cmp	r7, r6
 8017918:	ea41 030c 	orr.w	r3, r1, ip
 801791c:	bf34      	ite	cc
 801791e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017922:	2100      	movcs	r1, #0
 8017924:	3015      	adds	r0, #21
 8017926:	fa04 f000 	lsl.w	r0, r4, r0
 801792a:	fa21 f10e 	lsr.w	r1, r1, lr
 801792e:	ea40 0201 	orr.w	r2, r0, r1
 8017932:	ec43 2b10 	vmov	d0, r2, r3
 8017936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017938:	42b7      	cmp	r7, r6
 801793a:	bf3a      	itte	cc
 801793c:	f1a5 0608 	subcc.w	r6, r5, #8
 8017940:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8017944:	2100      	movcs	r1, #0
 8017946:	380b      	subs	r0, #11
 8017948:	d015      	beq.n	8017976 <__b2d+0x8e>
 801794a:	4084      	lsls	r4, r0
 801794c:	f1c0 0520 	rsb	r5, r0, #32
 8017950:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8017954:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8017958:	42be      	cmp	r6, r7
 801795a:	fa21 fc05 	lsr.w	ip, r1, r5
 801795e:	ea44 030c 	orr.w	r3, r4, ip
 8017962:	bf8c      	ite	hi
 8017964:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8017968:	2400      	movls	r4, #0
 801796a:	fa01 f000 	lsl.w	r0, r1, r0
 801796e:	40ec      	lsrs	r4, r5
 8017970:	ea40 0204 	orr.w	r2, r0, r4
 8017974:	e7dd      	b.n	8017932 <__b2d+0x4a>
 8017976:	ea44 030c 	orr.w	r3, r4, ip
 801797a:	460a      	mov	r2, r1
 801797c:	e7d9      	b.n	8017932 <__b2d+0x4a>
 801797e:	bf00      	nop
 8017980:	3ff00000 	.word	0x3ff00000

08017984 <__d2b>:
 8017984:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017988:	460e      	mov	r6, r1
 801798a:	2101      	movs	r1, #1
 801798c:	ec59 8b10 	vmov	r8, r9, d0
 8017990:	4615      	mov	r5, r2
 8017992:	f7ff fcb6 	bl	8017302 <_Balloc>
 8017996:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801799a:	4607      	mov	r7, r0
 801799c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80179a0:	bb34      	cbnz	r4, 80179f0 <__d2b+0x6c>
 80179a2:	9301      	str	r3, [sp, #4]
 80179a4:	f1b8 0300 	subs.w	r3, r8, #0
 80179a8:	d027      	beq.n	80179fa <__d2b+0x76>
 80179aa:	a802      	add	r0, sp, #8
 80179ac:	f840 3d08 	str.w	r3, [r0, #-8]!
 80179b0:	f7ff fd8a 	bl	80174c8 <__lo0bits>
 80179b4:	9900      	ldr	r1, [sp, #0]
 80179b6:	b1f0      	cbz	r0, 80179f6 <__d2b+0x72>
 80179b8:	9a01      	ldr	r2, [sp, #4]
 80179ba:	f1c0 0320 	rsb	r3, r0, #32
 80179be:	fa02 f303 	lsl.w	r3, r2, r3
 80179c2:	430b      	orrs	r3, r1
 80179c4:	40c2      	lsrs	r2, r0
 80179c6:	617b      	str	r3, [r7, #20]
 80179c8:	9201      	str	r2, [sp, #4]
 80179ca:	9b01      	ldr	r3, [sp, #4]
 80179cc:	61bb      	str	r3, [r7, #24]
 80179ce:	2b00      	cmp	r3, #0
 80179d0:	bf14      	ite	ne
 80179d2:	2102      	movne	r1, #2
 80179d4:	2101      	moveq	r1, #1
 80179d6:	6139      	str	r1, [r7, #16]
 80179d8:	b1c4      	cbz	r4, 8017a0c <__d2b+0x88>
 80179da:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80179de:	4404      	add	r4, r0
 80179e0:	6034      	str	r4, [r6, #0]
 80179e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80179e6:	6028      	str	r0, [r5, #0]
 80179e8:	4638      	mov	r0, r7
 80179ea:	b003      	add	sp, #12
 80179ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80179f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80179f4:	e7d5      	b.n	80179a2 <__d2b+0x1e>
 80179f6:	6179      	str	r1, [r7, #20]
 80179f8:	e7e7      	b.n	80179ca <__d2b+0x46>
 80179fa:	a801      	add	r0, sp, #4
 80179fc:	f7ff fd64 	bl	80174c8 <__lo0bits>
 8017a00:	9b01      	ldr	r3, [sp, #4]
 8017a02:	617b      	str	r3, [r7, #20]
 8017a04:	2101      	movs	r1, #1
 8017a06:	6139      	str	r1, [r7, #16]
 8017a08:	3020      	adds	r0, #32
 8017a0a:	e7e5      	b.n	80179d8 <__d2b+0x54>
 8017a0c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8017a10:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017a14:	6030      	str	r0, [r6, #0]
 8017a16:	6918      	ldr	r0, [r3, #16]
 8017a18:	f7ff fd37 	bl	801748a <__hi0bits>
 8017a1c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8017a20:	e7e1      	b.n	80179e6 <__d2b+0x62>

08017a22 <__ratio>:
 8017a22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a26:	4688      	mov	r8, r1
 8017a28:	4669      	mov	r1, sp
 8017a2a:	4681      	mov	r9, r0
 8017a2c:	f7ff ff5c 	bl	80178e8 <__b2d>
 8017a30:	a901      	add	r1, sp, #4
 8017a32:	4640      	mov	r0, r8
 8017a34:	ec57 6b10 	vmov	r6, r7, d0
 8017a38:	f7ff ff56 	bl	80178e8 <__b2d>
 8017a3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8017a40:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017a44:	eba3 0c02 	sub.w	ip, r3, r2
 8017a48:	e9dd 3200 	ldrd	r3, r2, [sp]
 8017a4c:	1a9b      	subs	r3, r3, r2
 8017a4e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8017a52:	ec5b ab10 	vmov	sl, fp, d0
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	bfce      	itee	gt
 8017a5a:	463a      	movgt	r2, r7
 8017a5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8017a60:	465a      	movle	r2, fp
 8017a62:	4659      	mov	r1, fp
 8017a64:	463d      	mov	r5, r7
 8017a66:	bfd4      	ite	le
 8017a68:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8017a6c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8017a70:	4630      	mov	r0, r6
 8017a72:	ee10 2a10 	vmov	r2, s0
 8017a76:	460b      	mov	r3, r1
 8017a78:	4629      	mov	r1, r5
 8017a7a:	f7e8 feff 	bl	800087c <__aeabi_ddiv>
 8017a7e:	ec41 0b10 	vmov	d0, r0, r1
 8017a82:	b003      	add	sp, #12
 8017a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017a88 <__copybits>:
 8017a88:	3901      	subs	r1, #1
 8017a8a:	b510      	push	{r4, lr}
 8017a8c:	1149      	asrs	r1, r1, #5
 8017a8e:	6914      	ldr	r4, [r2, #16]
 8017a90:	3101      	adds	r1, #1
 8017a92:	f102 0314 	add.w	r3, r2, #20
 8017a96:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8017a9a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8017a9e:	42a3      	cmp	r3, r4
 8017aa0:	4602      	mov	r2, r0
 8017aa2:	d303      	bcc.n	8017aac <__copybits+0x24>
 8017aa4:	2300      	movs	r3, #0
 8017aa6:	428a      	cmp	r2, r1
 8017aa8:	d305      	bcc.n	8017ab6 <__copybits+0x2e>
 8017aaa:	bd10      	pop	{r4, pc}
 8017aac:	f853 2b04 	ldr.w	r2, [r3], #4
 8017ab0:	f840 2b04 	str.w	r2, [r0], #4
 8017ab4:	e7f3      	b.n	8017a9e <__copybits+0x16>
 8017ab6:	f842 3b04 	str.w	r3, [r2], #4
 8017aba:	e7f4      	b.n	8017aa6 <__copybits+0x1e>

08017abc <__any_on>:
 8017abc:	f100 0214 	add.w	r2, r0, #20
 8017ac0:	6900      	ldr	r0, [r0, #16]
 8017ac2:	114b      	asrs	r3, r1, #5
 8017ac4:	4298      	cmp	r0, r3
 8017ac6:	b510      	push	{r4, lr}
 8017ac8:	db11      	blt.n	8017aee <__any_on+0x32>
 8017aca:	dd0a      	ble.n	8017ae2 <__any_on+0x26>
 8017acc:	f011 011f 	ands.w	r1, r1, #31
 8017ad0:	d007      	beq.n	8017ae2 <__any_on+0x26>
 8017ad2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017ad6:	fa24 f001 	lsr.w	r0, r4, r1
 8017ada:	fa00 f101 	lsl.w	r1, r0, r1
 8017ade:	428c      	cmp	r4, r1
 8017ae0:	d10b      	bne.n	8017afa <__any_on+0x3e>
 8017ae2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017ae6:	4293      	cmp	r3, r2
 8017ae8:	d803      	bhi.n	8017af2 <__any_on+0x36>
 8017aea:	2000      	movs	r0, #0
 8017aec:	bd10      	pop	{r4, pc}
 8017aee:	4603      	mov	r3, r0
 8017af0:	e7f7      	b.n	8017ae2 <__any_on+0x26>
 8017af2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017af6:	2900      	cmp	r1, #0
 8017af8:	d0f5      	beq.n	8017ae6 <__any_on+0x2a>
 8017afa:	2001      	movs	r0, #1
 8017afc:	e7f6      	b.n	8017aec <__any_on+0x30>

08017afe <_calloc_r>:
 8017afe:	b538      	push	{r3, r4, r5, lr}
 8017b00:	fb02 f401 	mul.w	r4, r2, r1
 8017b04:	4621      	mov	r1, r4
 8017b06:	f000 f857 	bl	8017bb8 <_malloc_r>
 8017b0a:	4605      	mov	r5, r0
 8017b0c:	b118      	cbz	r0, 8017b16 <_calloc_r+0x18>
 8017b0e:	4622      	mov	r2, r4
 8017b10:	2100      	movs	r1, #0
 8017b12:	f7fc fc9f 	bl	8014454 <memset>
 8017b16:	4628      	mov	r0, r5
 8017b18:	bd38      	pop	{r3, r4, r5, pc}
	...

08017b1c <_free_r>:
 8017b1c:	b538      	push	{r3, r4, r5, lr}
 8017b1e:	4605      	mov	r5, r0
 8017b20:	2900      	cmp	r1, #0
 8017b22:	d045      	beq.n	8017bb0 <_free_r+0x94>
 8017b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017b28:	1f0c      	subs	r4, r1, #4
 8017b2a:	2b00      	cmp	r3, #0
 8017b2c:	bfb8      	it	lt
 8017b2e:	18e4      	addlt	r4, r4, r3
 8017b30:	f000 fe30 	bl	8018794 <__malloc_lock>
 8017b34:	4a1f      	ldr	r2, [pc, #124]	; (8017bb4 <_free_r+0x98>)
 8017b36:	6813      	ldr	r3, [r2, #0]
 8017b38:	4610      	mov	r0, r2
 8017b3a:	b933      	cbnz	r3, 8017b4a <_free_r+0x2e>
 8017b3c:	6063      	str	r3, [r4, #4]
 8017b3e:	6014      	str	r4, [r2, #0]
 8017b40:	4628      	mov	r0, r5
 8017b42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017b46:	f000 be26 	b.w	8018796 <__malloc_unlock>
 8017b4a:	42a3      	cmp	r3, r4
 8017b4c:	d90c      	bls.n	8017b68 <_free_r+0x4c>
 8017b4e:	6821      	ldr	r1, [r4, #0]
 8017b50:	1862      	adds	r2, r4, r1
 8017b52:	4293      	cmp	r3, r2
 8017b54:	bf04      	itt	eq
 8017b56:	681a      	ldreq	r2, [r3, #0]
 8017b58:	685b      	ldreq	r3, [r3, #4]
 8017b5a:	6063      	str	r3, [r4, #4]
 8017b5c:	bf04      	itt	eq
 8017b5e:	1852      	addeq	r2, r2, r1
 8017b60:	6022      	streq	r2, [r4, #0]
 8017b62:	6004      	str	r4, [r0, #0]
 8017b64:	e7ec      	b.n	8017b40 <_free_r+0x24>
 8017b66:	4613      	mov	r3, r2
 8017b68:	685a      	ldr	r2, [r3, #4]
 8017b6a:	b10a      	cbz	r2, 8017b70 <_free_r+0x54>
 8017b6c:	42a2      	cmp	r2, r4
 8017b6e:	d9fa      	bls.n	8017b66 <_free_r+0x4a>
 8017b70:	6819      	ldr	r1, [r3, #0]
 8017b72:	1858      	adds	r0, r3, r1
 8017b74:	42a0      	cmp	r0, r4
 8017b76:	d10b      	bne.n	8017b90 <_free_r+0x74>
 8017b78:	6820      	ldr	r0, [r4, #0]
 8017b7a:	4401      	add	r1, r0
 8017b7c:	1858      	adds	r0, r3, r1
 8017b7e:	4282      	cmp	r2, r0
 8017b80:	6019      	str	r1, [r3, #0]
 8017b82:	d1dd      	bne.n	8017b40 <_free_r+0x24>
 8017b84:	6810      	ldr	r0, [r2, #0]
 8017b86:	6852      	ldr	r2, [r2, #4]
 8017b88:	605a      	str	r2, [r3, #4]
 8017b8a:	4401      	add	r1, r0
 8017b8c:	6019      	str	r1, [r3, #0]
 8017b8e:	e7d7      	b.n	8017b40 <_free_r+0x24>
 8017b90:	d902      	bls.n	8017b98 <_free_r+0x7c>
 8017b92:	230c      	movs	r3, #12
 8017b94:	602b      	str	r3, [r5, #0]
 8017b96:	e7d3      	b.n	8017b40 <_free_r+0x24>
 8017b98:	6820      	ldr	r0, [r4, #0]
 8017b9a:	1821      	adds	r1, r4, r0
 8017b9c:	428a      	cmp	r2, r1
 8017b9e:	bf04      	itt	eq
 8017ba0:	6811      	ldreq	r1, [r2, #0]
 8017ba2:	6852      	ldreq	r2, [r2, #4]
 8017ba4:	6062      	str	r2, [r4, #4]
 8017ba6:	bf04      	itt	eq
 8017ba8:	1809      	addeq	r1, r1, r0
 8017baa:	6021      	streq	r1, [r4, #0]
 8017bac:	605c      	str	r4, [r3, #4]
 8017bae:	e7c7      	b.n	8017b40 <_free_r+0x24>
 8017bb0:	bd38      	pop	{r3, r4, r5, pc}
 8017bb2:	bf00      	nop
 8017bb4:	200481d0 	.word	0x200481d0

08017bb8 <_malloc_r>:
 8017bb8:	b570      	push	{r4, r5, r6, lr}
 8017bba:	1ccd      	adds	r5, r1, #3
 8017bbc:	f025 0503 	bic.w	r5, r5, #3
 8017bc0:	3508      	adds	r5, #8
 8017bc2:	2d0c      	cmp	r5, #12
 8017bc4:	bf38      	it	cc
 8017bc6:	250c      	movcc	r5, #12
 8017bc8:	2d00      	cmp	r5, #0
 8017bca:	4606      	mov	r6, r0
 8017bcc:	db01      	blt.n	8017bd2 <_malloc_r+0x1a>
 8017bce:	42a9      	cmp	r1, r5
 8017bd0:	d903      	bls.n	8017bda <_malloc_r+0x22>
 8017bd2:	230c      	movs	r3, #12
 8017bd4:	6033      	str	r3, [r6, #0]
 8017bd6:	2000      	movs	r0, #0
 8017bd8:	bd70      	pop	{r4, r5, r6, pc}
 8017bda:	f000 fddb 	bl	8018794 <__malloc_lock>
 8017bde:	4a21      	ldr	r2, [pc, #132]	; (8017c64 <_malloc_r+0xac>)
 8017be0:	6814      	ldr	r4, [r2, #0]
 8017be2:	4621      	mov	r1, r4
 8017be4:	b991      	cbnz	r1, 8017c0c <_malloc_r+0x54>
 8017be6:	4c20      	ldr	r4, [pc, #128]	; (8017c68 <_malloc_r+0xb0>)
 8017be8:	6823      	ldr	r3, [r4, #0]
 8017bea:	b91b      	cbnz	r3, 8017bf4 <_malloc_r+0x3c>
 8017bec:	4630      	mov	r0, r6
 8017bee:	f000 fc91 	bl	8018514 <_sbrk_r>
 8017bf2:	6020      	str	r0, [r4, #0]
 8017bf4:	4629      	mov	r1, r5
 8017bf6:	4630      	mov	r0, r6
 8017bf8:	f000 fc8c 	bl	8018514 <_sbrk_r>
 8017bfc:	1c43      	adds	r3, r0, #1
 8017bfe:	d124      	bne.n	8017c4a <_malloc_r+0x92>
 8017c00:	230c      	movs	r3, #12
 8017c02:	6033      	str	r3, [r6, #0]
 8017c04:	4630      	mov	r0, r6
 8017c06:	f000 fdc6 	bl	8018796 <__malloc_unlock>
 8017c0a:	e7e4      	b.n	8017bd6 <_malloc_r+0x1e>
 8017c0c:	680b      	ldr	r3, [r1, #0]
 8017c0e:	1b5b      	subs	r3, r3, r5
 8017c10:	d418      	bmi.n	8017c44 <_malloc_r+0x8c>
 8017c12:	2b0b      	cmp	r3, #11
 8017c14:	d90f      	bls.n	8017c36 <_malloc_r+0x7e>
 8017c16:	600b      	str	r3, [r1, #0]
 8017c18:	50cd      	str	r5, [r1, r3]
 8017c1a:	18cc      	adds	r4, r1, r3
 8017c1c:	4630      	mov	r0, r6
 8017c1e:	f000 fdba 	bl	8018796 <__malloc_unlock>
 8017c22:	f104 000b 	add.w	r0, r4, #11
 8017c26:	1d23      	adds	r3, r4, #4
 8017c28:	f020 0007 	bic.w	r0, r0, #7
 8017c2c:	1ac3      	subs	r3, r0, r3
 8017c2e:	d0d3      	beq.n	8017bd8 <_malloc_r+0x20>
 8017c30:	425a      	negs	r2, r3
 8017c32:	50e2      	str	r2, [r4, r3]
 8017c34:	e7d0      	b.n	8017bd8 <_malloc_r+0x20>
 8017c36:	428c      	cmp	r4, r1
 8017c38:	684b      	ldr	r3, [r1, #4]
 8017c3a:	bf16      	itet	ne
 8017c3c:	6063      	strne	r3, [r4, #4]
 8017c3e:	6013      	streq	r3, [r2, #0]
 8017c40:	460c      	movne	r4, r1
 8017c42:	e7eb      	b.n	8017c1c <_malloc_r+0x64>
 8017c44:	460c      	mov	r4, r1
 8017c46:	6849      	ldr	r1, [r1, #4]
 8017c48:	e7cc      	b.n	8017be4 <_malloc_r+0x2c>
 8017c4a:	1cc4      	adds	r4, r0, #3
 8017c4c:	f024 0403 	bic.w	r4, r4, #3
 8017c50:	42a0      	cmp	r0, r4
 8017c52:	d005      	beq.n	8017c60 <_malloc_r+0xa8>
 8017c54:	1a21      	subs	r1, r4, r0
 8017c56:	4630      	mov	r0, r6
 8017c58:	f000 fc5c 	bl	8018514 <_sbrk_r>
 8017c5c:	3001      	adds	r0, #1
 8017c5e:	d0cf      	beq.n	8017c00 <_malloc_r+0x48>
 8017c60:	6025      	str	r5, [r4, #0]
 8017c62:	e7db      	b.n	8017c1c <_malloc_r+0x64>
 8017c64:	200481d0 	.word	0x200481d0
 8017c68:	200481d4 	.word	0x200481d4

08017c6c <__ssputs_r>:
 8017c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017c70:	688e      	ldr	r6, [r1, #8]
 8017c72:	429e      	cmp	r6, r3
 8017c74:	4682      	mov	sl, r0
 8017c76:	460c      	mov	r4, r1
 8017c78:	4690      	mov	r8, r2
 8017c7a:	4699      	mov	r9, r3
 8017c7c:	d837      	bhi.n	8017cee <__ssputs_r+0x82>
 8017c7e:	898a      	ldrh	r2, [r1, #12]
 8017c80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8017c84:	d031      	beq.n	8017cea <__ssputs_r+0x7e>
 8017c86:	6825      	ldr	r5, [r4, #0]
 8017c88:	6909      	ldr	r1, [r1, #16]
 8017c8a:	1a6f      	subs	r7, r5, r1
 8017c8c:	6965      	ldr	r5, [r4, #20]
 8017c8e:	2302      	movs	r3, #2
 8017c90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017c94:	fb95 f5f3 	sdiv	r5, r5, r3
 8017c98:	f109 0301 	add.w	r3, r9, #1
 8017c9c:	443b      	add	r3, r7
 8017c9e:	429d      	cmp	r5, r3
 8017ca0:	bf38      	it	cc
 8017ca2:	461d      	movcc	r5, r3
 8017ca4:	0553      	lsls	r3, r2, #21
 8017ca6:	d530      	bpl.n	8017d0a <__ssputs_r+0x9e>
 8017ca8:	4629      	mov	r1, r5
 8017caa:	f7ff ff85 	bl	8017bb8 <_malloc_r>
 8017cae:	4606      	mov	r6, r0
 8017cb0:	b950      	cbnz	r0, 8017cc8 <__ssputs_r+0x5c>
 8017cb2:	230c      	movs	r3, #12
 8017cb4:	f8ca 3000 	str.w	r3, [sl]
 8017cb8:	89a3      	ldrh	r3, [r4, #12]
 8017cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017cbe:	81a3      	strh	r3, [r4, #12]
 8017cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8017cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017cc8:	463a      	mov	r2, r7
 8017cca:	6921      	ldr	r1, [r4, #16]
 8017ccc:	f7ff fb0e 	bl	80172ec <memcpy>
 8017cd0:	89a3      	ldrh	r3, [r4, #12]
 8017cd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017cda:	81a3      	strh	r3, [r4, #12]
 8017cdc:	6126      	str	r6, [r4, #16]
 8017cde:	6165      	str	r5, [r4, #20]
 8017ce0:	443e      	add	r6, r7
 8017ce2:	1bed      	subs	r5, r5, r7
 8017ce4:	6026      	str	r6, [r4, #0]
 8017ce6:	60a5      	str	r5, [r4, #8]
 8017ce8:	464e      	mov	r6, r9
 8017cea:	454e      	cmp	r6, r9
 8017cec:	d900      	bls.n	8017cf0 <__ssputs_r+0x84>
 8017cee:	464e      	mov	r6, r9
 8017cf0:	4632      	mov	r2, r6
 8017cf2:	4641      	mov	r1, r8
 8017cf4:	6820      	ldr	r0, [r4, #0]
 8017cf6:	f000 fd34 	bl	8018762 <memmove>
 8017cfa:	68a3      	ldr	r3, [r4, #8]
 8017cfc:	1b9b      	subs	r3, r3, r6
 8017cfe:	60a3      	str	r3, [r4, #8]
 8017d00:	6823      	ldr	r3, [r4, #0]
 8017d02:	441e      	add	r6, r3
 8017d04:	6026      	str	r6, [r4, #0]
 8017d06:	2000      	movs	r0, #0
 8017d08:	e7dc      	b.n	8017cc4 <__ssputs_r+0x58>
 8017d0a:	462a      	mov	r2, r5
 8017d0c:	f000 fd44 	bl	8018798 <_realloc_r>
 8017d10:	4606      	mov	r6, r0
 8017d12:	2800      	cmp	r0, #0
 8017d14:	d1e2      	bne.n	8017cdc <__ssputs_r+0x70>
 8017d16:	6921      	ldr	r1, [r4, #16]
 8017d18:	4650      	mov	r0, sl
 8017d1a:	f7ff feff 	bl	8017b1c <_free_r>
 8017d1e:	e7c8      	b.n	8017cb2 <__ssputs_r+0x46>

08017d20 <_svfiprintf_r>:
 8017d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d24:	461d      	mov	r5, r3
 8017d26:	898b      	ldrh	r3, [r1, #12]
 8017d28:	061f      	lsls	r7, r3, #24
 8017d2a:	b09d      	sub	sp, #116	; 0x74
 8017d2c:	4680      	mov	r8, r0
 8017d2e:	460c      	mov	r4, r1
 8017d30:	4616      	mov	r6, r2
 8017d32:	d50f      	bpl.n	8017d54 <_svfiprintf_r+0x34>
 8017d34:	690b      	ldr	r3, [r1, #16]
 8017d36:	b96b      	cbnz	r3, 8017d54 <_svfiprintf_r+0x34>
 8017d38:	2140      	movs	r1, #64	; 0x40
 8017d3a:	f7ff ff3d 	bl	8017bb8 <_malloc_r>
 8017d3e:	6020      	str	r0, [r4, #0]
 8017d40:	6120      	str	r0, [r4, #16]
 8017d42:	b928      	cbnz	r0, 8017d50 <_svfiprintf_r+0x30>
 8017d44:	230c      	movs	r3, #12
 8017d46:	f8c8 3000 	str.w	r3, [r8]
 8017d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8017d4e:	e0c8      	b.n	8017ee2 <_svfiprintf_r+0x1c2>
 8017d50:	2340      	movs	r3, #64	; 0x40
 8017d52:	6163      	str	r3, [r4, #20]
 8017d54:	2300      	movs	r3, #0
 8017d56:	9309      	str	r3, [sp, #36]	; 0x24
 8017d58:	2320      	movs	r3, #32
 8017d5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017d5e:	2330      	movs	r3, #48	; 0x30
 8017d60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017d64:	9503      	str	r5, [sp, #12]
 8017d66:	f04f 0b01 	mov.w	fp, #1
 8017d6a:	4637      	mov	r7, r6
 8017d6c:	463d      	mov	r5, r7
 8017d6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017d72:	b10b      	cbz	r3, 8017d78 <_svfiprintf_r+0x58>
 8017d74:	2b25      	cmp	r3, #37	; 0x25
 8017d76:	d13e      	bne.n	8017df6 <_svfiprintf_r+0xd6>
 8017d78:	ebb7 0a06 	subs.w	sl, r7, r6
 8017d7c:	d00b      	beq.n	8017d96 <_svfiprintf_r+0x76>
 8017d7e:	4653      	mov	r3, sl
 8017d80:	4632      	mov	r2, r6
 8017d82:	4621      	mov	r1, r4
 8017d84:	4640      	mov	r0, r8
 8017d86:	f7ff ff71 	bl	8017c6c <__ssputs_r>
 8017d8a:	3001      	adds	r0, #1
 8017d8c:	f000 80a4 	beq.w	8017ed8 <_svfiprintf_r+0x1b8>
 8017d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017d92:	4453      	add	r3, sl
 8017d94:	9309      	str	r3, [sp, #36]	; 0x24
 8017d96:	783b      	ldrb	r3, [r7, #0]
 8017d98:	2b00      	cmp	r3, #0
 8017d9a:	f000 809d 	beq.w	8017ed8 <_svfiprintf_r+0x1b8>
 8017d9e:	2300      	movs	r3, #0
 8017da0:	f04f 32ff 	mov.w	r2, #4294967295
 8017da4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017da8:	9304      	str	r3, [sp, #16]
 8017daa:	9307      	str	r3, [sp, #28]
 8017dac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017db0:	931a      	str	r3, [sp, #104]	; 0x68
 8017db2:	462f      	mov	r7, r5
 8017db4:	2205      	movs	r2, #5
 8017db6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8017dba:	4850      	ldr	r0, [pc, #320]	; (8017efc <_svfiprintf_r+0x1dc>)
 8017dbc:	f7e8 fa28 	bl	8000210 <memchr>
 8017dc0:	9b04      	ldr	r3, [sp, #16]
 8017dc2:	b9d0      	cbnz	r0, 8017dfa <_svfiprintf_r+0xda>
 8017dc4:	06d9      	lsls	r1, r3, #27
 8017dc6:	bf44      	itt	mi
 8017dc8:	2220      	movmi	r2, #32
 8017dca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017dce:	071a      	lsls	r2, r3, #28
 8017dd0:	bf44      	itt	mi
 8017dd2:	222b      	movmi	r2, #43	; 0x2b
 8017dd4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017dd8:	782a      	ldrb	r2, [r5, #0]
 8017dda:	2a2a      	cmp	r2, #42	; 0x2a
 8017ddc:	d015      	beq.n	8017e0a <_svfiprintf_r+0xea>
 8017dde:	9a07      	ldr	r2, [sp, #28]
 8017de0:	462f      	mov	r7, r5
 8017de2:	2000      	movs	r0, #0
 8017de4:	250a      	movs	r5, #10
 8017de6:	4639      	mov	r1, r7
 8017de8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017dec:	3b30      	subs	r3, #48	; 0x30
 8017dee:	2b09      	cmp	r3, #9
 8017df0:	d94d      	bls.n	8017e8e <_svfiprintf_r+0x16e>
 8017df2:	b1b8      	cbz	r0, 8017e24 <_svfiprintf_r+0x104>
 8017df4:	e00f      	b.n	8017e16 <_svfiprintf_r+0xf6>
 8017df6:	462f      	mov	r7, r5
 8017df8:	e7b8      	b.n	8017d6c <_svfiprintf_r+0x4c>
 8017dfa:	4a40      	ldr	r2, [pc, #256]	; (8017efc <_svfiprintf_r+0x1dc>)
 8017dfc:	1a80      	subs	r0, r0, r2
 8017dfe:	fa0b f000 	lsl.w	r0, fp, r0
 8017e02:	4318      	orrs	r0, r3
 8017e04:	9004      	str	r0, [sp, #16]
 8017e06:	463d      	mov	r5, r7
 8017e08:	e7d3      	b.n	8017db2 <_svfiprintf_r+0x92>
 8017e0a:	9a03      	ldr	r2, [sp, #12]
 8017e0c:	1d11      	adds	r1, r2, #4
 8017e0e:	6812      	ldr	r2, [r2, #0]
 8017e10:	9103      	str	r1, [sp, #12]
 8017e12:	2a00      	cmp	r2, #0
 8017e14:	db01      	blt.n	8017e1a <_svfiprintf_r+0xfa>
 8017e16:	9207      	str	r2, [sp, #28]
 8017e18:	e004      	b.n	8017e24 <_svfiprintf_r+0x104>
 8017e1a:	4252      	negs	r2, r2
 8017e1c:	f043 0302 	orr.w	r3, r3, #2
 8017e20:	9207      	str	r2, [sp, #28]
 8017e22:	9304      	str	r3, [sp, #16]
 8017e24:	783b      	ldrb	r3, [r7, #0]
 8017e26:	2b2e      	cmp	r3, #46	; 0x2e
 8017e28:	d10c      	bne.n	8017e44 <_svfiprintf_r+0x124>
 8017e2a:	787b      	ldrb	r3, [r7, #1]
 8017e2c:	2b2a      	cmp	r3, #42	; 0x2a
 8017e2e:	d133      	bne.n	8017e98 <_svfiprintf_r+0x178>
 8017e30:	9b03      	ldr	r3, [sp, #12]
 8017e32:	1d1a      	adds	r2, r3, #4
 8017e34:	681b      	ldr	r3, [r3, #0]
 8017e36:	9203      	str	r2, [sp, #12]
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	bfb8      	it	lt
 8017e3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8017e40:	3702      	adds	r7, #2
 8017e42:	9305      	str	r3, [sp, #20]
 8017e44:	4d2e      	ldr	r5, [pc, #184]	; (8017f00 <_svfiprintf_r+0x1e0>)
 8017e46:	7839      	ldrb	r1, [r7, #0]
 8017e48:	2203      	movs	r2, #3
 8017e4a:	4628      	mov	r0, r5
 8017e4c:	f7e8 f9e0 	bl	8000210 <memchr>
 8017e50:	b138      	cbz	r0, 8017e62 <_svfiprintf_r+0x142>
 8017e52:	2340      	movs	r3, #64	; 0x40
 8017e54:	1b40      	subs	r0, r0, r5
 8017e56:	fa03 f000 	lsl.w	r0, r3, r0
 8017e5a:	9b04      	ldr	r3, [sp, #16]
 8017e5c:	4303      	orrs	r3, r0
 8017e5e:	3701      	adds	r7, #1
 8017e60:	9304      	str	r3, [sp, #16]
 8017e62:	7839      	ldrb	r1, [r7, #0]
 8017e64:	4827      	ldr	r0, [pc, #156]	; (8017f04 <_svfiprintf_r+0x1e4>)
 8017e66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017e6a:	2206      	movs	r2, #6
 8017e6c:	1c7e      	adds	r6, r7, #1
 8017e6e:	f7e8 f9cf 	bl	8000210 <memchr>
 8017e72:	2800      	cmp	r0, #0
 8017e74:	d038      	beq.n	8017ee8 <_svfiprintf_r+0x1c8>
 8017e76:	4b24      	ldr	r3, [pc, #144]	; (8017f08 <_svfiprintf_r+0x1e8>)
 8017e78:	bb13      	cbnz	r3, 8017ec0 <_svfiprintf_r+0x1a0>
 8017e7a:	9b03      	ldr	r3, [sp, #12]
 8017e7c:	3307      	adds	r3, #7
 8017e7e:	f023 0307 	bic.w	r3, r3, #7
 8017e82:	3308      	adds	r3, #8
 8017e84:	9303      	str	r3, [sp, #12]
 8017e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017e88:	444b      	add	r3, r9
 8017e8a:	9309      	str	r3, [sp, #36]	; 0x24
 8017e8c:	e76d      	b.n	8017d6a <_svfiprintf_r+0x4a>
 8017e8e:	fb05 3202 	mla	r2, r5, r2, r3
 8017e92:	2001      	movs	r0, #1
 8017e94:	460f      	mov	r7, r1
 8017e96:	e7a6      	b.n	8017de6 <_svfiprintf_r+0xc6>
 8017e98:	2300      	movs	r3, #0
 8017e9a:	3701      	adds	r7, #1
 8017e9c:	9305      	str	r3, [sp, #20]
 8017e9e:	4619      	mov	r1, r3
 8017ea0:	250a      	movs	r5, #10
 8017ea2:	4638      	mov	r0, r7
 8017ea4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017ea8:	3a30      	subs	r2, #48	; 0x30
 8017eaa:	2a09      	cmp	r2, #9
 8017eac:	d903      	bls.n	8017eb6 <_svfiprintf_r+0x196>
 8017eae:	2b00      	cmp	r3, #0
 8017eb0:	d0c8      	beq.n	8017e44 <_svfiprintf_r+0x124>
 8017eb2:	9105      	str	r1, [sp, #20]
 8017eb4:	e7c6      	b.n	8017e44 <_svfiprintf_r+0x124>
 8017eb6:	fb05 2101 	mla	r1, r5, r1, r2
 8017eba:	2301      	movs	r3, #1
 8017ebc:	4607      	mov	r7, r0
 8017ebe:	e7f0      	b.n	8017ea2 <_svfiprintf_r+0x182>
 8017ec0:	ab03      	add	r3, sp, #12
 8017ec2:	9300      	str	r3, [sp, #0]
 8017ec4:	4622      	mov	r2, r4
 8017ec6:	4b11      	ldr	r3, [pc, #68]	; (8017f0c <_svfiprintf_r+0x1ec>)
 8017ec8:	a904      	add	r1, sp, #16
 8017eca:	4640      	mov	r0, r8
 8017ecc:	f7fc fb5e 	bl	801458c <_printf_float>
 8017ed0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017ed4:	4681      	mov	r9, r0
 8017ed6:	d1d6      	bne.n	8017e86 <_svfiprintf_r+0x166>
 8017ed8:	89a3      	ldrh	r3, [r4, #12]
 8017eda:	065b      	lsls	r3, r3, #25
 8017edc:	f53f af35 	bmi.w	8017d4a <_svfiprintf_r+0x2a>
 8017ee0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017ee2:	b01d      	add	sp, #116	; 0x74
 8017ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017ee8:	ab03      	add	r3, sp, #12
 8017eea:	9300      	str	r3, [sp, #0]
 8017eec:	4622      	mov	r2, r4
 8017eee:	4b07      	ldr	r3, [pc, #28]	; (8017f0c <_svfiprintf_r+0x1ec>)
 8017ef0:	a904      	add	r1, sp, #16
 8017ef2:	4640      	mov	r0, r8
 8017ef4:	f7fc fe00 	bl	8014af8 <_printf_i>
 8017ef8:	e7ea      	b.n	8017ed0 <_svfiprintf_r+0x1b0>
 8017efa:	bf00      	nop
 8017efc:	08018eb4 	.word	0x08018eb4
 8017f00:	08018eba 	.word	0x08018eba
 8017f04:	08018ebe 	.word	0x08018ebe
 8017f08:	0801458d 	.word	0x0801458d
 8017f0c:	08017c6d 	.word	0x08017c6d

08017f10 <_sungetc_r>:
 8017f10:	b538      	push	{r3, r4, r5, lr}
 8017f12:	1c4b      	adds	r3, r1, #1
 8017f14:	4614      	mov	r4, r2
 8017f16:	d103      	bne.n	8017f20 <_sungetc_r+0x10>
 8017f18:	f04f 35ff 	mov.w	r5, #4294967295
 8017f1c:	4628      	mov	r0, r5
 8017f1e:	bd38      	pop	{r3, r4, r5, pc}
 8017f20:	8993      	ldrh	r3, [r2, #12]
 8017f22:	f023 0320 	bic.w	r3, r3, #32
 8017f26:	8193      	strh	r3, [r2, #12]
 8017f28:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017f2a:	6852      	ldr	r2, [r2, #4]
 8017f2c:	b2cd      	uxtb	r5, r1
 8017f2e:	b18b      	cbz	r3, 8017f54 <_sungetc_r+0x44>
 8017f30:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8017f32:	4293      	cmp	r3, r2
 8017f34:	dd08      	ble.n	8017f48 <_sungetc_r+0x38>
 8017f36:	6823      	ldr	r3, [r4, #0]
 8017f38:	1e5a      	subs	r2, r3, #1
 8017f3a:	6022      	str	r2, [r4, #0]
 8017f3c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8017f40:	6863      	ldr	r3, [r4, #4]
 8017f42:	3301      	adds	r3, #1
 8017f44:	6063      	str	r3, [r4, #4]
 8017f46:	e7e9      	b.n	8017f1c <_sungetc_r+0xc>
 8017f48:	4621      	mov	r1, r4
 8017f4a:	f000 fbc3 	bl	80186d4 <__submore>
 8017f4e:	2800      	cmp	r0, #0
 8017f50:	d0f1      	beq.n	8017f36 <_sungetc_r+0x26>
 8017f52:	e7e1      	b.n	8017f18 <_sungetc_r+0x8>
 8017f54:	6921      	ldr	r1, [r4, #16]
 8017f56:	6823      	ldr	r3, [r4, #0]
 8017f58:	b151      	cbz	r1, 8017f70 <_sungetc_r+0x60>
 8017f5a:	4299      	cmp	r1, r3
 8017f5c:	d208      	bcs.n	8017f70 <_sungetc_r+0x60>
 8017f5e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8017f62:	42a9      	cmp	r1, r5
 8017f64:	d104      	bne.n	8017f70 <_sungetc_r+0x60>
 8017f66:	3b01      	subs	r3, #1
 8017f68:	3201      	adds	r2, #1
 8017f6a:	6023      	str	r3, [r4, #0]
 8017f6c:	6062      	str	r2, [r4, #4]
 8017f6e:	e7d5      	b.n	8017f1c <_sungetc_r+0xc>
 8017f70:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8017f74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017f78:	6363      	str	r3, [r4, #52]	; 0x34
 8017f7a:	2303      	movs	r3, #3
 8017f7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8017f7e:	4623      	mov	r3, r4
 8017f80:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017f84:	6023      	str	r3, [r4, #0]
 8017f86:	2301      	movs	r3, #1
 8017f88:	e7dc      	b.n	8017f44 <_sungetc_r+0x34>

08017f8a <__ssrefill_r>:
 8017f8a:	b510      	push	{r4, lr}
 8017f8c:	460c      	mov	r4, r1
 8017f8e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017f90:	b169      	cbz	r1, 8017fae <__ssrefill_r+0x24>
 8017f92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017f96:	4299      	cmp	r1, r3
 8017f98:	d001      	beq.n	8017f9e <__ssrefill_r+0x14>
 8017f9a:	f7ff fdbf 	bl	8017b1c <_free_r>
 8017f9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017fa0:	6063      	str	r3, [r4, #4]
 8017fa2:	2000      	movs	r0, #0
 8017fa4:	6360      	str	r0, [r4, #52]	; 0x34
 8017fa6:	b113      	cbz	r3, 8017fae <__ssrefill_r+0x24>
 8017fa8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8017faa:	6023      	str	r3, [r4, #0]
 8017fac:	bd10      	pop	{r4, pc}
 8017fae:	6923      	ldr	r3, [r4, #16]
 8017fb0:	6023      	str	r3, [r4, #0]
 8017fb2:	2300      	movs	r3, #0
 8017fb4:	6063      	str	r3, [r4, #4]
 8017fb6:	89a3      	ldrh	r3, [r4, #12]
 8017fb8:	f043 0320 	orr.w	r3, r3, #32
 8017fbc:	81a3      	strh	r3, [r4, #12]
 8017fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8017fc2:	e7f3      	b.n	8017fac <__ssrefill_r+0x22>

08017fc4 <__ssvfiscanf_r>:
 8017fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fc8:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8017fcc:	460c      	mov	r4, r1
 8017fce:	2100      	movs	r1, #0
 8017fd0:	9144      	str	r1, [sp, #272]	; 0x110
 8017fd2:	9145      	str	r1, [sp, #276]	; 0x114
 8017fd4:	499f      	ldr	r1, [pc, #636]	; (8018254 <__ssvfiscanf_r+0x290>)
 8017fd6:	91a0      	str	r1, [sp, #640]	; 0x280
 8017fd8:	f10d 0804 	add.w	r8, sp, #4
 8017fdc:	499e      	ldr	r1, [pc, #632]	; (8018258 <__ssvfiscanf_r+0x294>)
 8017fde:	f8df 927c 	ldr.w	r9, [pc, #636]	; 801825c <__ssvfiscanf_r+0x298>
 8017fe2:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8017fe6:	4606      	mov	r6, r0
 8017fe8:	4692      	mov	sl, r2
 8017fea:	91a1      	str	r1, [sp, #644]	; 0x284
 8017fec:	9300      	str	r3, [sp, #0]
 8017fee:	270a      	movs	r7, #10
 8017ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	f000 812a 	beq.w	801824e <__ssvfiscanf_r+0x28a>
 8017ffa:	4655      	mov	r5, sl
 8017ffc:	f7ff f93e 	bl	801727c <__locale_ctype_ptr>
 8018000:	f815 bb01 	ldrb.w	fp, [r5], #1
 8018004:	4458      	add	r0, fp
 8018006:	7843      	ldrb	r3, [r0, #1]
 8018008:	f013 0308 	ands.w	r3, r3, #8
 801800c:	d01c      	beq.n	8018048 <__ssvfiscanf_r+0x84>
 801800e:	6863      	ldr	r3, [r4, #4]
 8018010:	2b00      	cmp	r3, #0
 8018012:	dd12      	ble.n	801803a <__ssvfiscanf_r+0x76>
 8018014:	f7ff f932 	bl	801727c <__locale_ctype_ptr>
 8018018:	6823      	ldr	r3, [r4, #0]
 801801a:	781a      	ldrb	r2, [r3, #0]
 801801c:	4410      	add	r0, r2
 801801e:	7842      	ldrb	r2, [r0, #1]
 8018020:	0712      	lsls	r2, r2, #28
 8018022:	d401      	bmi.n	8018028 <__ssvfiscanf_r+0x64>
 8018024:	46aa      	mov	sl, r5
 8018026:	e7e3      	b.n	8017ff0 <__ssvfiscanf_r+0x2c>
 8018028:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801802a:	3201      	adds	r2, #1
 801802c:	9245      	str	r2, [sp, #276]	; 0x114
 801802e:	6862      	ldr	r2, [r4, #4]
 8018030:	3301      	adds	r3, #1
 8018032:	3a01      	subs	r2, #1
 8018034:	6062      	str	r2, [r4, #4]
 8018036:	6023      	str	r3, [r4, #0]
 8018038:	e7e9      	b.n	801800e <__ssvfiscanf_r+0x4a>
 801803a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801803c:	4621      	mov	r1, r4
 801803e:	4630      	mov	r0, r6
 8018040:	4798      	blx	r3
 8018042:	2800      	cmp	r0, #0
 8018044:	d0e6      	beq.n	8018014 <__ssvfiscanf_r+0x50>
 8018046:	e7ed      	b.n	8018024 <__ssvfiscanf_r+0x60>
 8018048:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 801804c:	f040 8082 	bne.w	8018154 <__ssvfiscanf_r+0x190>
 8018050:	9343      	str	r3, [sp, #268]	; 0x10c
 8018052:	9341      	str	r3, [sp, #260]	; 0x104
 8018054:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8018058:	2b2a      	cmp	r3, #42	; 0x2a
 801805a:	d103      	bne.n	8018064 <__ssvfiscanf_r+0xa0>
 801805c:	2310      	movs	r3, #16
 801805e:	9341      	str	r3, [sp, #260]	; 0x104
 8018060:	f10a 0502 	add.w	r5, sl, #2
 8018064:	46aa      	mov	sl, r5
 8018066:	f815 1b01 	ldrb.w	r1, [r5], #1
 801806a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801806e:	2a09      	cmp	r2, #9
 8018070:	d922      	bls.n	80180b8 <__ssvfiscanf_r+0xf4>
 8018072:	2203      	movs	r2, #3
 8018074:	4879      	ldr	r0, [pc, #484]	; (801825c <__ssvfiscanf_r+0x298>)
 8018076:	f7e8 f8cb 	bl	8000210 <memchr>
 801807a:	b138      	cbz	r0, 801808c <__ssvfiscanf_r+0xc8>
 801807c:	eba0 0309 	sub.w	r3, r0, r9
 8018080:	2001      	movs	r0, #1
 8018082:	4098      	lsls	r0, r3
 8018084:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018086:	4318      	orrs	r0, r3
 8018088:	9041      	str	r0, [sp, #260]	; 0x104
 801808a:	46aa      	mov	sl, r5
 801808c:	f89a 3000 	ldrb.w	r3, [sl]
 8018090:	2b67      	cmp	r3, #103	; 0x67
 8018092:	f10a 0501 	add.w	r5, sl, #1
 8018096:	d82b      	bhi.n	80180f0 <__ssvfiscanf_r+0x12c>
 8018098:	2b65      	cmp	r3, #101	; 0x65
 801809a:	f080 809f 	bcs.w	80181dc <__ssvfiscanf_r+0x218>
 801809e:	2b47      	cmp	r3, #71	; 0x47
 80180a0:	d810      	bhi.n	80180c4 <__ssvfiscanf_r+0x100>
 80180a2:	2b45      	cmp	r3, #69	; 0x45
 80180a4:	f080 809a 	bcs.w	80181dc <__ssvfiscanf_r+0x218>
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d06c      	beq.n	8018186 <__ssvfiscanf_r+0x1c2>
 80180ac:	2b25      	cmp	r3, #37	; 0x25
 80180ae:	d051      	beq.n	8018154 <__ssvfiscanf_r+0x190>
 80180b0:	2303      	movs	r3, #3
 80180b2:	9347      	str	r3, [sp, #284]	; 0x11c
 80180b4:	9742      	str	r7, [sp, #264]	; 0x108
 80180b6:	e027      	b.n	8018108 <__ssvfiscanf_r+0x144>
 80180b8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80180ba:	fb07 1303 	mla	r3, r7, r3, r1
 80180be:	3b30      	subs	r3, #48	; 0x30
 80180c0:	9343      	str	r3, [sp, #268]	; 0x10c
 80180c2:	e7cf      	b.n	8018064 <__ssvfiscanf_r+0xa0>
 80180c4:	2b5b      	cmp	r3, #91	; 0x5b
 80180c6:	d06a      	beq.n	801819e <__ssvfiscanf_r+0x1da>
 80180c8:	d80c      	bhi.n	80180e4 <__ssvfiscanf_r+0x120>
 80180ca:	2b58      	cmp	r3, #88	; 0x58
 80180cc:	d1f0      	bne.n	80180b0 <__ssvfiscanf_r+0xec>
 80180ce:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80180d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80180d4:	9241      	str	r2, [sp, #260]	; 0x104
 80180d6:	2210      	movs	r2, #16
 80180d8:	9242      	str	r2, [sp, #264]	; 0x108
 80180da:	2b6e      	cmp	r3, #110	; 0x6e
 80180dc:	bf8c      	ite	hi
 80180de:	2304      	movhi	r3, #4
 80180e0:	2303      	movls	r3, #3
 80180e2:	e010      	b.n	8018106 <__ssvfiscanf_r+0x142>
 80180e4:	2b63      	cmp	r3, #99	; 0x63
 80180e6:	d065      	beq.n	80181b4 <__ssvfiscanf_r+0x1f0>
 80180e8:	2b64      	cmp	r3, #100	; 0x64
 80180ea:	d1e1      	bne.n	80180b0 <__ssvfiscanf_r+0xec>
 80180ec:	9742      	str	r7, [sp, #264]	; 0x108
 80180ee:	e7f4      	b.n	80180da <__ssvfiscanf_r+0x116>
 80180f0:	2b70      	cmp	r3, #112	; 0x70
 80180f2:	d04b      	beq.n	801818c <__ssvfiscanf_r+0x1c8>
 80180f4:	d826      	bhi.n	8018144 <__ssvfiscanf_r+0x180>
 80180f6:	2b6e      	cmp	r3, #110	; 0x6e
 80180f8:	d062      	beq.n	80181c0 <__ssvfiscanf_r+0x1fc>
 80180fa:	d84c      	bhi.n	8018196 <__ssvfiscanf_r+0x1d2>
 80180fc:	2b69      	cmp	r3, #105	; 0x69
 80180fe:	d1d7      	bne.n	80180b0 <__ssvfiscanf_r+0xec>
 8018100:	2300      	movs	r3, #0
 8018102:	9342      	str	r3, [sp, #264]	; 0x108
 8018104:	2303      	movs	r3, #3
 8018106:	9347      	str	r3, [sp, #284]	; 0x11c
 8018108:	6863      	ldr	r3, [r4, #4]
 801810a:	2b00      	cmp	r3, #0
 801810c:	dd68      	ble.n	80181e0 <__ssvfiscanf_r+0x21c>
 801810e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8018110:	0659      	lsls	r1, r3, #25
 8018112:	d407      	bmi.n	8018124 <__ssvfiscanf_r+0x160>
 8018114:	f7ff f8b2 	bl	801727c <__locale_ctype_ptr>
 8018118:	6823      	ldr	r3, [r4, #0]
 801811a:	781a      	ldrb	r2, [r3, #0]
 801811c:	4410      	add	r0, r2
 801811e:	7842      	ldrb	r2, [r0, #1]
 8018120:	0712      	lsls	r2, r2, #28
 8018122:	d464      	bmi.n	80181ee <__ssvfiscanf_r+0x22a>
 8018124:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8018126:	2b02      	cmp	r3, #2
 8018128:	dc73      	bgt.n	8018212 <__ssvfiscanf_r+0x24e>
 801812a:	466b      	mov	r3, sp
 801812c:	4622      	mov	r2, r4
 801812e:	a941      	add	r1, sp, #260	; 0x104
 8018130:	4630      	mov	r0, r6
 8018132:	f000 f897 	bl	8018264 <_scanf_chars>
 8018136:	2801      	cmp	r0, #1
 8018138:	f000 8089 	beq.w	801824e <__ssvfiscanf_r+0x28a>
 801813c:	2802      	cmp	r0, #2
 801813e:	f47f af71 	bne.w	8018024 <__ssvfiscanf_r+0x60>
 8018142:	e01d      	b.n	8018180 <__ssvfiscanf_r+0x1bc>
 8018144:	2b75      	cmp	r3, #117	; 0x75
 8018146:	d0d1      	beq.n	80180ec <__ssvfiscanf_r+0x128>
 8018148:	2b78      	cmp	r3, #120	; 0x78
 801814a:	d0c0      	beq.n	80180ce <__ssvfiscanf_r+0x10a>
 801814c:	2b73      	cmp	r3, #115	; 0x73
 801814e:	d1af      	bne.n	80180b0 <__ssvfiscanf_r+0xec>
 8018150:	2302      	movs	r3, #2
 8018152:	e7d8      	b.n	8018106 <__ssvfiscanf_r+0x142>
 8018154:	6863      	ldr	r3, [r4, #4]
 8018156:	2b00      	cmp	r3, #0
 8018158:	dd0c      	ble.n	8018174 <__ssvfiscanf_r+0x1b0>
 801815a:	6823      	ldr	r3, [r4, #0]
 801815c:	781a      	ldrb	r2, [r3, #0]
 801815e:	455a      	cmp	r2, fp
 8018160:	d175      	bne.n	801824e <__ssvfiscanf_r+0x28a>
 8018162:	3301      	adds	r3, #1
 8018164:	6862      	ldr	r2, [r4, #4]
 8018166:	6023      	str	r3, [r4, #0]
 8018168:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801816a:	3a01      	subs	r2, #1
 801816c:	3301      	adds	r3, #1
 801816e:	6062      	str	r2, [r4, #4]
 8018170:	9345      	str	r3, [sp, #276]	; 0x114
 8018172:	e757      	b.n	8018024 <__ssvfiscanf_r+0x60>
 8018174:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018176:	4621      	mov	r1, r4
 8018178:	4630      	mov	r0, r6
 801817a:	4798      	blx	r3
 801817c:	2800      	cmp	r0, #0
 801817e:	d0ec      	beq.n	801815a <__ssvfiscanf_r+0x196>
 8018180:	9844      	ldr	r0, [sp, #272]	; 0x110
 8018182:	2800      	cmp	r0, #0
 8018184:	d159      	bne.n	801823a <__ssvfiscanf_r+0x276>
 8018186:	f04f 30ff 	mov.w	r0, #4294967295
 801818a:	e05c      	b.n	8018246 <__ssvfiscanf_r+0x282>
 801818c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801818e:	f042 0220 	orr.w	r2, r2, #32
 8018192:	9241      	str	r2, [sp, #260]	; 0x104
 8018194:	e79b      	b.n	80180ce <__ssvfiscanf_r+0x10a>
 8018196:	2308      	movs	r3, #8
 8018198:	9342      	str	r3, [sp, #264]	; 0x108
 801819a:	2304      	movs	r3, #4
 801819c:	e7b3      	b.n	8018106 <__ssvfiscanf_r+0x142>
 801819e:	4629      	mov	r1, r5
 80181a0:	4640      	mov	r0, r8
 80181a2:	f000 f9c7 	bl	8018534 <__sccl>
 80181a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80181a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80181ac:	9341      	str	r3, [sp, #260]	; 0x104
 80181ae:	4605      	mov	r5, r0
 80181b0:	2301      	movs	r3, #1
 80181b2:	e7a8      	b.n	8018106 <__ssvfiscanf_r+0x142>
 80181b4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80181b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80181ba:	9341      	str	r3, [sp, #260]	; 0x104
 80181bc:	2300      	movs	r3, #0
 80181be:	e7a2      	b.n	8018106 <__ssvfiscanf_r+0x142>
 80181c0:	9841      	ldr	r0, [sp, #260]	; 0x104
 80181c2:	06c3      	lsls	r3, r0, #27
 80181c4:	f53f af2e 	bmi.w	8018024 <__ssvfiscanf_r+0x60>
 80181c8:	9b00      	ldr	r3, [sp, #0]
 80181ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80181cc:	1d19      	adds	r1, r3, #4
 80181ce:	9100      	str	r1, [sp, #0]
 80181d0:	681b      	ldr	r3, [r3, #0]
 80181d2:	07c0      	lsls	r0, r0, #31
 80181d4:	bf4c      	ite	mi
 80181d6:	801a      	strhmi	r2, [r3, #0]
 80181d8:	601a      	strpl	r2, [r3, #0]
 80181da:	e723      	b.n	8018024 <__ssvfiscanf_r+0x60>
 80181dc:	2305      	movs	r3, #5
 80181de:	e792      	b.n	8018106 <__ssvfiscanf_r+0x142>
 80181e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80181e2:	4621      	mov	r1, r4
 80181e4:	4630      	mov	r0, r6
 80181e6:	4798      	blx	r3
 80181e8:	2800      	cmp	r0, #0
 80181ea:	d090      	beq.n	801810e <__ssvfiscanf_r+0x14a>
 80181ec:	e7c8      	b.n	8018180 <__ssvfiscanf_r+0x1bc>
 80181ee:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80181f0:	3201      	adds	r2, #1
 80181f2:	9245      	str	r2, [sp, #276]	; 0x114
 80181f4:	6862      	ldr	r2, [r4, #4]
 80181f6:	3a01      	subs	r2, #1
 80181f8:	2a00      	cmp	r2, #0
 80181fa:	6062      	str	r2, [r4, #4]
 80181fc:	dd02      	ble.n	8018204 <__ssvfiscanf_r+0x240>
 80181fe:	3301      	adds	r3, #1
 8018200:	6023      	str	r3, [r4, #0]
 8018202:	e787      	b.n	8018114 <__ssvfiscanf_r+0x150>
 8018204:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8018206:	4621      	mov	r1, r4
 8018208:	4630      	mov	r0, r6
 801820a:	4798      	blx	r3
 801820c:	2800      	cmp	r0, #0
 801820e:	d081      	beq.n	8018114 <__ssvfiscanf_r+0x150>
 8018210:	e7b6      	b.n	8018180 <__ssvfiscanf_r+0x1bc>
 8018212:	2b04      	cmp	r3, #4
 8018214:	dc06      	bgt.n	8018224 <__ssvfiscanf_r+0x260>
 8018216:	466b      	mov	r3, sp
 8018218:	4622      	mov	r2, r4
 801821a:	a941      	add	r1, sp, #260	; 0x104
 801821c:	4630      	mov	r0, r6
 801821e:	f000 f885 	bl	801832c <_scanf_i>
 8018222:	e788      	b.n	8018136 <__ssvfiscanf_r+0x172>
 8018224:	4b0e      	ldr	r3, [pc, #56]	; (8018260 <__ssvfiscanf_r+0x29c>)
 8018226:	2b00      	cmp	r3, #0
 8018228:	f43f aefc 	beq.w	8018024 <__ssvfiscanf_r+0x60>
 801822c:	466b      	mov	r3, sp
 801822e:	4622      	mov	r2, r4
 8018230:	a941      	add	r1, sp, #260	; 0x104
 8018232:	4630      	mov	r0, r6
 8018234:	f7fc fd72 	bl	8014d1c <_scanf_float>
 8018238:	e77d      	b.n	8018136 <__ssvfiscanf_r+0x172>
 801823a:	89a3      	ldrh	r3, [r4, #12]
 801823c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8018240:	bf18      	it	ne
 8018242:	f04f 30ff 	movne.w	r0, #4294967295
 8018246:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801824a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801824e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8018250:	e7f9      	b.n	8018246 <__ssvfiscanf_r+0x282>
 8018252:	bf00      	nop
 8018254:	08017f11 	.word	0x08017f11
 8018258:	08017f8b 	.word	0x08017f8b
 801825c:	08018eba 	.word	0x08018eba
 8018260:	08014d1d 	.word	0x08014d1d

08018264 <_scanf_chars>:
 8018264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018268:	4615      	mov	r5, r2
 801826a:	688a      	ldr	r2, [r1, #8]
 801826c:	4680      	mov	r8, r0
 801826e:	460c      	mov	r4, r1
 8018270:	b932      	cbnz	r2, 8018280 <_scanf_chars+0x1c>
 8018272:	698a      	ldr	r2, [r1, #24]
 8018274:	2a00      	cmp	r2, #0
 8018276:	bf14      	ite	ne
 8018278:	f04f 32ff 	movne.w	r2, #4294967295
 801827c:	2201      	moveq	r2, #1
 801827e:	608a      	str	r2, [r1, #8]
 8018280:	6822      	ldr	r2, [r4, #0]
 8018282:	06d1      	lsls	r1, r2, #27
 8018284:	bf5f      	itttt	pl
 8018286:	681a      	ldrpl	r2, [r3, #0]
 8018288:	1d11      	addpl	r1, r2, #4
 801828a:	6019      	strpl	r1, [r3, #0]
 801828c:	6817      	ldrpl	r7, [r2, #0]
 801828e:	2600      	movs	r6, #0
 8018290:	69a3      	ldr	r3, [r4, #24]
 8018292:	b1db      	cbz	r3, 80182cc <_scanf_chars+0x68>
 8018294:	2b01      	cmp	r3, #1
 8018296:	d107      	bne.n	80182a8 <_scanf_chars+0x44>
 8018298:	682b      	ldr	r3, [r5, #0]
 801829a:	6962      	ldr	r2, [r4, #20]
 801829c:	781b      	ldrb	r3, [r3, #0]
 801829e:	5cd3      	ldrb	r3, [r2, r3]
 80182a0:	b9a3      	cbnz	r3, 80182cc <_scanf_chars+0x68>
 80182a2:	2e00      	cmp	r6, #0
 80182a4:	d132      	bne.n	801830c <_scanf_chars+0xa8>
 80182a6:	e006      	b.n	80182b6 <_scanf_chars+0x52>
 80182a8:	2b02      	cmp	r3, #2
 80182aa:	d007      	beq.n	80182bc <_scanf_chars+0x58>
 80182ac:	2e00      	cmp	r6, #0
 80182ae:	d12d      	bne.n	801830c <_scanf_chars+0xa8>
 80182b0:	69a3      	ldr	r3, [r4, #24]
 80182b2:	2b01      	cmp	r3, #1
 80182b4:	d12a      	bne.n	801830c <_scanf_chars+0xa8>
 80182b6:	2001      	movs	r0, #1
 80182b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80182bc:	f7fe ffde 	bl	801727c <__locale_ctype_ptr>
 80182c0:	682b      	ldr	r3, [r5, #0]
 80182c2:	781b      	ldrb	r3, [r3, #0]
 80182c4:	4418      	add	r0, r3
 80182c6:	7843      	ldrb	r3, [r0, #1]
 80182c8:	071b      	lsls	r3, r3, #28
 80182ca:	d4ef      	bmi.n	80182ac <_scanf_chars+0x48>
 80182cc:	6823      	ldr	r3, [r4, #0]
 80182ce:	06da      	lsls	r2, r3, #27
 80182d0:	bf5e      	ittt	pl
 80182d2:	682b      	ldrpl	r3, [r5, #0]
 80182d4:	781b      	ldrbpl	r3, [r3, #0]
 80182d6:	703b      	strbpl	r3, [r7, #0]
 80182d8:	682a      	ldr	r2, [r5, #0]
 80182da:	686b      	ldr	r3, [r5, #4]
 80182dc:	f102 0201 	add.w	r2, r2, #1
 80182e0:	602a      	str	r2, [r5, #0]
 80182e2:	68a2      	ldr	r2, [r4, #8]
 80182e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80182e8:	f102 32ff 	add.w	r2, r2, #4294967295
 80182ec:	606b      	str	r3, [r5, #4]
 80182ee:	f106 0601 	add.w	r6, r6, #1
 80182f2:	bf58      	it	pl
 80182f4:	3701      	addpl	r7, #1
 80182f6:	60a2      	str	r2, [r4, #8]
 80182f8:	b142      	cbz	r2, 801830c <_scanf_chars+0xa8>
 80182fa:	2b00      	cmp	r3, #0
 80182fc:	dcc8      	bgt.n	8018290 <_scanf_chars+0x2c>
 80182fe:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018302:	4629      	mov	r1, r5
 8018304:	4640      	mov	r0, r8
 8018306:	4798      	blx	r3
 8018308:	2800      	cmp	r0, #0
 801830a:	d0c1      	beq.n	8018290 <_scanf_chars+0x2c>
 801830c:	6823      	ldr	r3, [r4, #0]
 801830e:	f013 0310 	ands.w	r3, r3, #16
 8018312:	d105      	bne.n	8018320 <_scanf_chars+0xbc>
 8018314:	68e2      	ldr	r2, [r4, #12]
 8018316:	3201      	adds	r2, #1
 8018318:	60e2      	str	r2, [r4, #12]
 801831a:	69a2      	ldr	r2, [r4, #24]
 801831c:	b102      	cbz	r2, 8018320 <_scanf_chars+0xbc>
 801831e:	703b      	strb	r3, [r7, #0]
 8018320:	6923      	ldr	r3, [r4, #16]
 8018322:	441e      	add	r6, r3
 8018324:	6126      	str	r6, [r4, #16]
 8018326:	2000      	movs	r0, #0
 8018328:	e7c6      	b.n	80182b8 <_scanf_chars+0x54>
	...

0801832c <_scanf_i>:
 801832c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018330:	469a      	mov	sl, r3
 8018332:	4b74      	ldr	r3, [pc, #464]	; (8018504 <_scanf_i+0x1d8>)
 8018334:	460c      	mov	r4, r1
 8018336:	4683      	mov	fp, r0
 8018338:	4616      	mov	r6, r2
 801833a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801833e:	b087      	sub	sp, #28
 8018340:	ab03      	add	r3, sp, #12
 8018342:	68a7      	ldr	r7, [r4, #8]
 8018344:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018348:	4b6f      	ldr	r3, [pc, #444]	; (8018508 <_scanf_i+0x1dc>)
 801834a:	69a1      	ldr	r1, [r4, #24]
 801834c:	4a6f      	ldr	r2, [pc, #444]	; (801850c <_scanf_i+0x1e0>)
 801834e:	2903      	cmp	r1, #3
 8018350:	bf08      	it	eq
 8018352:	461a      	moveq	r2, r3
 8018354:	1e7b      	subs	r3, r7, #1
 8018356:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801835a:	bf84      	itt	hi
 801835c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8018360:	60a3      	strhi	r3, [r4, #8]
 8018362:	6823      	ldr	r3, [r4, #0]
 8018364:	9200      	str	r2, [sp, #0]
 8018366:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801836a:	bf88      	it	hi
 801836c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8018370:	f104 091c 	add.w	r9, r4, #28
 8018374:	6023      	str	r3, [r4, #0]
 8018376:	bf8c      	ite	hi
 8018378:	197f      	addhi	r7, r7, r5
 801837a:	2700      	movls	r7, #0
 801837c:	464b      	mov	r3, r9
 801837e:	f04f 0800 	mov.w	r8, #0
 8018382:	9301      	str	r3, [sp, #4]
 8018384:	6831      	ldr	r1, [r6, #0]
 8018386:	ab03      	add	r3, sp, #12
 8018388:	2202      	movs	r2, #2
 801838a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801838e:	7809      	ldrb	r1, [r1, #0]
 8018390:	f7e7 ff3e 	bl	8000210 <memchr>
 8018394:	9b01      	ldr	r3, [sp, #4]
 8018396:	b330      	cbz	r0, 80183e6 <_scanf_i+0xba>
 8018398:	f1b8 0f01 	cmp.w	r8, #1
 801839c:	d15a      	bne.n	8018454 <_scanf_i+0x128>
 801839e:	6862      	ldr	r2, [r4, #4]
 80183a0:	b92a      	cbnz	r2, 80183ae <_scanf_i+0x82>
 80183a2:	6822      	ldr	r2, [r4, #0]
 80183a4:	2108      	movs	r1, #8
 80183a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80183aa:	6061      	str	r1, [r4, #4]
 80183ac:	6022      	str	r2, [r4, #0]
 80183ae:	6822      	ldr	r2, [r4, #0]
 80183b0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80183b4:	6022      	str	r2, [r4, #0]
 80183b6:	68a2      	ldr	r2, [r4, #8]
 80183b8:	1e51      	subs	r1, r2, #1
 80183ba:	60a1      	str	r1, [r4, #8]
 80183bc:	b19a      	cbz	r2, 80183e6 <_scanf_i+0xba>
 80183be:	6832      	ldr	r2, [r6, #0]
 80183c0:	1c51      	adds	r1, r2, #1
 80183c2:	6031      	str	r1, [r6, #0]
 80183c4:	7812      	ldrb	r2, [r2, #0]
 80183c6:	701a      	strb	r2, [r3, #0]
 80183c8:	1c5d      	adds	r5, r3, #1
 80183ca:	6873      	ldr	r3, [r6, #4]
 80183cc:	3b01      	subs	r3, #1
 80183ce:	2b00      	cmp	r3, #0
 80183d0:	6073      	str	r3, [r6, #4]
 80183d2:	dc07      	bgt.n	80183e4 <_scanf_i+0xb8>
 80183d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80183d8:	4631      	mov	r1, r6
 80183da:	4658      	mov	r0, fp
 80183dc:	4798      	blx	r3
 80183de:	2800      	cmp	r0, #0
 80183e0:	f040 8086 	bne.w	80184f0 <_scanf_i+0x1c4>
 80183e4:	462b      	mov	r3, r5
 80183e6:	f108 0801 	add.w	r8, r8, #1
 80183ea:	f1b8 0f03 	cmp.w	r8, #3
 80183ee:	d1c8      	bne.n	8018382 <_scanf_i+0x56>
 80183f0:	6862      	ldr	r2, [r4, #4]
 80183f2:	b90a      	cbnz	r2, 80183f8 <_scanf_i+0xcc>
 80183f4:	220a      	movs	r2, #10
 80183f6:	6062      	str	r2, [r4, #4]
 80183f8:	6862      	ldr	r2, [r4, #4]
 80183fa:	4945      	ldr	r1, [pc, #276]	; (8018510 <_scanf_i+0x1e4>)
 80183fc:	6960      	ldr	r0, [r4, #20]
 80183fe:	9301      	str	r3, [sp, #4]
 8018400:	1a89      	subs	r1, r1, r2
 8018402:	f000 f897 	bl	8018534 <__sccl>
 8018406:	9b01      	ldr	r3, [sp, #4]
 8018408:	f04f 0800 	mov.w	r8, #0
 801840c:	461d      	mov	r5, r3
 801840e:	68a3      	ldr	r3, [r4, #8]
 8018410:	6822      	ldr	r2, [r4, #0]
 8018412:	2b00      	cmp	r3, #0
 8018414:	d03a      	beq.n	801848c <_scanf_i+0x160>
 8018416:	6831      	ldr	r1, [r6, #0]
 8018418:	6960      	ldr	r0, [r4, #20]
 801841a:	f891 c000 	ldrb.w	ip, [r1]
 801841e:	f810 000c 	ldrb.w	r0, [r0, ip]
 8018422:	2800      	cmp	r0, #0
 8018424:	d032      	beq.n	801848c <_scanf_i+0x160>
 8018426:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801842a:	d121      	bne.n	8018470 <_scanf_i+0x144>
 801842c:	0510      	lsls	r0, r2, #20
 801842e:	d51f      	bpl.n	8018470 <_scanf_i+0x144>
 8018430:	f108 0801 	add.w	r8, r8, #1
 8018434:	b117      	cbz	r7, 801843c <_scanf_i+0x110>
 8018436:	3301      	adds	r3, #1
 8018438:	3f01      	subs	r7, #1
 801843a:	60a3      	str	r3, [r4, #8]
 801843c:	6873      	ldr	r3, [r6, #4]
 801843e:	3b01      	subs	r3, #1
 8018440:	2b00      	cmp	r3, #0
 8018442:	6073      	str	r3, [r6, #4]
 8018444:	dd1b      	ble.n	801847e <_scanf_i+0x152>
 8018446:	6833      	ldr	r3, [r6, #0]
 8018448:	3301      	adds	r3, #1
 801844a:	6033      	str	r3, [r6, #0]
 801844c:	68a3      	ldr	r3, [r4, #8]
 801844e:	3b01      	subs	r3, #1
 8018450:	60a3      	str	r3, [r4, #8]
 8018452:	e7dc      	b.n	801840e <_scanf_i+0xe2>
 8018454:	f1b8 0f02 	cmp.w	r8, #2
 8018458:	d1ad      	bne.n	80183b6 <_scanf_i+0x8a>
 801845a:	6822      	ldr	r2, [r4, #0]
 801845c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8018460:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8018464:	d1bf      	bne.n	80183e6 <_scanf_i+0xba>
 8018466:	2110      	movs	r1, #16
 8018468:	6061      	str	r1, [r4, #4]
 801846a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801846e:	e7a1      	b.n	80183b4 <_scanf_i+0x88>
 8018470:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8018474:	6022      	str	r2, [r4, #0]
 8018476:	780b      	ldrb	r3, [r1, #0]
 8018478:	702b      	strb	r3, [r5, #0]
 801847a:	3501      	adds	r5, #1
 801847c:	e7de      	b.n	801843c <_scanf_i+0x110>
 801847e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018482:	4631      	mov	r1, r6
 8018484:	4658      	mov	r0, fp
 8018486:	4798      	blx	r3
 8018488:	2800      	cmp	r0, #0
 801848a:	d0df      	beq.n	801844c <_scanf_i+0x120>
 801848c:	6823      	ldr	r3, [r4, #0]
 801848e:	05d9      	lsls	r1, r3, #23
 8018490:	d50c      	bpl.n	80184ac <_scanf_i+0x180>
 8018492:	454d      	cmp	r5, r9
 8018494:	d908      	bls.n	80184a8 <_scanf_i+0x17c>
 8018496:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801849a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801849e:	4632      	mov	r2, r6
 80184a0:	4658      	mov	r0, fp
 80184a2:	4798      	blx	r3
 80184a4:	1e6f      	subs	r7, r5, #1
 80184a6:	463d      	mov	r5, r7
 80184a8:	454d      	cmp	r5, r9
 80184aa:	d029      	beq.n	8018500 <_scanf_i+0x1d4>
 80184ac:	6822      	ldr	r2, [r4, #0]
 80184ae:	f012 0210 	ands.w	r2, r2, #16
 80184b2:	d113      	bne.n	80184dc <_scanf_i+0x1b0>
 80184b4:	702a      	strb	r2, [r5, #0]
 80184b6:	6863      	ldr	r3, [r4, #4]
 80184b8:	9e00      	ldr	r6, [sp, #0]
 80184ba:	4649      	mov	r1, r9
 80184bc:	4658      	mov	r0, fp
 80184be:	47b0      	blx	r6
 80184c0:	f8da 3000 	ldr.w	r3, [sl]
 80184c4:	6821      	ldr	r1, [r4, #0]
 80184c6:	1d1a      	adds	r2, r3, #4
 80184c8:	f8ca 2000 	str.w	r2, [sl]
 80184cc:	f011 0f20 	tst.w	r1, #32
 80184d0:	681b      	ldr	r3, [r3, #0]
 80184d2:	d010      	beq.n	80184f6 <_scanf_i+0x1ca>
 80184d4:	6018      	str	r0, [r3, #0]
 80184d6:	68e3      	ldr	r3, [r4, #12]
 80184d8:	3301      	adds	r3, #1
 80184da:	60e3      	str	r3, [r4, #12]
 80184dc:	eba5 0509 	sub.w	r5, r5, r9
 80184e0:	44a8      	add	r8, r5
 80184e2:	6925      	ldr	r5, [r4, #16]
 80184e4:	4445      	add	r5, r8
 80184e6:	6125      	str	r5, [r4, #16]
 80184e8:	2000      	movs	r0, #0
 80184ea:	b007      	add	sp, #28
 80184ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184f0:	f04f 0800 	mov.w	r8, #0
 80184f4:	e7ca      	b.n	801848c <_scanf_i+0x160>
 80184f6:	07ca      	lsls	r2, r1, #31
 80184f8:	bf4c      	ite	mi
 80184fa:	8018      	strhmi	r0, [r3, #0]
 80184fc:	6018      	strpl	r0, [r3, #0]
 80184fe:	e7ea      	b.n	80184d6 <_scanf_i+0x1aa>
 8018500:	2001      	movs	r0, #1
 8018502:	e7f2      	b.n	80184ea <_scanf_i+0x1be>
 8018504:	08018c54 	.word	0x08018c54
 8018508:	08015f39 	.word	0x08015f39
 801850c:	080186b1 	.word	0x080186b1
 8018510:	08018ed5 	.word	0x08018ed5

08018514 <_sbrk_r>:
 8018514:	b538      	push	{r3, r4, r5, lr}
 8018516:	4c06      	ldr	r4, [pc, #24]	; (8018530 <_sbrk_r+0x1c>)
 8018518:	2300      	movs	r3, #0
 801851a:	4605      	mov	r5, r0
 801851c:	4608      	mov	r0, r1
 801851e:	6023      	str	r3, [r4, #0]
 8018520:	f7ef f82a 	bl	8007578 <_sbrk>
 8018524:	1c43      	adds	r3, r0, #1
 8018526:	d102      	bne.n	801852e <_sbrk_r+0x1a>
 8018528:	6823      	ldr	r3, [r4, #0]
 801852a:	b103      	cbz	r3, 801852e <_sbrk_r+0x1a>
 801852c:	602b      	str	r3, [r5, #0]
 801852e:	bd38      	pop	{r3, r4, r5, pc}
 8018530:	2004cb6c 	.word	0x2004cb6c

08018534 <__sccl>:
 8018534:	b570      	push	{r4, r5, r6, lr}
 8018536:	780b      	ldrb	r3, [r1, #0]
 8018538:	2b5e      	cmp	r3, #94	; 0x5e
 801853a:	bf13      	iteet	ne
 801853c:	1c4a      	addne	r2, r1, #1
 801853e:	1c8a      	addeq	r2, r1, #2
 8018540:	784b      	ldrbeq	r3, [r1, #1]
 8018542:	2100      	movne	r1, #0
 8018544:	bf08      	it	eq
 8018546:	2101      	moveq	r1, #1
 8018548:	1e44      	subs	r4, r0, #1
 801854a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801854e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8018552:	42ac      	cmp	r4, r5
 8018554:	d1fb      	bne.n	801854e <__sccl+0x1a>
 8018556:	b913      	cbnz	r3, 801855e <__sccl+0x2a>
 8018558:	3a01      	subs	r2, #1
 801855a:	4610      	mov	r0, r2
 801855c:	bd70      	pop	{r4, r5, r6, pc}
 801855e:	f081 0401 	eor.w	r4, r1, #1
 8018562:	54c4      	strb	r4, [r0, r3]
 8018564:	1c51      	adds	r1, r2, #1
 8018566:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 801856a:	2d2d      	cmp	r5, #45	; 0x2d
 801856c:	f101 36ff 	add.w	r6, r1, #4294967295
 8018570:	460a      	mov	r2, r1
 8018572:	d006      	beq.n	8018582 <__sccl+0x4e>
 8018574:	2d5d      	cmp	r5, #93	; 0x5d
 8018576:	d0f0      	beq.n	801855a <__sccl+0x26>
 8018578:	b90d      	cbnz	r5, 801857e <__sccl+0x4a>
 801857a:	4632      	mov	r2, r6
 801857c:	e7ed      	b.n	801855a <__sccl+0x26>
 801857e:	462b      	mov	r3, r5
 8018580:	e7ef      	b.n	8018562 <__sccl+0x2e>
 8018582:	780e      	ldrb	r6, [r1, #0]
 8018584:	2e5d      	cmp	r6, #93	; 0x5d
 8018586:	d0fa      	beq.n	801857e <__sccl+0x4a>
 8018588:	42b3      	cmp	r3, r6
 801858a:	dcf8      	bgt.n	801857e <__sccl+0x4a>
 801858c:	3301      	adds	r3, #1
 801858e:	429e      	cmp	r6, r3
 8018590:	54c4      	strb	r4, [r0, r3]
 8018592:	dcfb      	bgt.n	801858c <__sccl+0x58>
 8018594:	3102      	adds	r1, #2
 8018596:	e7e6      	b.n	8018566 <__sccl+0x32>

08018598 <strncmp>:
 8018598:	b510      	push	{r4, lr}
 801859a:	b16a      	cbz	r2, 80185b8 <strncmp+0x20>
 801859c:	3901      	subs	r1, #1
 801859e:	1884      	adds	r4, r0, r2
 80185a0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80185a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80185a8:	4293      	cmp	r3, r2
 80185aa:	d103      	bne.n	80185b4 <strncmp+0x1c>
 80185ac:	42a0      	cmp	r0, r4
 80185ae:	d001      	beq.n	80185b4 <strncmp+0x1c>
 80185b0:	2b00      	cmp	r3, #0
 80185b2:	d1f5      	bne.n	80185a0 <strncmp+0x8>
 80185b4:	1a98      	subs	r0, r3, r2
 80185b6:	bd10      	pop	{r4, pc}
 80185b8:	4610      	mov	r0, r2
 80185ba:	e7fc      	b.n	80185b6 <strncmp+0x1e>

080185bc <_strtoul_l.isra.0>:
 80185bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80185c0:	4680      	mov	r8, r0
 80185c2:	4689      	mov	r9, r1
 80185c4:	4692      	mov	sl, r2
 80185c6:	461e      	mov	r6, r3
 80185c8:	460f      	mov	r7, r1
 80185ca:	463d      	mov	r5, r7
 80185cc:	9808      	ldr	r0, [sp, #32]
 80185ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80185d2:	f7fe fe4f 	bl	8017274 <__locale_ctype_ptr_l>
 80185d6:	4420      	add	r0, r4
 80185d8:	7843      	ldrb	r3, [r0, #1]
 80185da:	f013 0308 	ands.w	r3, r3, #8
 80185de:	d130      	bne.n	8018642 <_strtoul_l.isra.0+0x86>
 80185e0:	2c2d      	cmp	r4, #45	; 0x2d
 80185e2:	d130      	bne.n	8018646 <_strtoul_l.isra.0+0x8a>
 80185e4:	787c      	ldrb	r4, [r7, #1]
 80185e6:	1cbd      	adds	r5, r7, #2
 80185e8:	2101      	movs	r1, #1
 80185ea:	2e00      	cmp	r6, #0
 80185ec:	d05c      	beq.n	80186a8 <_strtoul_l.isra.0+0xec>
 80185ee:	2e10      	cmp	r6, #16
 80185f0:	d109      	bne.n	8018606 <_strtoul_l.isra.0+0x4a>
 80185f2:	2c30      	cmp	r4, #48	; 0x30
 80185f4:	d107      	bne.n	8018606 <_strtoul_l.isra.0+0x4a>
 80185f6:	782b      	ldrb	r3, [r5, #0]
 80185f8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80185fc:	2b58      	cmp	r3, #88	; 0x58
 80185fe:	d14e      	bne.n	801869e <_strtoul_l.isra.0+0xe2>
 8018600:	786c      	ldrb	r4, [r5, #1]
 8018602:	2610      	movs	r6, #16
 8018604:	3502      	adds	r5, #2
 8018606:	f04f 32ff 	mov.w	r2, #4294967295
 801860a:	2300      	movs	r3, #0
 801860c:	fbb2 f2f6 	udiv	r2, r2, r6
 8018610:	fb06 fc02 	mul.w	ip, r6, r2
 8018614:	ea6f 0c0c 	mvn.w	ip, ip
 8018618:	4618      	mov	r0, r3
 801861a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801861e:	2f09      	cmp	r7, #9
 8018620:	d817      	bhi.n	8018652 <_strtoul_l.isra.0+0x96>
 8018622:	463c      	mov	r4, r7
 8018624:	42a6      	cmp	r6, r4
 8018626:	dd23      	ble.n	8018670 <_strtoul_l.isra.0+0xb4>
 8018628:	2b00      	cmp	r3, #0
 801862a:	db1e      	blt.n	801866a <_strtoul_l.isra.0+0xae>
 801862c:	4282      	cmp	r2, r0
 801862e:	d31c      	bcc.n	801866a <_strtoul_l.isra.0+0xae>
 8018630:	d101      	bne.n	8018636 <_strtoul_l.isra.0+0x7a>
 8018632:	45a4      	cmp	ip, r4
 8018634:	db19      	blt.n	801866a <_strtoul_l.isra.0+0xae>
 8018636:	fb00 4006 	mla	r0, r0, r6, r4
 801863a:	2301      	movs	r3, #1
 801863c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018640:	e7eb      	b.n	801861a <_strtoul_l.isra.0+0x5e>
 8018642:	462f      	mov	r7, r5
 8018644:	e7c1      	b.n	80185ca <_strtoul_l.isra.0+0xe>
 8018646:	2c2b      	cmp	r4, #43	; 0x2b
 8018648:	bf04      	itt	eq
 801864a:	1cbd      	addeq	r5, r7, #2
 801864c:	787c      	ldrbeq	r4, [r7, #1]
 801864e:	4619      	mov	r1, r3
 8018650:	e7cb      	b.n	80185ea <_strtoul_l.isra.0+0x2e>
 8018652:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8018656:	2f19      	cmp	r7, #25
 8018658:	d801      	bhi.n	801865e <_strtoul_l.isra.0+0xa2>
 801865a:	3c37      	subs	r4, #55	; 0x37
 801865c:	e7e2      	b.n	8018624 <_strtoul_l.isra.0+0x68>
 801865e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8018662:	2f19      	cmp	r7, #25
 8018664:	d804      	bhi.n	8018670 <_strtoul_l.isra.0+0xb4>
 8018666:	3c57      	subs	r4, #87	; 0x57
 8018668:	e7dc      	b.n	8018624 <_strtoul_l.isra.0+0x68>
 801866a:	f04f 33ff 	mov.w	r3, #4294967295
 801866e:	e7e5      	b.n	801863c <_strtoul_l.isra.0+0x80>
 8018670:	2b00      	cmp	r3, #0
 8018672:	da09      	bge.n	8018688 <_strtoul_l.isra.0+0xcc>
 8018674:	2322      	movs	r3, #34	; 0x22
 8018676:	f8c8 3000 	str.w	r3, [r8]
 801867a:	f04f 30ff 	mov.w	r0, #4294967295
 801867e:	f1ba 0f00 	cmp.w	sl, #0
 8018682:	d107      	bne.n	8018694 <_strtoul_l.isra.0+0xd8>
 8018684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018688:	b101      	cbz	r1, 801868c <_strtoul_l.isra.0+0xd0>
 801868a:	4240      	negs	r0, r0
 801868c:	f1ba 0f00 	cmp.w	sl, #0
 8018690:	d0f8      	beq.n	8018684 <_strtoul_l.isra.0+0xc8>
 8018692:	b10b      	cbz	r3, 8018698 <_strtoul_l.isra.0+0xdc>
 8018694:	f105 39ff 	add.w	r9, r5, #4294967295
 8018698:	f8ca 9000 	str.w	r9, [sl]
 801869c:	e7f2      	b.n	8018684 <_strtoul_l.isra.0+0xc8>
 801869e:	2430      	movs	r4, #48	; 0x30
 80186a0:	2e00      	cmp	r6, #0
 80186a2:	d1b0      	bne.n	8018606 <_strtoul_l.isra.0+0x4a>
 80186a4:	2608      	movs	r6, #8
 80186a6:	e7ae      	b.n	8018606 <_strtoul_l.isra.0+0x4a>
 80186a8:	2c30      	cmp	r4, #48	; 0x30
 80186aa:	d0a4      	beq.n	80185f6 <_strtoul_l.isra.0+0x3a>
 80186ac:	260a      	movs	r6, #10
 80186ae:	e7aa      	b.n	8018606 <_strtoul_l.isra.0+0x4a>

080186b0 <_strtoul_r>:
 80186b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80186b2:	4c06      	ldr	r4, [pc, #24]	; (80186cc <_strtoul_r+0x1c>)
 80186b4:	4d06      	ldr	r5, [pc, #24]	; (80186d0 <_strtoul_r+0x20>)
 80186b6:	6824      	ldr	r4, [r4, #0]
 80186b8:	6a24      	ldr	r4, [r4, #32]
 80186ba:	2c00      	cmp	r4, #0
 80186bc:	bf08      	it	eq
 80186be:	462c      	moveq	r4, r5
 80186c0:	9400      	str	r4, [sp, #0]
 80186c2:	f7ff ff7b 	bl	80185bc <_strtoul_l.isra.0>
 80186c6:	b003      	add	sp, #12
 80186c8:	bd30      	pop	{r4, r5, pc}
 80186ca:	bf00      	nop
 80186cc:	2000000c 	.word	0x2000000c
 80186d0:	20000070 	.word	0x20000070

080186d4 <__submore>:
 80186d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80186d8:	460c      	mov	r4, r1
 80186da:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80186dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80186e0:	4299      	cmp	r1, r3
 80186e2:	d11d      	bne.n	8018720 <__submore+0x4c>
 80186e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80186e8:	f7ff fa66 	bl	8017bb8 <_malloc_r>
 80186ec:	b918      	cbnz	r0, 80186f6 <__submore+0x22>
 80186ee:	f04f 30ff 	mov.w	r0, #4294967295
 80186f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80186f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80186fa:	63a3      	str	r3, [r4, #56]	; 0x38
 80186fc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8018700:	6360      	str	r0, [r4, #52]	; 0x34
 8018702:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8018706:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801870a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801870e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8018712:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8018716:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801871a:	6020      	str	r0, [r4, #0]
 801871c:	2000      	movs	r0, #0
 801871e:	e7e8      	b.n	80186f2 <__submore+0x1e>
 8018720:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8018722:	0077      	lsls	r7, r6, #1
 8018724:	463a      	mov	r2, r7
 8018726:	f000 f837 	bl	8018798 <_realloc_r>
 801872a:	4605      	mov	r5, r0
 801872c:	2800      	cmp	r0, #0
 801872e:	d0de      	beq.n	80186ee <__submore+0x1a>
 8018730:	eb00 0806 	add.w	r8, r0, r6
 8018734:	4601      	mov	r1, r0
 8018736:	4632      	mov	r2, r6
 8018738:	4640      	mov	r0, r8
 801873a:	f7fe fdd7 	bl	80172ec <memcpy>
 801873e:	f8c4 8000 	str.w	r8, [r4]
 8018742:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8018746:	e7e9      	b.n	801871c <__submore+0x48>

08018748 <__ascii_wctomb>:
 8018748:	b149      	cbz	r1, 801875e <__ascii_wctomb+0x16>
 801874a:	2aff      	cmp	r2, #255	; 0xff
 801874c:	bf85      	ittet	hi
 801874e:	238a      	movhi	r3, #138	; 0x8a
 8018750:	6003      	strhi	r3, [r0, #0]
 8018752:	700a      	strbls	r2, [r1, #0]
 8018754:	f04f 30ff 	movhi.w	r0, #4294967295
 8018758:	bf98      	it	ls
 801875a:	2001      	movls	r0, #1
 801875c:	4770      	bx	lr
 801875e:	4608      	mov	r0, r1
 8018760:	4770      	bx	lr

08018762 <memmove>:
 8018762:	4288      	cmp	r0, r1
 8018764:	b510      	push	{r4, lr}
 8018766:	eb01 0302 	add.w	r3, r1, r2
 801876a:	d807      	bhi.n	801877c <memmove+0x1a>
 801876c:	1e42      	subs	r2, r0, #1
 801876e:	4299      	cmp	r1, r3
 8018770:	d00a      	beq.n	8018788 <memmove+0x26>
 8018772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018776:	f802 4f01 	strb.w	r4, [r2, #1]!
 801877a:	e7f8      	b.n	801876e <memmove+0xc>
 801877c:	4283      	cmp	r3, r0
 801877e:	d9f5      	bls.n	801876c <memmove+0xa>
 8018780:	1881      	adds	r1, r0, r2
 8018782:	1ad2      	subs	r2, r2, r3
 8018784:	42d3      	cmn	r3, r2
 8018786:	d100      	bne.n	801878a <memmove+0x28>
 8018788:	bd10      	pop	{r4, pc}
 801878a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801878e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018792:	e7f7      	b.n	8018784 <memmove+0x22>

08018794 <__malloc_lock>:
 8018794:	4770      	bx	lr

08018796 <__malloc_unlock>:
 8018796:	4770      	bx	lr

08018798 <_realloc_r>:
 8018798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801879a:	4607      	mov	r7, r0
 801879c:	4614      	mov	r4, r2
 801879e:	460e      	mov	r6, r1
 80187a0:	b921      	cbnz	r1, 80187ac <_realloc_r+0x14>
 80187a2:	4611      	mov	r1, r2
 80187a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80187a8:	f7ff ba06 	b.w	8017bb8 <_malloc_r>
 80187ac:	b922      	cbnz	r2, 80187b8 <_realloc_r+0x20>
 80187ae:	f7ff f9b5 	bl	8017b1c <_free_r>
 80187b2:	4625      	mov	r5, r4
 80187b4:	4628      	mov	r0, r5
 80187b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80187b8:	f000 f814 	bl	80187e4 <_malloc_usable_size_r>
 80187bc:	42a0      	cmp	r0, r4
 80187be:	d20f      	bcs.n	80187e0 <_realloc_r+0x48>
 80187c0:	4621      	mov	r1, r4
 80187c2:	4638      	mov	r0, r7
 80187c4:	f7ff f9f8 	bl	8017bb8 <_malloc_r>
 80187c8:	4605      	mov	r5, r0
 80187ca:	2800      	cmp	r0, #0
 80187cc:	d0f2      	beq.n	80187b4 <_realloc_r+0x1c>
 80187ce:	4631      	mov	r1, r6
 80187d0:	4622      	mov	r2, r4
 80187d2:	f7fe fd8b 	bl	80172ec <memcpy>
 80187d6:	4631      	mov	r1, r6
 80187d8:	4638      	mov	r0, r7
 80187da:	f7ff f99f 	bl	8017b1c <_free_r>
 80187de:	e7e9      	b.n	80187b4 <_realloc_r+0x1c>
 80187e0:	4635      	mov	r5, r6
 80187e2:	e7e7      	b.n	80187b4 <_realloc_r+0x1c>

080187e4 <_malloc_usable_size_r>:
 80187e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80187e8:	1f18      	subs	r0, r3, #4
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	bfbc      	itt	lt
 80187ee:	580b      	ldrlt	r3, [r1, r0]
 80187f0:	18c0      	addlt	r0, r0, r3
 80187f2:	4770      	bx	lr

080187f4 <_init>:
 80187f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80187f6:	bf00      	nop
 80187f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80187fa:	bc08      	pop	{r3}
 80187fc:	469e      	mov	lr, r3
 80187fe:	4770      	bx	lr

08018800 <_fini>:
 8018800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018802:	bf00      	nop
 8018804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018806:	bc08      	pop	{r3}
 8018808:	469e      	mov	lr, r3
 801880a:	4770      	bx	lr
