// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="nnlayer_nnlayer,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.585000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=35,HLS_SYN_DSP=0,HLS_SYN_FF=684,HLS_SYN_LUT=856,HLS_VERSION=2021_2}" *)

module nnlayer (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 17;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [15:0] input_r_q0;
reg   [7:0] output_r_address0;
reg    output_r_ce0;
reg    output_r_we0;
reg   [15:0] output_r_d0;
wire   [15:0] output_r_q0;
wire   [15:0] weights_q0;
wire   [7:0] bias_address0;
reg    bias_ce0;
wire   [15:0] bias_q0;
wire   [15:0] numOfInNeurons;
wire   [15:0] numOfOutNeurons;
wire   [7:0] activation;
reg   [7:0] activation_read_reg_236;
reg   [15:0] numOfOutNeurons_read_reg_241;
reg   [15:0] numOfInNeurons_read_reg_247;
reg   [15:0] outNeurons_1_reg_259;
wire    ap_CS_fsm_state2;
wire   [14:0] trunc_ln35_fu_179_p1;
reg   [14:0] trunc_ln35_reg_267;
wire   [0:0] icmp_ln31_fu_165_p2;
wire   [0:0] icmp_ln43_fu_199_p2;
reg   [0:0] icmp_ln43_reg_272;
wire   [7:0] empty_fu_204_p1;
reg   [7:0] empty_reg_276;
wire   [63:0] zext_ln34_fu_208_p1;
reg   [63:0] zext_ln34_reg_281;
wire    ap_CS_fsm_state3;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_ready;
wire   [14:0] grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_weights_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_weights_ce0;
wire   [6:0] grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_input_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_input_r_ce0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_tmp_out;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_tmp_out_ap_vld;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_done;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_idle;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_ready;
wire   [7:0] grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_address0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_ce0;
wire    grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_we0;
wire   [15:0] grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_d0;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg;
reg    grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state4;
reg   [15:0] outNeurons_fu_78;
wire   [15:0] outNeurons_2_fu_170_p2;
reg   [15:0] weightIndexAdded_fu_82;
wire   [15:0] weightIndexAdded_1_fu_184_p2;
wire   [15:0] add_ln39_fu_215_p2;
reg    ap_block_state5_on_subcall_done;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg = 1'b0;
#0 grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start_reg = 1'b0;
end

nnlayer_nnlayer_Pipeline_VITIS_LOOP_35_2 grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_ready),
    .zext_ln31(numOfInNeurons_read_reg_247),
    .trunc_ln(trunc_ln35_reg_267),
    .weights_address0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_weights_address0),
    .weights_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_weights_ce0),
    .weights_q0(weights_q0),
    .input_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_input_r_address0),
    .input_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_input_r_ce0),
    .input_r_q0(input_r_q0),
    .tmp_out(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_tmp_out),
    .tmp_out_ap_vld(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_tmp_out_ap_vld)
);

nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1 grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start),
    .ap_done(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_done),
    .ap_idle(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_idle),
    .ap_ready(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_ready),
    .numOfOutNeurons_cast(empty_reg_276),
    .output_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_address0),
    .output_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_ce0),
    .output_r_we0(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_we0),
    .output_r_d0(grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_d0),
    .output_r_q0(output_r_q0)
);

nnlayer_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .numOfInNeurons(numOfInNeurons),
    .numOfOutNeurons(numOfOutNeurons),
    .activation(activation),
    .input_r_address0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_input_r_address0),
    .input_r_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_input_r_ce0),
    .input_r_q0(input_r_q0),
    .output_r_address0(output_r_address0),
    .output_r_ce0(output_r_ce0),
    .output_r_we0(output_r_we0),
    .output_r_d0(output_r_d0),
    .output_r_q0(output_r_q0),
    .bias_address0(bias_address0),
    .bias_ce0(bias_ce0),
    .bias_q0(bias_q0),
    .weights_address0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_weights_address0),
    .weights_ce0(grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_weights_ce0),
    .weights_q0(weights_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln43_fu_199_p2 == 1'd1) & (icmp_ln31_fu_165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln31_fu_165_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_ready == 1'b1)) begin
            grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        outNeurons_fu_78 <= 16'd0;
    end else if (((icmp_ln31_fu_165_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        outNeurons_fu_78 <= outNeurons_2_fu_170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        weightIndexAdded_fu_82 <= 16'd0;
    end else if (((icmp_ln31_fu_165_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        weightIndexAdded_fu_82 <= weightIndexAdded_1_fu_184_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        activation_read_reg_236 <= activation;
        numOfInNeurons_read_reg_247 <= numOfInNeurons;
        numOfOutNeurons_read_reg_241 <= numOfOutNeurons;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln43_fu_199_p2 == 1'd1) & (icmp_ln31_fu_165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_reg_276 <= empty_fu_204_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln43_reg_272 <= icmp_ln43_fu_199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        outNeurons_1_reg_259 <= outNeurons_fu_78;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln31_fu_165_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln35_reg_267 <= trunc_ln35_fu_179_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln34_reg_281[15 : 0] <= zext_ln34_fu_208_p1[15 : 0];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        bias_ce0 = 1'b1;
    end else begin
        bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_r_address0 = zext_ln34_reg_281;
    end else if (((icmp_ln43_reg_272 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_r_address0 = grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_address0;
    end else begin
        output_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_r_ce0 = 1'b1;
    end else if (((icmp_ln43_reg_272 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_r_ce0 = grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_ce0;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_r_d0 = add_ln39_fu_215_p2;
    end else if (((icmp_ln43_reg_272 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_r_d0 = grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_d0;
    end else begin
        output_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_r_we0 = 1'b1;
    end else if (((icmp_ln43_reg_272 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_r_we0 = grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_output_r_we0;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln31_fu_165_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_fu_215_p2 = (bias_q0 + grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_tmp_out);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((icmp_ln43_reg_272 == 1'd1) & (grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_done == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bias_address0 = zext_ln34_fu_208_p1;

assign empty_fu_204_p1 = numOfOutNeurons_read_reg_241[7:0];

assign grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_145_ap_start_reg;

assign grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start = grp_nnlayer_Pipeline_VITIS_LOOP_35_2_fu_134_ap_start_reg;

assign icmp_ln31_fu_165_p2 = ((outNeurons_fu_78 == numOfOutNeurons_read_reg_241) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_199_p2 = ((activation_read_reg_236 == 8'd1) ? 1'b1 : 1'b0);

assign outNeurons_2_fu_170_p2 = (outNeurons_fu_78 + 16'd1);

assign trunc_ln35_fu_179_p1 = weightIndexAdded_fu_82[14:0];

assign weightIndexAdded_1_fu_184_p2 = (weightIndexAdded_fu_82 + numOfInNeurons_read_reg_247);

assign zext_ln34_fu_208_p1 = outNeurons_1_reg_259;

always @ (posedge ap_clk) begin
    zext_ln34_reg_281[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //nnlayer
