
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v
# synth_design -part xc7z020clg484-3 -top mesi_isc_broad -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top mesi_isc_broad -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 187787 
INFO: [Synth 8-2350] module mesi_isc_broad ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:15]
INFO: [Synth 8-2350] module mesi_isc_broad_cntl ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:137]
INFO: [Synth 8-2350] module mesi_isc_basic_fifo ignored due to previous errors [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v:405]
Failed to read verilog '/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/mesi_isc_submodules/mesi_isc_broad.v'
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:10:03 2022...
