<root><simulation><result_generated_time />2023-05-12 16:55:13<layer><layer_spec />{'B': 1, 'K': 1280, 'C': 320, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />20070400<total_data_size_element />{'W': 409600, 'I': 15680, 'O': 62720}<total_data_reuse />{'W': 49, 'I': 1280.0, 'O': 320}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/30</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [100, 1, 1], 'I': [140, 1, 1], 'O': [35, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 7)]], [[('C', 5), ('K', 5)], [('C', 4)]], [], []]<I />[[[('K', 5)], []], [[('C', 5)], [('OY', 7), ('C', 4)]], [], []]<O />[[[('C', 5)], [('C', 4)]], [[('K', 5)], [('OY', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('C', 2)], [('K', 64), ('C', 2), ('K', 4), ('C', 2)], []]<I />[[('OX', 7), ('C', 2), ('C', 2), ('K', 64), ('C', 2), ('K', 4)], [('C', 2)], []]<O />[[('OX', 7), ('C', 2), ('C', 2)], [('K', 64), ('C', 2), ('K', 4), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [5.0, 256.0, 1.0, 1.0], 'O': [20.0, 4, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 3276800, 3276800], 'I': [448, 125440, 125440], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<actual_mem_utilization_individual />{'W': [0.06, 0.1, 0.0], 'I': [0.88, 0.0, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.12, 0.0], 'I': [0.88, 0.12, 0.0], 'O': [0.11, 0.12, 0.0]}<effective_mem_size_bit />{'W': [16, 51200, 3276800], 'I': [448, 62720, 125440], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<total_unit_count />{'W': [700, 100, 1, 1], 'I': [700, 140, 1, 1], 'O': [700, 35, 1, 1]}<unique_unit_count />{'W': [100, 100, 1, 1], 'I': [140, 140, 1, 1], 'O': [35, 35, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [5.0, 1.0, 1.0, 1.0], 'O': [20.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[409600, 409600], [409600, 409600], [409600, 0]]<I />[[4014080, 15680], [15680, 15680], [15680, 0]]<O />[[(940800, 1003520), (250880, 188160)], [(188160, 250880), (62720, 0)], [(0, 62720), (0, 0)]]<O_partial />[[(940800, 1003520), (250880, 188160)], [(188160, 250880), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (62720, 0)], [(0, 62720), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[51200, 51200], [6400, 6400], [1600, 0]]<I />[[501760, 1960], [245, 245], [61, 0]]<O />[[(117600, 125440), (31360, 23520)], [(2940, 3920), (980, 0)], [(0, 245), (0, 0)]]<O_partial />[([117600, 125440], [31360, 23520]), ([2940, 3920], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [980, 0]), ([0, 245], [0, 0])]</mem_access_count_word><mac_count><active />20070400<idle />9289728</mac_count></basic_info><energy><total_energy />44343323.0<mem_energy_breakdown><W />[35.9, 1268.4, 2131.0]<I />[169.3, 48.6, 81.6]<O />[104.4, 776.9, 326.3]</mem_energy_breakdown><MAC_energy><active_MAC />43873894.4<idle_MAC />464486.4<total />44338380.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5549<utilization_without_data_loading />0.6836<utilization_spatial />0.6836<utilization_temporal_with_data_loading />0.8117<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />35324<latency_cycle_without_data_loading />28672<ideal_computing_cycle />28672<data_loading><load_cycle_total />6652<load_cycle_individual />{'W': [7, 6400, 0], 'I': [123, 245, 0]}<load_cycle_combined />{'W': 6400, 'I': 245}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-28671], [-28644, -22506], [-28672, -28672]], 'I': [[-28671], [-3577, -3462], [-28672, -28672]], 'O': [[-28672], [-27648, -24576], [-27692, -28427]]}<mem_stall_cycle_shared />{'W': [[-28671], [-28644, 0], [0, 0]], 'I': [[-28671], [-3577, 0], [0, 0]], 'O': [[-28672], [-27648, -24576], [-27692, -28427]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 3276800, 3276800], 'I': [448, 125440, 125440], 'O': [56, 501760, 501760], 'O_partial': [56, 501760, 0], 'O_final': [0, 0, 501760]}<data_size_each_level_total />{'W': [3200, 3276800, 3276800], 'I': [62720, 125440, 125440], 'O': [1960, 501760, 501760]}<loop_cycles_each_level />{'W': [28, 28672, 28672], 'I': [14336, 28672, 28672], 'O': [28, 28672, 28672]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 1, 1], 'O': [4, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [114.3, 114.3], [114.3, 114.3]], 'I': [[8.0, 0.0], [4.4, 4.4], [4.4, 4.4]], 'O': [[8.0, 2.0], [70.0, 17.5], [17.5, 17.5]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [114.3, 114.3], [114.3, 114.3]], 'I': [[8.0, 0.1], [17.5, 4.4], [4.4, 4.4]], 'O': [[8.0, 8.0], [280.0, 35.0], [35.0, 17.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [114.3, 114.3], [114.3, 0]], 'I': [[8.0, 0.1], [17.5, 4.4], [4.4, 0]], 'O': [[8.0, 2.0], [70.0, 17.5], [17.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [219.3, 188.7], [118.7, 17.5]], 'I': [[8.0, 0.1], [219.3, 188.7], [118.7, 17.5]], 'O': [[8.0, 2.0], [219.3, 188.7], [118.7, 17.5]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28672], [28, 28, 1024], [28672, 28672, 1]], 'I': [[1, 1, 28672], [3584, 14336, 2], [28672, 28672, 1]], 'O': [[1, 1, 28672], [28, 28, 1024], [28672, 28672, 1]]}<trans_time_real />{'W': [[0, 1, 28672], [[0, 28, 1024], [6, 28, 1024]], [[6400, 28672, 1], [1600, 28672, 1]]], 'I': [[0, 1, 28672], [[7, 14336, 2], [122, 14336, 2]], [[245, 28672, 1], [61, 28672, 1]]], 'O': [[0, 1, 28672], [[1, 28, 1024], [4, 28, 1024]], [[980, 28672, 1], [245, 28672, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -22], [-22272, -27072]], 'I': [[-1], [-3577, -3462], [-28427, -28611]], 'O': [[-1], [-27, -24], [-27692, -28427]]}<single_stall_count />{'W': [28671, 1023, 0], 'I': [28671, 1, 0], 'O': [28672, 1024, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [6138, 0], 'I': [122, 0], 'O': [4096, 980]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [980, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18316, -28672], [-24576, -27692]], 1: [[-28672, -28672], [-27692, -28672]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>