###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sun Nov  9 21:01:58 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.032	          	r    i2c1/ClearI2CMST_reg/CK
       0.149	    -0.117	    -0.000	r    i2c1/CGMaster/EnLat_reg/CK
            	     0.028	          	r    i2c1/I2CMCB_reg/CK
       0.145	    -0.117	    -0.000	r    i2c1/CGMaster/EnLat_reg/CK
            	     0.068	          	f    uart0/rx_in_progress_reg/CKN
       0.140	    -0.072	    -0.000	r    uart0/USR_OVF_reg/CK
            	     0.068	          	f    uart0/rx_in_progress_reg/CKN
       0.140	    -0.072	    -0.000	r    uart0/rx_parity_reg/CK
            	     0.068	          	f    uart0/rx_in_progress_reg/CKN
       0.140	    -0.072	    -0.000	r    uart0/clr_rx_in_progress_reg/CK
            	     0.042	          	r    i2c0/I2CMCB_reg/CK
       0.135	    -0.093	    -0.000	r    i2c0/CGMaster/EnLat_reg/CK
            	     0.019	          	r    afe0/adc_fsm/counter/count_reg_reg[10]/CK
       0.134	    -0.115	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.019	          	r    afe0/adc_fsm/counter/count_reg_reg[9]/CK
       0.134	    -0.115	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.019	          	r    afe0/adc_fsm/counter/count_reg_reg[8]/CK
       0.134	    -0.115	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.019	          	r    afe0/adc_fsm/counter/count_reg_reg[7]/CK
       0.134	    -0.115	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.191	          	f    adddec0/addr_periph_reg[5]/CKN
       0.307	    -0.116	    -0.000	r    rom0/CLK
            	     0.191	          	f    adddec0/addr_periph_reg[5]/CKN
       0.304	    -0.113	    -0.000	r    adddec0/mem_sel_periph_int_reg[14]/CK
            	     0.191	          	f    adddec0/addr_periph_reg[5]/CKN
       0.304	    -0.113	    -0.000	r    adddec0/mem_sel_periph_int_reg[13]/CK
            	     0.191	          	f    adddec0/addr_periph_reg[5]/CKN
       0.304	    -0.113	    -0.000	r    adddec0/mem_sel_periph_int_reg[12]/CK
            	     0.191	          	f    adddec0/addr_periph_reg[5]/CKN
       0.303	    -0.112	    -0.000	r    adddec0/mem_sel_int_reg[0]/CK
            	     0.191	          	f    adddec0/addr_periph_reg[5]/CKN
       0.303	    -0.112	    -0.000	r    adddec0/mem_sel_int_reg[1]/CK
            	     0.191	          	f    adddec0/addr_periph_reg[5]/CKN
       0.303	    -0.112	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.186	          	f    adddec0/addr_periph_reg[6]/CKN
       0.302	    -0.116	    -0.000	r    rom0/CLK
            	     0.186	          	f    adddec0/addr_periph_reg[2]/CKN
       0.302	    -0.116	    -0.000	r    rom0/CLK
            	     0.186	          	f    adddec0/addr_periph_reg[7]/CKN
       0.302	    -0.116	    -0.000	r    rom0/CLK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.042	          	ri   spi1/s_counter_reg[5]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[4]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[3]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[1]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[0]/CK
            	     0.042	          	ri   spi1/s_counter_reg[5]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.042	          	ri   spi1/s_counter_reg[4]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.042	          	ri   spi1/s_counter_reg[3]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.042	          	ri   spi1/s_counter_reg[2]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[1]/CK
            	     0.042	          	ri   spi1/s_counter_reg[1]/CK
       0.035	    -0.005	    -0.012	r    spi1/s_tx_sreg_reg[1]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.025	          	r    ram1/CLK
       0.128	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[2]/CK
            	     0.025	          	r    ram1/CLK
       0.128	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.025	          	r    ram1/CLK
       0.128	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[0]/CK
            	     0.021	          	r    core/irq_restore_ack_reg/CK
       0.124	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[3]/CK
            	     0.021	          	r    core/irq_restore_ack_reg/CK
       0.124	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[2]/CK
            	     0.021	          	r    core/irq_restore_ack_reg/CK
       0.124	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.021	          	r    core/irq_restore_ack_reg/CK
       0.124	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[0]/CK
            	     0.017	          	r    core/current_state_reg[4]/CK
       0.120	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[1]/CK
            	     0.017	          	r    core/current_state_reg[4]/CK
       0.120	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[0]/CK
            	     0.017	          	r    core/current_state_reg[1]/CK
       0.120	    -0.103	    -0.000	r    core/irq_handler_inst/current_state_reg[2]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.033	          	ri   spi0/s_counter_reg[5]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[3]/CK
            	     0.033	          	ri   spi0/s_counter_reg[5]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.033	          	ri   spi0/s_counter_reg[4]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[3]/CK
            	     0.033	          	ri   spi0/s_counter_reg[4]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.033	          	ri   spi0/s_counter_reg[3]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[3]/CK
            	     0.033	          	ri   spi0/s_counter_reg[3]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.033	          	ri   spi0/s_counter_reg[2]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[3]/CK
            	     0.033	          	ri   spi0/s_counter_reg[2]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK
            	     0.033	          	ri   spi0/s_counter_reg[1]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[3]/CK
            	     0.033	          	ri   spi0/s_counter_reg[1]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[1]/CK

