==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hopfield_vitis/hopfield_vitis.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 194.234 ; gain = 102.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 194.234 ; gain = 102.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 217.313 ; gain = 125.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hopfield_vitis' (hopfield_vitis/hopfield_vitis.cpp:23) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 234.020 ; gain = 141.824
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'hopfield_vitis' (hopfield_vitis/hopfield_vitis.cpp:23) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 282.141 ; gain = 189.945
INFO: [HLS 200-472] Inferring partial write operation for 'V' (hopfield_vitis/hopfield_vitis.cpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (hopfield_vitis/hopfield_vitis.cpp:23:41)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 289.738 ; gain = 197.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hopfield_vitis' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hopfield_vitis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.284 seconds; current allocated memory: 217.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 217.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hopfield_vitis' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_vitis/V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_vitis/U_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hopfield_vitis/l' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hopfield_vitis' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'l' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'hopfield_vitis_fadd_32ns_32ns_32_5_full_dsp_1' to 'hopfield_vitis_fabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hopfield_vitis_fmul_32ns_32ns_32_4_max_dsp_1' to 'hopfield_vitis_fmcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hopfield_vitis_fdiv_32ns_32ns_32_16_1' to 'hopfield_vitis_fddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hopfield_vitis_fexp_32ns_32ns_32_9_full_dsp_1' to 'hopfield_vitis_feeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'hopfield_vitis/U_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'hopfield_vitis/U_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'hopfield_vitis_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hopfield_vitis_fddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hopfield_vitis_feeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hopfield_vitis_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hopfield_vitis'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 218.493 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.14 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 289.738 ; gain = 197.543
INFO: [VHDL 208-304] Generating VHDL RTL for hopfield_vitis.
INFO: [VLOG 209-307] Generating Verilog RTL for hopfield_vitis.
INFO: [HLS 200-112] Total elapsed time: 51.598 seconds; peak allocated memory: 218.493 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
