{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79979,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79991,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000206772,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00012511,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 5.35071e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00012511,
	"finish__design__instance__count__class:buffer": 6,
	"finish__design__instance__area__class:buffer": 67.5648,
	"finish__design__instance__count__class:clock_buffer": 6,
	"finish__design__instance__area__class:clock_buffer": 72.5696,
	"finish__design__instance__count__class:timing_repair_buffer": 72,
	"finish__design__instance__area__class:timing_repair_buffer": 332.819,
	"finish__design__instance__count__class:inverter": 1,
	"finish__design__instance__area__class:inverter": 3.7536,
	"finish__design__instance__count__class:sequential_cell": 72,
	"finish__design__instance__area__class:sequential_cell": 1807.98,
	"finish__design__instance__count__class:multi_input_combinational_cell": 71,
	"finish__design__instance__area__class:multi_input_combinational_cell": 785.754,
	"finish__design__instance__count": 228,
	"finish__design__instance__area": 3070.44,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.57817,
	"finish__clock__skew__setup": 0.0949611,
	"finish__clock__skew__hold": 0.0949611,
	"finish__timing__drv__max_slew_limit": 0.796001,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.888385,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000726422,
	"finish__power__switching__total": 0.000282646,
	"finish__power__leakage__total": 1.30981e-09,
	"finish__power__total": 0.00100907,
	"finish__design__io": 72,
	"finish__design__die__area": 7268.42,
	"finish__design__core__area": 6531.26,
	"finish__design__instance__count": 305,
	"finish__design__instance__area": 3166.79,
	"finish__design__instance__count__stdcell": 305,
	"finish__design__instance__area__stdcell": 3166.79,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.484866,
	"finish__design__instance__utilization__stdcell": 0.484866,
	"finish__design__rows": 29,
	"finish__design__rows:unithd": 29,
	"finish__design__sites": 5220,
	"finish__design__sites:unithd": 5220,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}