<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>OSS-7: Open Source Stack for DASH7 Alliance Protocol: /home/glenn/projects/oss7/stack/framework/hal/chips/efm32hg/CMSIS/device/include/efm32hg_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OSS-7: Open Source Stack for DASH7 Alliance Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('efm32hg__dma_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">efm32hg_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="efm32hg__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;{</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   STATUS;         </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CONFIG;         </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CTRLBASE;       </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   ALTCTRLBASE;    </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   CHWAITSTATUS;   </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHSWREQ;        </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHUSEBURSTS;    </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHUSEBURSTC;    </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHREQMASKS;     </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHREQMASKC;     </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHENS;          </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHENC;          </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHALTS;         </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHALTC;         </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  CHPRIS;         </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t   CHPRIC;         </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  uint32_t       RESERVED0[3];   </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  ERRORC;         </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  uint32_t       RESERVED1[880]; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   CHREQSTATUS;    </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  uint32_t       RESERVED2[1];   </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   CHSREQSTATUS;   </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  uint32_t       RESERVED3[121]; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t   IF;             </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  IFS;            </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  IFC;            </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  IEN;            </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  uint32_t       RESERVED4[60];  </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a> CH[6];          </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;                   </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/**************************************************************************/</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Bit fields for DMA STATUS */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacd90b4632b97899013fdb704f3381515">   79</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_RESETVALUE                          0x10050000UL                          </span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea33317e78a704009ba74c3eca4f1fe7">   80</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_MASK                                0x001F00F1UL                          </span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa4ebbf0d899b79550c533149c3147c4b">   81</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_EN                                   (0x1UL &lt;&lt; 0)                          </span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa0d60f6595e4fdba10540da532a87954">   82</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_EN_SHIFT                            0                                     </span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadaed10590d1bd44cb981672a9c970050">   83</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_EN_MASK                             0x1UL                                 </span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea301f6913d2305adafab9d1beee60f5">   84</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_EN_DEFAULT                          0x00000000UL                          </span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0022a9e388fefae83f37cbc36fdfcf78">   85</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_EN_DEFAULT                           (_DMA_STATUS_EN_DEFAULT &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga64d5b864076193f26472919974a19cf7">   86</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_SHIFT                         4                                     </span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga34311d933da2ad07f596a42b28a3bb3d">   87</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_MASK                          0xF0UL                                </span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5fc81d58b7b7697ed14704f4d83892b5">   88</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_DEFAULT                       0x00000000UL                          </span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga373ca42ab2188ff5a688ab0c4e971255">   89</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_IDLE                          0x00000000UL                          </span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaadf2a556bd7291d79d84f0d5da23671">   90</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDCHCTRLDATA                  0x00000001UL                          </span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea8273b57c95cbb56ecb8e3a01846abe">   91</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDSRCENDPTR                   0x00000002UL                          </span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab0b7e37fe391455975a28072136fa7a6">   92</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDDSTENDPTR                   0x00000003UL                          </span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga66a9173642fcb2ba957f72ead6078098">   93</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_RDSRCDATA                     0x00000004UL                          </span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e2c12419cbefcfa9fd9095aa6fc4561">   94</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_WRDSTDATA                     0x00000005UL                          </span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae3669745e47ae38c0ddd1802e35da1e8">   95</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_WAITREQCLR                    0x00000006UL                          </span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga30279c7bb54b4a2b929dbcad67fce4c9">   96</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_WRCHCTRLDATA                  0x00000007UL                          </span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaccc07894e802e59089e71fd9efdbcdec">   97</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_STALLED                       0x00000008UL                          </span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga07774a9be4607bce23a210508027edc5">   98</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_DONE                          0x00000009UL                          </span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf64c3259635b37bec935358a0f68086a">   99</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_STATE_PERSCATTRANS                  0x0000000AUL                          </span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga161afa373c83e6414d42e33e7d4af138">  100</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_DEFAULT                        (_DMA_STATUS_STATE_DEFAULT &lt;&lt; 4)      </span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2012a9340aeacdd304b4c5bb56f8b756">  101</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_IDLE                           (_DMA_STATUS_STATE_IDLE &lt;&lt; 4)         </span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6425fdcd4a904f3588d10e140e093d04">  102</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDCHCTRLDATA                   (_DMA_STATUS_STATE_RDCHCTRLDATA &lt;&lt; 4) </span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga91d9e2e399bf3643c96ac00aa4b28cb7">  103</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDSRCENDPTR                    (_DMA_STATUS_STATE_RDSRCENDPTR &lt;&lt; 4)  </span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad35d1b761b587f6aad09865b58e50bea">  104</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDDSTENDPTR                    (_DMA_STATUS_STATE_RDDSTENDPTR &lt;&lt; 4)  </span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1a2a678458971d5c4c3e2fdd4b5057ff">  105</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_RDSRCDATA                      (_DMA_STATUS_STATE_RDSRCDATA &lt;&lt; 4)    </span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7fcf881c9d572cf2491549d58e9d63f7">  106</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_WRDSTDATA                      (_DMA_STATUS_STATE_WRDSTDATA &lt;&lt; 4)    </span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga405cd4043e3dc6c58ceafa11778538a4">  107</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_WAITREQCLR                     (_DMA_STATUS_STATE_WAITREQCLR &lt;&lt; 4)   </span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9b1ecc10aacb577f48aef77b022c0735">  108</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_WRCHCTRLDATA                   (_DMA_STATUS_STATE_WRCHCTRLDATA &lt;&lt; 4) </span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0fa1b47c8b1456d49df1f144ad811213">  109</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_STALLED                        (_DMA_STATUS_STATE_STALLED &lt;&lt; 4)      </span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga405c39e8c006efdbd017b044ab64c0cb">  110</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_DONE                           (_DMA_STATUS_STATE_DONE &lt;&lt; 4)         </span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaeedfad1994bf3451f78e44cf5cbdd10a">  111</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_STATE_PERSCATTRANS                   (_DMA_STATUS_STATE_PERSCATTRANS &lt;&lt; 4) </span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9ae827fc1efe28749d5b612bc60ca4c1">  112</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_CHNUM_SHIFT                         16                                    </span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa76b997f130d4cee3e52cfedcd9bfadf">  113</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_CHNUM_MASK                          0x1F0000UL                            </span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga03d29bd7dde9da2943451036ddc57c74">  114</a></span>&#160;<span class="preprocessor">#define _DMA_STATUS_CHNUM_DEFAULT                       0x00000005UL                          </span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad14af2bdf6008b86e6a380f02e31386c">  115</a></span>&#160;<span class="preprocessor">#define DMA_STATUS_CHNUM_DEFAULT                        (_DMA_STATUS_CHNUM_DEFAULT &lt;&lt; 16)     </span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CONFIG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab90198e1bedf914a70db25cc68aedb99">  118</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_RESETVALUE                          0x00000000UL                      </span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga926fd50cba450b4090cc75ad1b9985df">  119</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_MASK                                0x00000021UL                      </span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga81aa7ec1a6e990962b9ee3df8f82c711">  120</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_EN                                   (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga173294a771ff2ea7b767b22d57baff40">  121</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_EN_SHIFT                            0                                 </span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad8190300fc7a8b873ebfcb883119fe46">  122</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_EN_MASK                             0x1UL                             </span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga382f1997ddfe39e39c2d3594e02fe45d">  123</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_EN_DEFAULT                          0x00000000UL                      </span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga04417301893c1c0aac33d8b001818e2f">  124</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_EN_DEFAULT                           (_DMA_CONFIG_EN_DEFAULT &lt;&lt; 0)     </span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9942cb4bbf0bee23640cfa11013d8afe">  125</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_CHPROT                               (0x1UL &lt;&lt; 5)                      </span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga65c46484750e13e3576bead09faf24af">  126</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_CHPROT_SHIFT                        5                                 </span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf10ca2f3d02f6497d0ac261407c253a7">  127</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_CHPROT_MASK                         0x20UL                            </span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e212830275a28758fcc0ee7a1d57d37">  128</a></span>&#160;<span class="preprocessor">#define _DMA_CONFIG_CHPROT_DEFAULT                      0x00000000UL                      </span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga42d647a30b5cc8f74ccf506e5aaeec3f">  129</a></span>&#160;<span class="preprocessor">#define DMA_CONFIG_CHPROT_DEFAULT                       (_DMA_CONFIG_CHPROT_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CTRLBASE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabb29abcb7a08f68645d4b289cbd05d42">  132</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_RESETVALUE                        0x00000000UL                          </span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1a3d3ac6410688fc3f74ad991835955c">  133</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_MASK                              0xFFFFFFFFUL                          </span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3d3f1ab8af0660259e0aa5d73cfd711e">  134</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_SHIFT                    0                                     </span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa32925cf20e987b00245472d73efcb61">  135</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_MASK                     0xFFFFFFFFUL                          </span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga09cf2fb84bb69731d3be00dd64772f0b">  136</a></span>&#160;<span class="preprocessor">#define _DMA_CTRLBASE_CTRLBASE_DEFAULT                  0x00000000UL                          </span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaafd3fc302e00b3f3cec907a0149b8d5a">  137</a></span>&#160;<span class="preprocessor">#define DMA_CTRLBASE_CTRLBASE_DEFAULT                   (_DMA_CTRLBASE_CTRLBASE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA ALTCTRLBASE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5bd5384a8efb63d67ccb46d44dd287eb">  140</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_RESETVALUE                     0x00000080UL                                </span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadeece3398e062459a284b0cf69cb1ddb">  141</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_MASK                           0xFFFFFFFFUL                                </span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga28218dcc5ed9c4ec54287f20af196f95">  142</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_SHIFT              0                                           </span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga634a72ca7386aa52449acbc28aae5b62">  143</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_MASK               0xFFFFFFFFUL                                </span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad4b3a81e049ca412289cb20229151b2e">  144</a></span>&#160;<span class="preprocessor">#define _DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT            0x00000080UL                                </span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga83f4ff4036c83da80e34256a910c5e18">  145</a></span>&#160;<span class="preprocessor">#define DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT             (_DMA_ALTCTRLBASE_ALTCTRLBASE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHWAITSTATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga470812c2a34e13581d1d91856478707d">  148</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_RESETVALUE                    0x0000003FUL                                   </span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga979125bad60ccbec4a64a2220e077ae1">  149</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_MASK                          0x0000003FUL                                   </span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2be27518e202c32beab24941a9aa9f56">  150</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH0WAITSTATUS                  (0x1UL &lt;&lt; 0)                                   </span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga67f4397e4540efbe894297c26ee0b1ce">  151</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_SHIFT           0                                              </span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1da33af6c8b308d91d707fdc9552d4c5">  152</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_MASK            0x1UL                                          </span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3a7bff1c5a3cfef1124108c21a46dd85">  153</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaae21d399c8272f3762996aad21af39d6">  154</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH0WAITSTATUS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae934e57291f6777ff49bb879e4610da4">  155</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH1WAITSTATUS                  (0x1UL &lt;&lt; 1)                                   </span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf5091782f10cf1f46c686e485c782eee">  156</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_SHIFT           1                                              </span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga21ccc8b4cf71d3c5d6d94fc67bdd4e6b">  157</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_MASK            0x2UL                                          </span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga17eb606914809d67130a5cde7f8cbb9d">  158</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga738f81654da194aa25dcd3a11a8241bc">  159</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH1WAITSTATUS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5c415d5e00d92ea5edaf0af3ad2659b0">  160</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH2WAITSTATUS                  (0x1UL &lt;&lt; 2)                                   </span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0e32f6c59290665735c315bb5a9f11bb">  161</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_SHIFT           2                                              </span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab832e001e1f6f677ccffd53c119c4cfb">  162</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_MASK            0x4UL                                          </span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab15b6a3df1a465eb2d98d72705e7aef5">  163</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1a75e7998cc25fedb7b139074469f0b9">  164</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH2WAITSTATUS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7ce42bd48848b8ec4442f87003db58b7">  165</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH3WAITSTATUS                  (0x1UL &lt;&lt; 3)                                   </span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9653288b19a76c0f46f5c8eb6df2dcb7">  166</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_SHIFT           3                                              </span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga155e7d5dcee0b5e0045082c1a552d662">  167</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_MASK            0x8UL                                          </span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga04d1c453ad08311b237215237c87fd7a">  168</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5548a397011f5cb5d2a5ef464696f241">  169</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH3WAITSTATUS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae252d8e33e5650ae3645faa9a93e74e0">  170</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH4WAITSTATUS                  (0x1UL &lt;&lt; 4)                                   </span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6179d6a000d9c2a17efb60b182cd9447">  171</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_SHIFT           4                                              </span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga198caafd3f15de3e4384f6837411a6d8">  172</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_MASK            0x10UL                                         </span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga958a7bb3f62bc556f89dde00635ab51c">  173</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaedfac237530c034fef67fc7e7471ddf">  174</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH4WAITSTATUS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga93a1dfdbfe84e61c0e8329b9117bec6c">  175</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH5WAITSTATUS                  (0x1UL &lt;&lt; 5)                                   </span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga419efca386cc0bd085e4af01548a278e">  176</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_SHIFT           5                                              </span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga871cf18df9eba4d4d40694562b3efde2">  177</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_MASK            0x20UL                                         </span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaedca0ed99c3875c0bb1882b3220c65a6">  178</a></span>&#160;<span class="preprocessor">#define _DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT         0x00000001UL                                   </span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga59545b1b5211702504cfd9f2284b095f">  179</a></span>&#160;<span class="preprocessor">#define DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT          (_DMA_CHWAITSTATUS_CH5WAITSTATUS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHSWREQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a140d3d652244da73c9b94d00b396aa">  182</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_RESETVALUE                         0x00000000UL                         </span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga263960bf474781d10bc02945cd2b193d">  183</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_MASK                               0x0000003FUL                         </span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga23da3d7a5285e88f0d68ff57158449cd">  184</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH0SWREQ                            (0x1UL &lt;&lt; 0)                         </span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga887e63425fddfb370bb1585df6c1ef41">  185</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_SHIFT                     0                                    </span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga19087cdfc90fb71641f85bb703d3bbbb">  186</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_MASK                      0x1UL                                </span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac2496aa870f99a8ba64d5fb3109862d6">  187</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH0SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaabac0dd5d6723675b6965ac77e60e9ec">  188</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH0SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH0SWREQ_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7d23774c1a0e0cea5f1217f920fd994a">  189</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH1SWREQ                            (0x1UL &lt;&lt; 1)                         </span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf60c9eb0f9d2db3029a7eb412159f2f5">  190</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_SHIFT                     1                                    </span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga62f0ab82a9f72a9ae465a656006682c9">  191</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_MASK                      0x2UL                                </span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabd4892da13b99258fe4d2476257ca47c">  192</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH1SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa10645d02fa536e48cbe47273c98654c">  193</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH1SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH1SWREQ_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga357190a7902b974809376f5553b35884">  194</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH2SWREQ                            (0x1UL &lt;&lt; 2)                         </span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4dc23d105399cb83aa67a5cf9262c68d">  195</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_SHIFT                     2                                    </span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4d6f20f86c195ae1422852515c8ddaae">  196</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_MASK                      0x4UL                                </span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0fa70af4f5ad103a6804a795201f60d5">  197</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH2SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga290458510325184b6170880a24a9019f">  198</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH2SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH2SWREQ_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga154034e172b5565eb833c14d87f1873b">  199</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH3SWREQ                            (0x1UL &lt;&lt; 3)                         </span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaf0a190b4dc7bd299c209fe49dd54237">  200</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_SHIFT                     3                                    </span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35dc4d785d6db30743672089fcb67a24">  201</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_MASK                      0x8UL                                </span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2abe66fd915f027fae56284364d2ff0c">  202</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH3SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga19ca722bc2d21b7b6255ea09d1c4664b">  203</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH3SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH3SWREQ_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1ad00ea8417675c2c6e30cc86f3fb898">  204</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH4SWREQ                            (0x1UL &lt;&lt; 4)                         </span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac8b2988d43c7a0000e97ee42f7b95609">  205</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_SHIFT                     4                                    </span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6233c5e13e184d71102da7fe643a68e1">  206</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_MASK                      0x10UL                               </span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga536357a2566212451f4fd1b7a94cc454">  207</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH4SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9772b335935a17ca715d8466fd8690af">  208</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH4SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH4SWREQ_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8ee9344ae889b91a6f0f5302bd35dce1">  209</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH5SWREQ                            (0x1UL &lt;&lt; 5)                         </span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga01c601b0fe1477f4b6b4365c640f771b">  210</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_SHIFT                     5                                    </span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga05aff9f6936fbb5fda02b7454dfddbc8">  211</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_MASK                      0x20UL                               </span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafe508f11b97e92d83c772ffe911a905a">  212</a></span>&#160;<span class="preprocessor">#define _DMA_CHSWREQ_CH5SWREQ_DEFAULT                   0x00000000UL                         </span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaa1c03d5f7d7b58f7da15e70328d3916">  213</a></span>&#160;<span class="preprocessor">#define DMA_CHSWREQ_CH5SWREQ_DEFAULT                    (_DMA_CHSWREQ_CH5SWREQ_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHUSEBURSTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1941e894a09af0a2814fb252256f7416">  216</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_RESETVALUE                     0x00000000UL                                        </span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga19591d2c56176c5c1ffe01c9d4c23cb8">  217</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_MASK                           0x0000003FUL                                        </span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2ff406152206e47f23fcbebb1d3fe543">  218</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS                    (0x1UL &lt;&lt; 0)                                        </span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga908280097d7131d31e1ab5db22219084">  219</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SHIFT             0                                                   </span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga30cf55ac86f1666a8bf769295a40ef3c">  220</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_MASK              0x1UL                                               </span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabef76415277cb2276d8e7feebdd2dc67">  221</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6b8ff6f74a190f31132d09e64b3d2275">  222</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST    0x00000000UL                                        </span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3da530812d906f0f721df03f0e4d60f2">  223</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY         0x00000001UL                                        </span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad55963c08f9236f5826ce94929709c1b">  224</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH0USEBURSTS_DEFAULT &lt;&lt; 0)        </span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga98379e3d5c9fa85861d27e8b0a1e20db">  225</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST     (_DMA_CHUSEBURSTS_CH0USEBURSTS_SINGLEANDBURST &lt;&lt; 0) </span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga82cfe283a8f593162dcc9a4adc68ef10">  226</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY          (_DMA_CHUSEBURSTS_CH0USEBURSTS_BURSTONLY &lt;&lt; 0)      </span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga42bb5589204b3c5d7e918b8864fc232b">  227</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH1USEBURSTS                    (0x1UL &lt;&lt; 1)                                        </span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga29c0d26cd90b8823530dd50f1ac3fe3a">  228</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_SHIFT             1                                                   </span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga802c4ed15446941adad7f748abcc0ad5">  229</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_MASK              0x2UL                                               </span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga64ddd5c269dddd72914e5a9e1a29bad9">  230</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga405d1f59473bc3bfcd9afc4ca41090db">  231</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH1USEBURSTS_DEFAULT &lt;&lt; 1)        </span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab588defaa804e1b0a25cacb89a8c3436">  232</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH2USEBURSTS                    (0x1UL &lt;&lt; 2)                                        </span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac59171c1c8ac07ec0ee7bd7264351a1f">  233</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_SHIFT             2                                                   </span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaefd702d9077cd7f6df5f0ae484be1741">  234</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_MASK              0x4UL                                               </span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga218677975cc72080832b48776c8ad6e2">  235</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaa54c1c392d6c3fba6da6159c36e57f7">  236</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH2USEBURSTS_DEFAULT &lt;&lt; 2)        </span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga32ca8a34ae88900e7557e83a0ec37086">  237</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH3USEBURSTS                    (0x1UL &lt;&lt; 3)                                        </span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad095141a65c3f845afc55dfc425e35da">  238</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_SHIFT             3                                                   </span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaccca5f2829ca3ca5bf3f102fff1c7e10">  239</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_MASK              0x8UL                                               </span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab321c9eadc911c861709e644a6490f0c">  240</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8d9a52bbc2eba985cb3d6869fa2e1701">  241</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH3USEBURSTS_DEFAULT &lt;&lt; 3)        </span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9297b0532baae03ab69d05250ba7df0d">  242</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH4USEBURSTS                    (0x1UL &lt;&lt; 4)                                        </span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafc38968277f4638dd180366c3861c07d">  243</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_SHIFT             4                                                   </span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6f5a33f091ec5cc81190fbea05504cd9">  244</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_MASK              0x10UL                                              </span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga69149ecb02e5bd199db5c1a6014af121">  245</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga44f2d5e71955ec331d785d4358a48eb3">  246</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH4USEBURSTS_DEFAULT &lt;&lt; 4)        </span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga24caa0d9c5779b00584055fecc96b8ff">  247</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH5USEBURSTS                    (0x1UL &lt;&lt; 5)                                        </span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabf8381dbf1fec411a422af0ba2e280d0">  248</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_SHIFT             5                                                   </span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6398f7114bbd417e239f15fa961bb4b8">  249</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_MASK              0x20UL                                              </span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga17d031666e888de1e799b4bd683faba1">  250</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT           0x00000000UL                                        </span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga77ed962f848d9521375da373458071da">  251</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT            (_DMA_CHUSEBURSTS_CH5USEBURSTS_DEFAULT &lt;&lt; 5)        </span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHUSEBURSTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa777e09e29bb0731fa2a3c73e4acf5f1">  254</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_RESETVALUE                     0x00000000UL                                 </span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5d000cd94c183eb65ce86a8b7ea49ab5">  255</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_MASK                           0x0000003FUL                                 </span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab4bfdbcc5b0d6b7c2ee65fa107b91560">  256</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH0USEBURSTC                    (0x1UL &lt;&lt; 0)                                 </span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafe3cde5d28956ba1d412f2de01783400">  257</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_SHIFT             0                                            </span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8a165a6505069fe22e9b8bd79c89cbf2">  258</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_MASK              0x1UL                                        </span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaab182dbcd1305b3c14877378857b92dc">  259</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad36c8e5c4ddd39db945abd3f2bc0be5e">  260</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH0USEBURSTC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga55039d908c1eaffb485abbab847903e2">  261</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH1USEBURSTC                    (0x1UL &lt;&lt; 1)                                 </span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac86a40524848b8e4ed9f21815bca79eb">  262</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_SHIFT             1                                            </span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafc9d9e0dc4a80319ced456a7e09b2466">  263</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_MASK              0x2UL                                        </span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf10e05faea19581953516bb73c84f49d">  264</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf85d498a3cc7effac1a72f83fd83eef2">  265</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH1USEBURSTC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1c3f49284b86dbd64c7a07991f2254e2">  266</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH2USEBURSTC                    (0x1UL &lt;&lt; 2)                                 </span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadf6d8bb903bcf4c424829d684a39af52">  267</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_SHIFT             2                                            </span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2fd6179c83bc3c426c9da333bfd0b078">  268</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_MASK              0x4UL                                        </span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6641d325079bc55947d66a7f54330e99">  269</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga51097031754a23a1b3ade0e95486817e">  270</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH2USEBURSTC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b5d38668e9c30c6bb608038cff7c8e0">  271</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH3USEBURSTC                    (0x1UL &lt;&lt; 3)                                 </span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga96f27df44b1dbf9e6f86e68f2e469978">  272</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_SHIFT             3                                            </span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9688d1dae28f47b213a35ab56411eefd">  273</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_MASK              0x8UL                                        </span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga07846a3f99059354b2b7eeab25278f3e">  274</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga86c4539553edb8f2b37d4f5df985f5de">  275</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH3USEBURSTC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5f36da176ce8279629b6d5fe14ef4884">  276</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH4USEBURSTC                    (0x1UL &lt;&lt; 4)                                 </span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2808b8844e8997e24858c7ae6020ec8c">  277</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_SHIFT             4                                            </span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafb03b7b90c5d9c1e6330ebab522cdc95">  278</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_MASK              0x10UL                                       </span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a3c99a7afbffb2efaa07d545908c35c">  279</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga05667be5e7fa309e42b912d5c86885e6">  280</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH4USEBURSTC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf77a029d26e722d36b2b769be0676ee2">  281</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH5USEBURSTC                    (0x1UL &lt;&lt; 5)                                 </span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4ea387b947c6ff60cf958c07e2bb214e">  282</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_SHIFT             5                                            </span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafc0dba7dfcfa51ed0aa0bed1376f2028">  283</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_MASK              0x20UL                                       </span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga91c96b428cdf133bde1d8bb7a69be899">  284</a></span>&#160;<span class="preprocessor">#define _DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacc6e4be637c799fc74d4fcd8f969baa4">  285</a></span>&#160;<span class="preprocessor">#define DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT            (_DMA_CHUSEBURSTC_CH5USEBURSTC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHREQMASKS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga993c11b58c442aba2ad8828511568f22">  288</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_RESETVALUE                      0x00000000UL                               </span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga54114f403e2d376752e3b19eab96fda5">  289</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_MASK                            0x0000003FUL                               </span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5377ebe5374db2f0a175c084f61c268c">  290</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH0REQMASKS                      (0x1UL &lt;&lt; 0)                               </span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad2bd40977f04b35a3fcad6142a8139ce">  291</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_SHIFT               0                                          </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4c22729eed6405317e4861a406d844e5">  292</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_MASK                0x1UL                                      </span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafc97ea5b36851693cb69e7a21d812a5e">  293</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH0REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga28f9f45f08df20ce2c77539ce738451a">  294</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH0REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH0REQMASKS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga626b25422301aa89ebea44a58a698324">  295</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH1REQMASKS                      (0x1UL &lt;&lt; 1)                               </span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2b27781d75db437efc821c90ed4c9099">  296</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_SHIFT               1                                          </span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga130af438b19240f5af9b8a3adfdcac71">  297</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_MASK                0x2UL                                      </span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf6bdeafb8c23d4fe8acd8ad8cb0dbe10">  298</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH1REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga598e5355f085612484f856983986791d">  299</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH1REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH1REQMASKS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac4c9da9a9971fec51c01672cb9fef436">  300</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH2REQMASKS                      (0x1UL &lt;&lt; 2)                               </span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad3d2f9f4c0968e74d4f6d4692c39b6d3">  301</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_SHIFT               2                                          </span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab2fe86d88b39428b1172ec0adbc9ee52">  302</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_MASK                0x4UL                                      </span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga93531f86b214d6ac018e00780f22710a">  303</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH2REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabaa0242426b02acbedc26459e38facf9">  304</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH2REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH2REQMASKS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3d9817a0b7691c23943ad1436565652c">  305</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH3REQMASKS                      (0x1UL &lt;&lt; 3)                               </span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadb5d11bf686e32fbe7ee25f39fbc9fd7">  306</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_SHIFT               3                                          </span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab1f131564418eeae0ed8df0e261a4e15">  307</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_MASK                0x8UL                                      </span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa5efd4ca20d13ae5215bb949e2c55c11">  308</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH3REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5ad10959d075ebc1132ce37e7223a37d">  309</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH3REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH3REQMASKS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaca39bb0ce85f708d3ea1bed8328cc38d">  310</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH4REQMASKS                      (0x1UL &lt;&lt; 4)                               </span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad501b35a32b8e4ffbde8bb182c10da5e">  311</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_SHIFT               4                                          </span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaf20b8b5264e86bd0c1e204c0005d47a">  312</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_MASK                0x10UL                                     </span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4604563242cc7409620698bcdbcb73fd">  313</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH4REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6d98b62aee6b9f428dc2513f0f3983c8">  314</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH4REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH4REQMASKS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2de8b92c5285dcf0421d4bf6bafb2a3f">  315</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH5REQMASKS                      (0x1UL &lt;&lt; 5)                               </span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadf26786ae4f9a117ea01a82824456006">  316</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_SHIFT               5                                          </span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab89c22346382b5378f4875375e82cf6a">  317</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_MASK                0x20UL                                     </span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1708a28e0c9a951ccafb3e81ae51ea80">  318</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKS_CH5REQMASKS_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad6c56f36efb19856f6ba42a1c398b59d">  319</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKS_CH5REQMASKS_DEFAULT              (_DMA_CHREQMASKS_CH5REQMASKS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHREQMASKC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaacb9fcf4f72148763f49b6443de6d258">  322</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_RESETVALUE                      0x00000000UL                               </span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6b0ff687023c5a5ca90794888ba6d834">  323</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_MASK                            0x0000003FUL                               </span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9af910624a38489794ee8d57d75045fb">  324</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH0REQMASKC                      (0x1UL &lt;&lt; 0)                               </span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaebec317ab7c77ecf264075bd33e08422">  325</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_SHIFT               0                                          </span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa7a3602d7b4f560db251d4ab08f840a5">  326</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_MASK                0x1UL                                      </span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9e225f4389c571b91cf45cbeb5d3c57b">  327</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH0REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga25577904705e00bceed38828a11d634a">  328</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH0REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH0REQMASKC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabbcbf832de08628a4fb9260b2a6c9ef8">  329</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH1REQMASKC                      (0x1UL &lt;&lt; 1)                               </span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1bd6761ca5cf62cab5d8367b23eaf085">  330</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_SHIFT               1                                          </span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab5bedb1c3f155a64b7d5d9ec916a187a">  331</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_MASK                0x2UL                                      </span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae591a09f973277b7bb753cf6f70c0581">  332</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH1REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b058bc79b2e32d10ed9f1248d9150e1">  333</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH1REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH1REQMASKC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf6df8b60a6e9627af3c6ea5a639900d5">  334</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH2REQMASKC                      (0x1UL &lt;&lt; 2)                               </span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6c5c6a398488a63ef2d00e48d7ed9801">  335</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_SHIFT               2                                          </span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2dfd5552bc596cd4a5e50d70320748d0">  336</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_MASK                0x4UL                                      </span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6a4ae4b378fc2da9212b9406d7b228da">  337</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH2REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2eafaf6a7f026a0c094355497085e9ae">  338</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH2REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH2REQMASKC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2e63a5cd90c17f2025a6f53b885061d5">  339</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH3REQMASKC                      (0x1UL &lt;&lt; 3)                               </span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga33776638699de1548379b67e10a1b5f1">  340</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_SHIFT               3                                          </span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga64a5cd5bbc4f7dbaf80bc73441024901">  341</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_MASK                0x8UL                                      </span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2365654cc79e1ceb08334ab798f0fa8a">  342</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH3REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2f9ff650522730490b0a7c682920506a">  343</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH3REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH3REQMASKC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaaf3d769ef02b12a4c3e8a4ce6e15376">  344</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH4REQMASKC                      (0x1UL &lt;&lt; 4)                               </span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga96583f6eb5f1cd97aa226509002d29ec">  345</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_SHIFT               4                                          </span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab9ee56a2e5314cfe9212faad05368a91">  346</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_MASK                0x10UL                                     </span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga06967811f445c8e126bd4f538bedc094">  347</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH4REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga723c384830fda84b651fdf5c6ab04719">  348</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH4REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH4REQMASKC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab7e41f44345ab2f4df705f3ce5927b90">  349</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH5REQMASKC                      (0x1UL &lt;&lt; 5)                               </span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2e4ecb0ce2ced87d3381250db15e60a2">  350</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_SHIFT               5                                          </span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabbb354e9c3b0d5a1bd13e03c0ae2da84">  351</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_MASK                0x20UL                                     </span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadd32c210a37ca84e9a49dd0d89b7b6ae">  352</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQMASKC_CH5REQMASKC_DEFAULT             0x00000000UL                               </span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacd359acf883fa5ab982497f776ffa806">  353</a></span>&#160;<span class="preprocessor">#define DMA_CHREQMASKC_CH5REQMASKC_DEFAULT              (_DMA_CHREQMASKC_CH5REQMASKC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHENS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga86b3e05b61511e9756cbf4fcefd0e3f5">  356</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_RESETVALUE                           0x00000000UL                     </span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac874864898a857bfad5220d0f6e56175">  357</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_MASK                                 0x0000003FUL                     </span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0ff45c74658e5d08259b63dcd645864b">  358</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH0ENS                                (0x1UL &lt;&lt; 0)                     </span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9b01b19cb9880ae2e68a93732b521457">  359</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH0ENS_SHIFT                         0                                </span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad19ba755c0906d46abf22a693044e8b5">  360</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH0ENS_MASK                          0x1UL                            </span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa076db7674479c34767c476b4ecad46a">  361</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH0ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae2c002f0189eddcf61fecd3852f55ea1">  362</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH0ENS_DEFAULT                        (_DMA_CHENS_CH0ENS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9635cfc4a61e1c8c2a0119870712293a">  363</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH1ENS                                (0x1UL &lt;&lt; 1)                     </span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8c23b89af84863b0eaf46fae7b8029db">  364</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH1ENS_SHIFT                         1                                </span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga13e39d0bc652f277cc8e0de9fe6f2832">  365</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH1ENS_MASK                          0x2UL                            </span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8862df0982148a1f2c223e293106b4c8">  366</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH1ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae6c3aa4c5b942a04770a06a93a9b1a63">  367</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH1ENS_DEFAULT                        (_DMA_CHENS_CH1ENS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3c044628dd75f30a59e5a53d9687e40a">  368</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH2ENS                                (0x1UL &lt;&lt; 2)                     </span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac89079e8101357af8b3ff6973b437079">  369</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH2ENS_SHIFT                         2                                </span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6157ef84f9800793fd08c1dc78a41d24">  370</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH2ENS_MASK                          0x4UL                            </span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35ede389a2420f27221e1ba791221fa6">  371</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH2ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3417b1925b0f33b9e70b106e2a9483df">  372</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH2ENS_DEFAULT                        (_DMA_CHENS_CH2ENS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga24b35122f0793cc6f45c8fbab34e777e">  373</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH3ENS                                (0x1UL &lt;&lt; 3)                     </span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad775addf2ab980e50bc354a0696197a5">  374</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH3ENS_SHIFT                         3                                </span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4a5abcf9c41389156ecdc4a29ae3bd6f">  375</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH3ENS_MASK                          0x8UL                            </span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga227c4ca76584bc933762c7a15a37369a">  376</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH3ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafb6e780186cc00bd6c436cf2da8374c9">  377</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH3ENS_DEFAULT                        (_DMA_CHENS_CH3ENS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4a61090735ebd5a4679ba23ae81aad6f">  378</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH4ENS                                (0x1UL &lt;&lt; 4)                     </span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0fc2cda5aaa7a75d948fa9fd8c204b28">  379</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH4ENS_SHIFT                         4                                </span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4189d27882f068f692d41842f958a2a8">  380</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH4ENS_MASK                          0x10UL                           </span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6978d954382612b0a83f643f5d5476fa">  381</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH4ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac540101ba729c429d1fba5b692cf333c">  382</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH4ENS_DEFAULT                        (_DMA_CHENS_CH4ENS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9437e24ae5b8fcdd625d4bdb67204cd7">  383</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH5ENS                                (0x1UL &lt;&lt; 5)                     </span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga27f4dadd3c4d3499c7ce6c3365cf84eb">  384</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH5ENS_SHIFT                         5                                </span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5bfe3f6ae6617a7b8acb75dfddc9f3ed">  385</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH5ENS_MASK                          0x20UL                           </span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga41032d5e16ae0f03ef3c279e2aa3f17d">  386</a></span>&#160;<span class="preprocessor">#define _DMA_CHENS_CH5ENS_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga068efb5cb719eb8d9f591e76a78b136e">  387</a></span>&#160;<span class="preprocessor">#define DMA_CHENS_CH5ENS_DEFAULT                        (_DMA_CHENS_CH5ENS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHENC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5cf124dfd05cc858565d57878ecc4731">  390</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_RESETVALUE                           0x00000000UL                     </span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae655e8c5e567264285610b6a59988bb5">  391</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_MASK                                 0x0000003FUL                     </span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35d5d3d575383435cd1d1b6e2d9dee92">  392</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH0ENC                                (0x1UL &lt;&lt; 0)                     </span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga25df885eed3ced50e60fac7552abb351">  393</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH0ENC_SHIFT                         0                                </span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab1238fee8a8084ebe3e39543ecf05ef5">  394</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH0ENC_MASK                          0x1UL                            </span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab588706dc25fa04b5945b43ef514d4bf">  395</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH0ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga22202f4a64dfa718aaf6b667ad1b15ef">  396</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH0ENC_DEFAULT                        (_DMA_CHENC_CH0ENC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga92b366c4cfe34b7b22702032ad2d4847">  397</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH1ENC                                (0x1UL &lt;&lt; 1)                     </span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab606f7252bcbdb2e8ba7914a26bcb88e">  398</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH1ENC_SHIFT                         1                                </span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga73a664be5f4736458a91c02bf44e2e21">  399</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH1ENC_MASK                          0x2UL                            </span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab115bba94ad1583a5bae09e6c89e4105">  400</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH1ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga48471b34b4eaa83749604aa4dc83500d">  401</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH1ENC_DEFAULT                        (_DMA_CHENC_CH1ENC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae7a944b622e28ac37ee730883b14f13e">  402</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH2ENC                                (0x1UL &lt;&lt; 2)                     </span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae37f39bf65a4c524a2a09956485aec14">  403</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH2ENC_SHIFT                         2                                </span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9a0f7a78109d735f115c2042b5cb18bb">  404</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH2ENC_MASK                          0x4UL                            </span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga836a32303a9068cd5568b9e09120130e">  405</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH2ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9306ee3c7a4b45e9738c41aacab103a0">  406</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH2ENC_DEFAULT                        (_DMA_CHENC_CH2ENC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaafca64b255430ca1e8549a09a8e4ae1a">  407</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH3ENC                                (0x1UL &lt;&lt; 3)                     </span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa0830337a5ada3c946ff9f56e1e87086">  408</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH3ENC_SHIFT                         3                                </span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadf670e44e71e6ef9e84f9076e292e36b">  409</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH3ENC_MASK                          0x8UL                            </span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga736c2fe973ea209babd6288e6bf88a60">  410</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH3ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5db5df14316e43cfa5f7842f8e860782">  411</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH3ENC_DEFAULT                        (_DMA_CHENC_CH3ENC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2a59bd0e20eb593fa2fa7b108233f910">  412</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH4ENC                                (0x1UL &lt;&lt; 4)                     </span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga545e8bf9c90be22cf7adacc61f8a9159">  413</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH4ENC_SHIFT                         4                                </span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1ae82793be0258c25d2b941291b28de1">  414</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH4ENC_MASK                          0x10UL                           </span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f330169e746d4779caf43970493d001">  415</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH4ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabe7fc3bb626e7546deb81477d2e53376">  416</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH4ENC_DEFAULT                        (_DMA_CHENC_CH4ENC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga814e04dc0c32cddab505146788d0ae4b">  417</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH5ENC                                (0x1UL &lt;&lt; 5)                     </span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga84d17e626c4e8243c86e34e9727725b1">  418</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH5ENC_SHIFT                         5                                </span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga949d0c96c97f14e87bfca1a41bca2783">  419</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH5ENC_MASK                          0x20UL                           </span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf4c13147148fe8747dd9ff1984ab227a">  420</a></span>&#160;<span class="preprocessor">#define _DMA_CHENC_CH5ENC_DEFAULT                       0x00000000UL                     </span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8d89067953cfccc9e2b0a95b9e621c4c">  421</a></span>&#160;<span class="preprocessor">#define DMA_CHENC_CH5ENC_DEFAULT                        (_DMA_CHENC_CH5ENC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHALTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadd2d2f322ee761ff5024ff8a2fb5e8f5">  424</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga81b14de47152c5c6c322be59ebc86165">  425</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga613418fb0799e7247179ac93163a767f">  426</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH0ALTS                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad51b3fceeffcc0e9231309783e03554a">  427</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9bc3fb8a648065a1ac88355ef85e44ab">  428</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1d751c15deaf5e136fa7566b53bb7b85">  429</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH0ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa54ec7c7973183897876c530f978a9f0">  430</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH0ALTS_DEFAULT                      (_DMA_CHALTS_CH0ALTS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab83167edd154a5daf99c8608100088b7">  431</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH1ALTS                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf4899bc261cdbce884efb93f469043ca">  432</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gace50c041a428cae2ea015975e83bc88c">  433</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae9df90a3330bfbe42989aeb0b0a51aa7">  434</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH1ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae49b3527d4de1e9723906f5fc035356c">  435</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH1ALTS_DEFAULT                      (_DMA_CHALTS_CH1ALTS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7738cfbf25a156a773026b9c28c37dda">  436</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH2ALTS                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0790f60d53f14a8dc68b08cada62c0d3">  437</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabd21971d2efbd628393c7b103e60e44e">  438</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1a779c0d25a8c02f43ecb54aed976488">  439</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH2ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa706c71ab018584bac1aad5d2ece3001">  440</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH2ALTS_DEFAULT                      (_DMA_CHALTS_CH2ALTS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga048035204cf3ed4cfd6ec1427d460670">  441</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH3ALTS                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1155cfe68203851c1bebb3d4d4f03086">  442</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa044a2da0ded76c66829de8cc4a8f111">  443</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5d8b2b1a9b3d4f1319a06eef43db6b90">  444</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH3ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf2a7345f778eb92be85705a2fe433fe5">  445</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH3ALTS_DEFAULT                      (_DMA_CHALTS_CH3ALTS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafe171b8d3b83c8b2586d28c2307ad7a5">  446</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH4ALTS                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabf87adc0c8f14b0234910df5541c8890">  447</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4d2f0cd787b6a346eabb36d1d409f039">  448</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa2d9749531ef2a53d366bdb830147b04">  449</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH4ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4677c4f84edfdf13ea4e47a1ce5ce302">  450</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH4ALTS_DEFAULT                      (_DMA_CHALTS_CH4ALTS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga39d696693fdcc69510ed4972dbba5117">  451</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH5ALTS                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga121284eb531163dd58ce38e9362e6516">  452</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga542e3984b5a30b7ce8eb6ac8d5d2d3d8">  453</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga15027780bd30bc27e88b390e665e9e10">  454</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTS_CH5ALTS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac30002e404beee68eb6f4af5038ab77d">  455</a></span>&#160;<span class="preprocessor">#define DMA_CHALTS_CH5ALTS_DEFAULT                      (_DMA_CHALTS_CH5ALTS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHALTC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0eec0d07ba3840c14c15ea38d6aa085b">  458</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8cc36f2eabc3184da58fc37032217f38">  459</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga511af0db142c89640d5a701e356c0300">  460</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH0ALTC                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga74de4494b5cee26a310e232f67cbff3d">  461</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga60adf7c7300beb0d0e02ff40cd5c4be4">  462</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga26e677040d3f7a08d35010caae94fffc">  463</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH0ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a3881163fa7d248ce6e5dc219e18ea7">  464</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH0ALTC_DEFAULT                      (_DMA_CHALTC_CH0ALTC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga05e2f045a0534efd76fdc2da493605a9">  465</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH1ALTC                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a663045d7110eaf87337a4d96367181">  466</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9c4958f96c46f64aecc75e34f98a5f00">  467</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf759837436d1cf793175452481799715">  468</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH1ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0341c20dbbcffd9a67a7cf7269e4cb09">  469</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH1ALTC_DEFAULT                      (_DMA_CHALTC_CH1ALTC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5def0cf4048c90fc2e1546324c245c08">  470</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH2ALTC                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga75e3488182fb1b3c8961de0002084dfc">  471</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf5cfee97763a6400e6a2a2201c2fb658">  472</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8fbbeffa6a1b2c850ee7f462bba2093f">  473</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH2ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga37f75f8149bbdf4535c58b092fd31d66">  474</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH2ALTC_DEFAULT                      (_DMA_CHALTC_CH2ALTC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga24257997abb94b463b9c104e43a01ce2">  475</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH3ALTC                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga60134fe3ab56879a61b8ab8311dd3cc6">  476</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab1b9ed6e6bd1fadbab12598a2ceaab28">  477</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4db54974f58057d62d944d39ff80e564">  478</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH3ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga214964bfec83e6643b7991ff93b7d4e7">  479</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH3ALTC_DEFAULT                      (_DMA_CHALTC_CH3ALTC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8a7dec837ee6581822cb8f74a259409c">  480</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH4ALTC                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6fc2b10b705b42acf05843198082b9e1">  481</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga870d5759441a8fe6a06f8e5c63aa8d55">  482</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad580715adb266598509822ba66ee17d5">  483</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH4ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga28c0f465ac102c5932c5c10e8cbff788">  484</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH4ALTC_DEFAULT                      (_DMA_CHALTC_CH4ALTC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga58fe5d31b279243c92b4c6cf16743c61">  485</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH5ALTC                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadc9b65586a310eeb0dcd7737479a7a12">  486</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3223425d68ced74f11f7389feed6bb58">  487</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4e6fec83ed0b7a19a66d59cb84f8b571">  488</a></span>&#160;<span class="preprocessor">#define _DMA_CHALTC_CH5ALTC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5d530ea7553e3576c0420c86ef574674">  489</a></span>&#160;<span class="preprocessor">#define DMA_CHALTC_CH5ALTC_DEFAULT                      (_DMA_CHALTC_CH5ALTC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHPRIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9daf0b6586e2fa32dd4318581a5ee097">  492</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga79d9267c2a82e200f8c21ca6b47b3dae">  493</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3b8aae23375b72eaf9398b0dfe0a9958">  494</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH0PRIS                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafa74c12fb13c4c1992d85684ec68a36d">  495</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab9d307b044f83ba2cec73d0c0423d2ce">  496</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga74fd32abbf751cd896459afb92a7c81f">  497</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH0PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga991b1ee70c4a5e9ea6c1ac510d4344b8">  498</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH0PRIS_DEFAULT                      (_DMA_CHPRIS_CH0PRIS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4245120034c44573ea4089f3a7962f0d">  499</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH1PRIS                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1f6648ed2db93670744712633ebe8c6d">  500</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8e2f7c5e32b052266cf5f1fefb0315e2">  501</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae4cc67d1ec61d3acfb24304f0dbd59d3">  502</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH1PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga385bb04dc349096942748d090385c2a1">  503</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH1PRIS_DEFAULT                      (_DMA_CHPRIS_CH1PRIS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga11e9151ccd4188763a82ab42bc06d55e">  504</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH2PRIS                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab805fd2b31fe212e9d84411d1b54b99f">  505</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafea2f9b83e145e5a5f780040b2b167da">  506</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga56f7af3fe12c48ca0948f4fe8e1cb1f5">  507</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH2PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga31ff7d3c88297e6642d5bcf039efcbf1">  508</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH2PRIS_DEFAULT                      (_DMA_CHPRIS_CH2PRIS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad0837ad5d87ce0e10c7950db207272d4">  509</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH3PRIS                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf7e73e49868b330b0b6c15757f18aebf">  510</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab227d80ecc2fbbfcbdfd5705f762ba48">  511</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7bca4bd8fe47647e8d4e1e2efe575d3b">  512</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH3PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6e64a388c03275c438755bf6ff94c445">  513</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH3PRIS_DEFAULT                      (_DMA_CHPRIS_CH3PRIS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga299ed3bd0ba11abcd89eff9e7cdadbc8">  514</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH4PRIS                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga180b7a816bc41a431856cf8c314f91de">  515</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad6962c4b30f63f771c1472c8f76d83bf">  516</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0ff1abc823c8772319e86d343cf5afde">  517</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH4PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga088d56e897fe05b5b19f7071a5636ca1">  518</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH4PRIS_DEFAULT                      (_DMA_CHPRIS_CH4PRIS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3c52b6e6015ada3be2d3b2f622572bbe">  519</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH5PRIS                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8abb73279fac57a9503f14126eb5cccd">  520</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad59b8eafb3963903ea83570d97ebdab5">  521</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1e80ee5e62b1e966d77f09b92b23c300">  522</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIS_CH5PRIS_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafdb6f107918f35901410de74a4098818">  523</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIS_CH5PRIS_DEFAULT                      (_DMA_CHPRIS_CH5PRIS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHPRIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaadeb7787f8f32c14c0276c2abb417f7b">  526</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_RESETVALUE                          0x00000000UL                       </span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga192afe390dcccda2b96bc2b236dd5666">  527</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_MASK                                0x0000003FUL                       </span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5ff68ef83e232f6eac622238c65084ba">  528</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH0PRIC                              (0x1UL &lt;&lt; 0)                       </span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga189fb8c590b999349183333012f4e70d">  529</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_SHIFT                       0                                  </span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga88c1e2d89a389055a4028b5406ff94fa">  530</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_MASK                        0x1UL                              </span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaf0d7ed7c444a4fcb7c88a87895c61f5">  531</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH0PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4df490dae82239dcb98398c775d258bf">  532</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH0PRIC_DEFAULT                      (_DMA_CHPRIC_CH0PRIC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4324c7fb59cc3a2f150395193c8c96a5">  533</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH1PRIC                              (0x1UL &lt;&lt; 1)                       </span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga744f18c61317d3ce541ec27b109989f6">  534</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_SHIFT                       1                                  </span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga28b1f08516b78ab005f707ce5b396d72">  535</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_MASK                        0x2UL                              </span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga03b4c9805d1f2be425e2f7ce329aa069">  536</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH1PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad0f899434d32cdf887c087fa70bcd415">  537</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH1PRIC_DEFAULT                      (_DMA_CHPRIC_CH1PRIC_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacb62ce6d3214ca9bbb4ebe7832307eeb">  538</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH2PRIC                              (0x1UL &lt;&lt; 2)                       </span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac9fe70e0eff208788180eab5568115bd">  539</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_SHIFT                       2                                  </span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6ad84681c02ca6065d0c9dcd271b02b0">  540</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_MASK                        0x4UL                              </span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga215a9b755d7b36e8ab38ca1ba8878545">  541</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH2PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga352efbfef9acf0b353862a193b7de1d0">  542</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH2PRIC_DEFAULT                      (_DMA_CHPRIC_CH2PRIC_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga88b2b57ff1d13614652901f2f27ab233">  543</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH3PRIC                              (0x1UL &lt;&lt; 3)                       </span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4ddf40b027248d91274316461f19fd74">  544</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_SHIFT                       3                                  </span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabe068fe7e6583a5c18e50a40cf27ed84">  545</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_MASK                        0x8UL                              </span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga81aa7d82e5ffea3462e3bcf1a3c258d3">  546</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH3PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga49d3cc9d4c00dc6874d997b75880c963">  547</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH3PRIC_DEFAULT                      (_DMA_CHPRIC_CH3PRIC_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae9e8327d33f6ff455450320729889842">  548</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH4PRIC                              (0x1UL &lt;&lt; 4)                       </span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabf4d0f198774d0586bb9d8377a2d2273">  549</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_SHIFT                       4                                  </span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2d23f68d713c5c29fae227a25ce4ca0d">  550</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_MASK                        0x10UL                             </span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga660dbce8443669c5f31d0419b7c9b277">  551</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH4PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga26e1ff0717bb90be7294958317e8de1a">  552</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH4PRIC_DEFAULT                      (_DMA_CHPRIC_CH4PRIC_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf46213e736f8beab07ae07576828f6f2">  553</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH5PRIC                              (0x1UL &lt;&lt; 5)                       </span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5fcfc3ff051e0ad8bec60456b44bd556">  554</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_SHIFT                       5                                  </span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6b78894b9053468a43dff6d14a118902">  555</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_MASK                        0x20UL                             </span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga293f493bacd788d9f03a18ff17b2d94e">  556</a></span>&#160;<span class="preprocessor">#define _DMA_CHPRIC_CH5PRIC_DEFAULT                     0x00000000UL                       </span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4beaa86030a99f2cc5133f83f1626ee3">  557</a></span>&#160;<span class="preprocessor">#define DMA_CHPRIC_CH5PRIC_DEFAULT                      (_DMA_CHPRIC_CH5PRIC_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA ERRORC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad184c7bcd66cc743d49c05d7001af5cb">  560</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_RESETVALUE                          0x00000000UL                      </span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga523632c688bb41df44cb9237599f474b">  561</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_MASK                                0x00000001UL                      </span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1a72da743d1b4b5044077696e382f819">  562</a></span>&#160;<span class="preprocessor">#define DMA_ERRORC_ERRORC                               (0x1UL &lt;&lt; 0)                      </span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab66f6e9e80ad9925423f7e9e7321c67b">  563</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_ERRORC_SHIFT                        0                                 </span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga293d9323a9478f854df0d2e6c99d96ce">  564</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_ERRORC_MASK                         0x1UL                             </span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2a7f99594aa94975c40c1cc596b4dca5">  565</a></span>&#160;<span class="preprocessor">#define _DMA_ERRORC_ERRORC_DEFAULT                      0x00000000UL                      </span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab1cc17f9a5c414fae65f2cc0d5cea8e4">  566</a></span>&#160;<span class="preprocessor">#define DMA_ERRORC_ERRORC_DEFAULT                       (_DMA_ERRORC_ERRORC_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHREQSTATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9c67126153ce05dc19bd7c3a9bc53b01">  569</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_RESETVALUE                     0x00000000UL                                 </span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1227e0733df8865fcf9796529d2a7fb0">  570</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_MASK                           0x0000003FUL                                 </span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga06000644ae9c3272fdb92778f1b72029">  571</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH0REQSTATUS                    (0x1UL &lt;&lt; 0)                                 </span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f5592df173223f1f7e85ba57bd9b3c7">  572</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_SHIFT             0                                            </span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafd11116b238de0d461ec8c862f47d65c">  573</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_MASK              0x1UL                                        </span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0152da899e50169a0542d20fc3133e5e">  574</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5cc9516df62011880f4242d522e4bf94">  575</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH0REQSTATUS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6560f1e76ca6fdf2a726f76875665424">  576</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH1REQSTATUS                    (0x1UL &lt;&lt; 1)                                 </span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1f33bf6d091743fad5647647334d106d">  577</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_SHIFT             1                                            </span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga47af3fc45b5e3431dbaacf986104c049">  578</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_MASK              0x2UL                                        </span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f59e62cbb66bf1fdd4438f9622d1fee">  579</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga52102b5e01079c79d6c37c3d2fa7e07f">  580</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH1REQSTATUS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gada5a454ce1cdc913edbec452a87d4a85">  581</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH2REQSTATUS                    (0x1UL &lt;&lt; 2)                                 </span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga198a02e171a666d9660d7952629a8cf3">  582</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_SHIFT             2                                            </span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9e923a3a9b668171dce0d2bece029018">  583</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_MASK              0x4UL                                        </span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf9708b0a7f21566e70fd00ad764532cd">  584</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga24b71d15e0f5c86dc476173c62c04f9f">  585</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH2REQSTATUS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga74172c3852d72dc1b421be3d2104fa31">  586</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH3REQSTATUS                    (0x1UL &lt;&lt; 3)                                 </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf89bfd255c4e597337671c1a59e22d01">  587</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_SHIFT             3                                            </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3de830a37a8c54392713d93da9417057">  588</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_MASK              0x8UL                                        </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga19a0ae2e4521a2bec9775d46ddd23f0b">  589</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae8df0d773d381312331668ef7b88dcba">  590</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH3REQSTATUS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga62c82fd3d5b739f826f79d22946a8af9">  591</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH4REQSTATUS                    (0x1UL &lt;&lt; 4)                                 </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf1d7723ab37e855619d0bcf1011c21d8">  592</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_SHIFT             4                                            </span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9f8203bb8ac2678cb83b7102c0f06499">  593</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_MASK              0x10UL                                       </span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga23848b8ffc6a917a5f7150b848863bd2">  594</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa84aaf37f9ae6010033c364c84d61d33">  595</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH4REQSTATUS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf64f6dcf537672a9e195ad6175696980">  596</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH5REQSTATUS                    (0x1UL &lt;&lt; 5)                                 </span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae5b28f5b0694bfd6c8e677eb2d8ac56a">  597</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_SHIFT             5                                            </span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8b13bc9523705eacad12222223e21eed">  598</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_MASK              0x20UL                                       </span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9730c3bd4359ea882bcbc6d7739d675c">  599</a></span>&#160;<span class="preprocessor">#define _DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT           0x00000000UL                                 </span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7dd1419fe212dc11be75473295698707">  600</a></span>&#160;<span class="preprocessor">#define DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT            (_DMA_CHREQSTATUS_CH5REQSTATUS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CHSREQSTATUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa0ac48fea9964f2c069c285ff7e102a1">  603</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_RESETVALUE                    0x00000000UL                                   </span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7d142899003cca875a9a1f51bf3e791c">  604</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_MASK                          0x0000003FUL                                   </span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8bca57954035c721cf98c1c580c97e69">  605</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH0SREQSTATUS                  (0x1UL &lt;&lt; 0)                                   </span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1e3a36e81aaf822ed3f84de64ee80091">  606</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_SHIFT           0                                              </span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf7fd21d76c118803fa6112d22fab0d37">  607</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_MASK            0x1UL                                          </span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga08963e57c61ff0f5eff03f0bfbaad72d">  608</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4598d2c40c9b73bab75e1106affbdad0">  609</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH0SREQSTATUS_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga54a7de7ef3e0b33e86bcc40c5db0d088">  610</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH1SREQSTATUS                  (0x1UL &lt;&lt; 1)                                   </span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0ca681317b4e3918106d28df1a69fa87">  611</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_SHIFT           1                                              </span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3d90f70e0d5954748b1809b847b2be7b">  612</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_MASK            0x2UL                                          </span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf8c06b003aa60c471c3b2fab51653a15">  613</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga193cb364623c88cb508dca279b7e698b">  614</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH1SREQSTATUS_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac1d03bb897d9fe1bb9fae50820f447b4">  615</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH2SREQSTATUS                  (0x1UL &lt;&lt; 2)                                   </span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3083f1f73076c0102c88b85416ed2110">  616</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_SHIFT           2                                              </span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea8852a459c1825e61d10985c050e86e">  617</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_MASK            0x4UL                                          </span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaabf4affb65c408ace40e8c17c66848ef">  618</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2bdfe8f1d5a96d1ef1d3364a7dc5897a">  619</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH2SREQSTATUS_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafb7e3e35eaf6892421d6e7b286a490d5">  620</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH3SREQSTATUS                  (0x1UL &lt;&lt; 3)                                   </span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2222f8d27144678ab4ba0942c8b8781f">  621</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_SHIFT           3                                              </span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacb2086fcbda231f1a8a1a1e946f41893">  622</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_MASK            0x8UL                                          </span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga95d8e31437498a8b6874dad047c746eb">  623</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabed1415c8fad7709dde4311b0d66c602">  624</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH3SREQSTATUS_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8ced60eb83be417fffbd322fe4b0d6c4">  625</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH4SREQSTATUS                  (0x1UL &lt;&lt; 4)                                   </span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5a840d97f34d0d63983c73d6883a1a53">  626</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_SHIFT           4                                              </span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae0f5b9744e308612819212e0a9f5fe39">  627</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_MASK            0x10UL                                         </span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2eb9dcd7c52924d58f4417ad07f1fbdc">  628</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab34a2a86e2ada817af6998a135bf760b">  629</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH4SREQSTATUS_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga44104a6766e70127964369bdf2290398">  630</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH5SREQSTATUS                  (0x1UL &lt;&lt; 5)                                   </span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0b9652105ab7682ff248493ecb6036e5">  631</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_SHIFT           5                                              </span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga10bb38bf69a347123ca07a578ac8c706">  632</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_MASK            0x20UL                                         </span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6dda0ac7329c79e3f2e611161d80737d">  633</a></span>&#160;<span class="preprocessor">#define _DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT         0x00000000UL                                   </span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaded7a046b8d8eb762ccb0140bb923551">  634</a></span>&#160;<span class="preprocessor">#define DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT          (_DMA_CHSREQSTATUS_CH5SREQSTATUS_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IF */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5df7e961452dfe5d42c4d6e59ca4a1c6">  637</a></span>&#160;<span class="preprocessor">#define _DMA_IF_RESETVALUE                              0x00000000UL                   </span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaaddbe4d70d3c2391cf26b18d7b5f1da4">  638</a></span>&#160;<span class="preprocessor">#define _DMA_IF_MASK                                    0x8000003FUL                   </span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga578445fc79000465bed22b93d72b99f3">  639</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH0DONE                                  (0x1UL &lt;&lt; 0)                   </span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4df21925584f869a1e14c72541a26e3b">  640</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH0DONE_SHIFT                           0                              </span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga82660b6bddd7fa45e7aec24c80566f9d">  641</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH0DONE_MASK                            0x1UL                          </span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacdf3d94f3ee779f0f6c06abc721e4b1d">  642</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH0DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf3461d4649121fda6ef74fca6bdfbcf8">  643</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH0DONE_DEFAULT                          (_DMA_IF_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafdb19f1904fdcffd6581e94b37ad0f03">  644</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH1DONE                                  (0x1UL &lt;&lt; 1)                   </span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3bbebf4f7f30eba22b366b9eeb6000e8">  645</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH1DONE_SHIFT                           1                              </span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3b476b83e50bab602f9df1bd9a7e78fb">  646</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH1DONE_MASK                            0x2UL                          </span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa20d97ecf249abd572a02eef3434d8b2">  647</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH1DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5a1687be4e50e981e402a654e6f44e41">  648</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH1DONE_DEFAULT                          (_DMA_IF_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf2afc88986f126109c322128fb2920d6">  649</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH2DONE                                  (0x1UL &lt;&lt; 2)                   </span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3c419bcf0d968084d92997844be9bb31">  650</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH2DONE_SHIFT                           2                              </span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5a6752877e93325db188b1557b8ab6d2">  651</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH2DONE_MASK                            0x4UL                          </span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacf7ff40dd7f821b847a511a7c2d4d3d4">  652</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH2DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga99a6a34b20ebb4f18e259fec70808d96">  653</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH2DONE_DEFAULT                          (_DMA_IF_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa1012d713c12603a2d19226e4bce0fb2">  654</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH3DONE                                  (0x1UL &lt;&lt; 3)                   </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa740c98e6015b7d04001d22d04fe67be">  655</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH3DONE_SHIFT                           3                              </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaef57540973298203eecc08b595f1f078">  656</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH3DONE_MASK                            0x8UL                          </span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b5c9efd878f5498d103c8c7e7f45f37">  657</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH3DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7fc4a13e6f0ec623968fcff36e988f8b">  658</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH3DONE_DEFAULT                          (_DMA_IF_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf75c70f7ae1b7150fcda089516b2e850">  659</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH4DONE                                  (0x1UL &lt;&lt; 4)                   </span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga794c2aa0f6d557fb96e897c13480f821">  660</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH4DONE_SHIFT                           4                              </span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga519064cf91cf3790ac89844a0fc007fd">  661</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH4DONE_MASK                            0x10UL                         </span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7853d4d5b00795501a54f93517ffaf6f">  662</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH4DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad8f2d2d301273229e5c03f6783046757">  663</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH4DONE_DEFAULT                          (_DMA_IF_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga86ea8c063110eab66fae23be80922048">  664</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH5DONE                                  (0x1UL &lt;&lt; 5)                   </span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad4972ea6b34213794fe21c6ff45b6775">  665</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH5DONE_SHIFT                           5                              </span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa1889bf4f91f196c933e03f1d7b62212">  666</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH5DONE_MASK                            0x20UL                         </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae716721dbbc4cfede8a6cdc300631fb0">  667</a></span>&#160;<span class="preprocessor">#define _DMA_IF_CH5DONE_DEFAULT                         0x00000000UL                   </span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga18b34ff8b746edcc7646933026c36d74">  668</a></span>&#160;<span class="preprocessor">#define DMA_IF_CH5DONE_DEFAULT                          (_DMA_IF_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac6eab4cb33928b0235cbdbf6695057e9">  669</a></span>&#160;<span class="preprocessor">#define DMA_IF_ERR                                      (0x1UL &lt;&lt; 31)                  </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga68482770be6fe28e5729152c2c2760fa">  670</a></span>&#160;<span class="preprocessor">#define _DMA_IF_ERR_SHIFT                               31                             </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9977e4ef3c1c84917f42a8c6b7eb315d">  671</a></span>&#160;<span class="preprocessor">#define _DMA_IF_ERR_MASK                                0x80000000UL                   </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga667c216e0fe58a36ab7f7889c1c869ee">  672</a></span>&#160;<span class="preprocessor">#define _DMA_IF_ERR_DEFAULT                             0x00000000UL                   </span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3267cefe58443abd86319092c139413c">  673</a></span>&#160;<span class="preprocessor">#define DMA_IF_ERR_DEFAULT                              (_DMA_IF_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IFS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3d88e1d0c327cd35c7693b1566e14d7a">  676</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_RESETVALUE                             0x00000000UL                    </span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacadb437c7a4f96b8693a1a2642370268">  677</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_MASK                                   0x8000003FUL                    </span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga60ca3d5d4b8cf3a512ae0ab94e77e62f">  678</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH0DONE                                 (0x1UL &lt;&lt; 0)                    </span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2700736d41e2ef7aadd189d03647776a">  679</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH0DONE_SHIFT                          0                               </span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga09a51687b6f22f0ca718d444c5cfd81b">  680</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH0DONE_MASK                           0x1UL                           </span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac185bb00309ceb991b518a4776523641">  681</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH0DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1425dd1a51ea8d27ed3c70ebea6be2d3">  682</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH0DONE_DEFAULT                         (_DMA_IFS_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga677c10eb7bed83883d9057ca050403d2">  683</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH1DONE                                 (0x1UL &lt;&lt; 1)                    </span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga13225b0f24cfd7d14df651a50f9f4ae0">  684</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH1DONE_SHIFT                          1                               </span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea9d5c53288bc3f4ff74917d7770343c">  685</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH1DONE_MASK                           0x2UL                           </span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0c28356ad64e7b1a2f6fed2aa6c7370f">  686</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH1DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga67ab940da9bb228148184bbdcc8402a5">  687</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH1DONE_DEFAULT                         (_DMA_IFS_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga65eb0025ac7a468b11eda46b44054253">  688</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH2DONE                                 (0x1UL &lt;&lt; 2)                    </span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae8b6ab0b4ae8b6a33d347f3f38e17ab7">  689</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH2DONE_SHIFT                          2                               </span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4bf93d9ba334956b8c08aeb3c156feb0">  690</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH2DONE_MASK                           0x4UL                           </span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2fa77d1d4ed2107e584579ad0616b24b">  691</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH2DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga566aea8925025ed8cf6855d4c1163a23">  692</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH2DONE_DEFAULT                         (_DMA_IFS_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga17869f514f8d6a6df5fc0ae1ac96f2f5">  693</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH3DONE                                 (0x1UL &lt;&lt; 3)                    </span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0f5955dfb302b66da0a964f2b961ee7f">  694</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH3DONE_SHIFT                          3                               </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga556c4816512e4cc6530054fba9d5d2a6">  695</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH3DONE_MASK                           0x8UL                           </span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga97b0537a6a23e9cd1e91b6a2adffc82e">  696</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH3DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5a6a8203baec1e04535e852dee502f8f">  697</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH3DONE_DEFAULT                         (_DMA_IFS_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac59d97918c2e3863338322e069329fd7">  698</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH4DONE                                 (0x1UL &lt;&lt; 4)                    </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0b0e8b5f0d86a1d3bbbc3c35511e2df4">  699</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH4DONE_SHIFT                          4                               </span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf5c0ef770d6383f620664832552b9f28">  700</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH4DONE_MASK                           0x10UL                          </span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga48f5fd116a0e7f23a2aadd2ee850d9bc">  701</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH4DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8e392ee887156a16cedcbeff8f540fec">  702</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH4DONE_DEFAULT                         (_DMA_IFS_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaae9937d06d57299ea9a39e7324da12a8">  703</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH5DONE                                 (0x1UL &lt;&lt; 5)                    </span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga61ac88808d29cb122aae0057c125d7c9">  704</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH5DONE_SHIFT                          5                               </span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga68350a1c4cb5fddbb3a5c5bfb118e28d">  705</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH5DONE_MASK                           0x20UL                          </span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7f3c45d0c5ac720a1e1f6c8c9b636143">  706</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_CH5DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadb4013a5ef1eb90253fd552e9445f7c8">  707</a></span>&#160;<span class="preprocessor">#define DMA_IFS_CH5DONE_DEFAULT                         (_DMA_IFS_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga47a765a3aa429433500f038916d31c31">  708</a></span>&#160;<span class="preprocessor">#define DMA_IFS_ERR                                     (0x1UL &lt;&lt; 31)                   </span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9438ddb667f860b6ac7ba57013421662">  709</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_ERR_SHIFT                              31                              </span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad16da74bde8ccbf19961c8663c0292ea">  710</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_ERR_MASK                               0x80000000UL                    </span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad40f03716362c4d85e34f250b4e33a0e">  711</a></span>&#160;<span class="preprocessor">#define _DMA_IFS_ERR_DEFAULT                            0x00000000UL                    </span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae58ab8a1cab6fcf511960aea64761fd5">  712</a></span>&#160;<span class="preprocessor">#define DMA_IFS_ERR_DEFAULT                             (_DMA_IFS_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IFC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a00fd399186f5727470607d74a301e1">  715</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_RESETVALUE                             0x00000000UL                    </span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad73d84e149da011b738b795a33dbaee0">  716</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_MASK                                   0x8000003FUL                    </span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf6bbfea2686ebe8c7c308aec61df8d4e">  717</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH0DONE                                 (0x1UL &lt;&lt; 0)                    </span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0fc375d7b1f26309eb2cca29d6ac890d">  718</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH0DONE_SHIFT                          0                               </span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga99704115f1eb97adaff45b241b95ef16">  719</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH0DONE_MASK                           0x1UL                           </span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad3ef389cafee3a4db680b96e1e8f0698">  720</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH0DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga655a62a7037be4ead95dfc7753c7194a">  721</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH0DONE_DEFAULT                         (_DMA_IFC_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab5eb58f018e2f7f77201af93c44f3fd2">  722</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH1DONE                                 (0x1UL &lt;&lt; 1)                    </span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga85d3d55c1fb9cc16a62e55ccbf3e972f">  723</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH1DONE_SHIFT                          1                               </span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac5a95388d78ec1fbfb55234a505ba98e">  724</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH1DONE_MASK                           0x2UL                           </span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2c56b8b0d277986ffcf450aadf6354b3">  725</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH1DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaebef41e728ac70f484a84cfc7008a886">  726</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH1DONE_DEFAULT                         (_DMA_IFC_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga599389e2c151d95a787d5d7bbca1ceba">  727</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH2DONE                                 (0x1UL &lt;&lt; 2)                    </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaea48c430e69aa76baafc9f9d6210cb14">  728</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH2DONE_SHIFT                          2                               </span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga40a7466408faaf07508e545f8c52c2f5">  729</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH2DONE_MASK                           0x4UL                           </span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2693242d60c02285310d310571d786f6">  730</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH2DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0a716ac40518228a8d6a789ccb2eaf89">  731</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH2DONE_DEFAULT                         (_DMA_IFC_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1eb47a49a0e5d1c095b8d2cf05cc9281">  732</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH3DONE                                 (0x1UL &lt;&lt; 3)                    </span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga818d25507dabdfbe96f9b149428a019c">  733</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH3DONE_SHIFT                          3                               </span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafb697306a1377e0e71f1d897806e3f04">  734</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH3DONE_MASK                           0x8UL                           </span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7b5ca9c9a5c7110748b81feb1bedeea8">  735</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH3DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga084cd51cafabb0f091cf0e448ac422fa">  736</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH3DONE_DEFAULT                         (_DMA_IFC_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8c7a995e6b218825ed1d895e26bde54d">  737</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH4DONE                                 (0x1UL &lt;&lt; 4)                    </span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4a03157b4cf71fc5f7f9ee41f183db8e">  738</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH4DONE_SHIFT                          4                               </span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafd9076e9faafbb3030a05f05f1f37a4b">  739</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH4DONE_MASK                           0x10UL                          </span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9e9ca5a069094ffb57880e9c4651fc01">  740</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH4DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga16a60fca5e679d1d975fad698ff804a1">  741</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH4DONE_DEFAULT                         (_DMA_IFC_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab9786f89dbba2f47e61e4d022cee4203">  742</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH5DONE                                 (0x1UL &lt;&lt; 5)                    </span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga68a89ea7eef21a64f3977325a8c5ed14">  743</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH5DONE_SHIFT                          5                               </span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad3967cba6a1433618cea355e35147bfc">  744</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH5DONE_MASK                           0x20UL                          </span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga447a728bf54b3f22e85000d41fff3bf9">  745</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_CH5DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8dc3ecb4d4fc4bd8a250cd51f2266106">  746</a></span>&#160;<span class="preprocessor">#define DMA_IFC_CH5DONE_DEFAULT                         (_DMA_IFC_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7d1089e96ec9201ab9c6712ab96a9e61">  747</a></span>&#160;<span class="preprocessor">#define DMA_IFC_ERR                                     (0x1UL &lt;&lt; 31)                   </span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga91b7c1d45c21b1ea45df6e2ef8c80fb0">  748</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_ERR_SHIFT                              31                              </span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa01211f918ff25b99da929d8d6e710b4">  749</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_ERR_MASK                               0x80000000UL                    </span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaedc1465611b6513525c73979372a9344">  750</a></span>&#160;<span class="preprocessor">#define _DMA_IFC_ERR_DEFAULT                            0x00000000UL                    </span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7d0bf36583e5e1dc9ca617159c44ed0c">  751</a></span>&#160;<span class="preprocessor">#define DMA_IFC_ERR_DEFAULT                             (_DMA_IFC_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA IEN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad8d20c7381f385979f3dbb7f94757890">  754</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_RESETVALUE                             0x00000000UL                    </span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad420f4a3efb297cb5beaa8ae280875d7">  755</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_MASK                                   0x8000003FUL                    </span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa51a08be9d6414cf9012385a3527d4df">  756</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH0DONE                                 (0x1UL &lt;&lt; 0)                    </span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf1720448f7ffea601b6e59b4c22018b6">  757</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH0DONE_SHIFT                          0                               </span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga917a0d83bd2cf2fdb80aaf8ffb7ef557">  758</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH0DONE_MASK                           0x1UL                           </span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9dbd6fe3f900cf54ff71a063e4bd0acf">  759</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH0DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8329555faac2632db8e92bafbbb0f2fa">  760</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH0DONE_DEFAULT                         (_DMA_IEN_CH0DONE_DEFAULT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab47dfc0bdb4183996878d1b45b104c7f">  761</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH1DONE                                 (0x1UL &lt;&lt; 1)                    </span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab64987692fbf7b42110f754d9db35d95">  762</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH1DONE_SHIFT                          1                               </span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa3de6fed90e06aa4dd79b71a7ce5308a">  763</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH1DONE_MASK                           0x2UL                           </span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0c8880dba74e6ae11aef0d673bb43b21">  764</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH1DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga634aff2e704f2fc55a3ccfe53ef8c74b">  765</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH1DONE_DEFAULT                         (_DMA_IEN_CH1DONE_DEFAULT &lt;&lt; 1) </span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3a2b66296ba2b65f9f5b2dee6421a427">  766</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH2DONE                                 (0x1UL &lt;&lt; 2)                    </span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1e2e8947d79b40e433b90e0e2c4efcd6">  767</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH2DONE_SHIFT                          2                               </span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga46df35fb2b44f06ac115d61e37938e1b">  768</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH2DONE_MASK                           0x4UL                           </span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga454f171a216261a87629f0a55a6421fd">  769</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH2DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa63d217c8754ffd9bdc64b1ee4bafaec">  770</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH2DONE_DEFAULT                         (_DMA_IEN_CH2DONE_DEFAULT &lt;&lt; 2) </span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6e02fb65fdafe4fccb37e95ecc7063c1">  771</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH3DONE                                 (0x1UL &lt;&lt; 3)                    </span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac1ff5c15aa64c149feedae8987a72444">  772</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH3DONE_SHIFT                          3                               </span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaba56eda5242447dbadeeacd8a021eb6e">  773</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH3DONE_MASK                           0x8UL                           </span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5e4d5052d2858fde3ecc9b0453c646dc">  774</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH3DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7d187357c9c8622ba8cb9cb2954988ff">  775</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH3DONE_DEFAULT                         (_DMA_IEN_CH3DONE_DEFAULT &lt;&lt; 3) </span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga96c4ccd8fd7a630bf3d0af39db99bd55">  776</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH4DONE                                 (0x1UL &lt;&lt; 4)                    </span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2da9d847e02267f0ff25b67d5b7ff6ee">  777</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH4DONE_SHIFT                          4                               </span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga43aa908f57256dd7c8ce067c319caaef">  778</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH4DONE_MASK                           0x10UL                          </span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaacfbdac271b80e3bf48c3500f661bfd1">  779</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH4DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8117f1c7976f0ee985aaa94302d119ce">  780</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH4DONE_DEFAULT                         (_DMA_IEN_CH4DONE_DEFAULT &lt;&lt; 4) </span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9050ec555913f759d454af3da9755200">  781</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH5DONE                                 (0x1UL &lt;&lt; 5)                    </span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga033b9523bc510c398e1804a43e7c25c9">  782</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH5DONE_SHIFT                          5                               </span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad58fd657418f1fbd9b6de45c4e311951">  783</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH5DONE_MASK                           0x20UL                          </span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga18fa4bbedcf1c05a117a949d658b34a0">  784</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_CH5DONE_DEFAULT                        0x00000000UL                    </span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae00967c8e1cc5ad36acc00d5b038896a">  785</a></span>&#160;<span class="preprocessor">#define DMA_IEN_CH5DONE_DEFAULT                         (_DMA_IEN_CH5DONE_DEFAULT &lt;&lt; 5) </span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa96964fe667fbb1699a64f3e5b5e2fa9">  786</a></span>&#160;<span class="preprocessor">#define DMA_IEN_ERR                                     (0x1UL &lt;&lt; 31)                   </span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga69b55d670670482693271472453a42a5">  787</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_ERR_SHIFT                              31                              </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadb4bc7102f29c2f6a8f20815cfc475c5">  788</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_ERR_MASK                               0x80000000UL                    </span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga360986d9d959fe614d62f90ca6851e8c">  789</a></span>&#160;<span class="preprocessor">#define _DMA_IEN_ERR_DEFAULT                            0x00000000UL                    </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae4f33aac19c9518238e0d34e928d9c09">  790</a></span>&#160;<span class="preprocessor">#define DMA_IEN_ERR_DEFAULT                             (_DMA_IEN_ERR_DEFAULT &lt;&lt; 31)    </span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="comment">/* Bit fields for DMA CH_CTRL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac23a78ddc8563401d56bbbc99ae90cf1">  793</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_RESETVALUE                         0x00000000UL                                  </span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5a701cc3693aa9025a32df30b6d2004e">  794</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_MASK                               0x003F000FUL                                  </span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga88d1d2b9b264b981ac3c2c54cd01d6bd">  795</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_SHIFT                       0                                             </span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9cc8ad3ff9c8cf9a5f0567dfef1d3f07">  796</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_MASK                        0xFUL                                         </span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac836f26506e87684b9112cdef29b3bb9">  797</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_ADC0SINGLE                  0x00000000UL                                  </span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa0287964c9726f07066512cbd50d5296">  798</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0RXDATAV               0x00000000UL                                  </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5e20ef2ef13d261a98472525c571089f">  799</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAV               0x00000000UL                                  </span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae3f1f68195e913bf0d6d59c9e0f90fb5">  800</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV              0x00000000UL                                  </span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab845a6a4c3bc02826a88153b6cc3dd49">  801</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C0RXDATAV                 0x00000000UL                                  </span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad52a5137f019c991df6c39813d36d66c">  802</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga731024317d4242e9a1cf966c98bd0a4a">  803</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacb1bfae19058eddcd8b06f5c38c20516">  804</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2UFOF                  0x00000000UL                                  </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa7a4b3dec5f833eb43adec60ff8ca911">  805</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_MSCWDATA                    0x00000000UL                                  </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga01bdf4bddf365cc5206ac8f52906dd1e">  806</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESDATAWR                   0x00000000UL                                  </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4bc9931bab1e3f87b3027b34bb63f961">  807</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_ADC0SCAN                    0x00000001UL                                  </span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga35a42c7ba591e2aa30c76bbea9ca994b">  808</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0TXBL                  0x00000001UL                                  </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga667453ef22f520514c86d7da0fd2ab61">  809</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXBL                  0x00000001UL                                  </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga249d52551a12697be36b243c93c0add6">  810</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXBL                 0x00000001UL                                  </span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf2d99b50e636d9786e6922918ff99f70">  811</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_I2C0TXBL                    0x00000001UL                                  </span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad8bd0d1c9f368ffe8d02227853d31c74">  812</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC0                   0x00000001UL                                  </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga814c4e3305a2854cd633162d281057b6">  813</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC0                   0x00000001UL                                  </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3800bc9ed23783dd520fb68474c44440">  814</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC0                   0x00000001UL                                  </span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0acb000609f80482e38e4acd083434ef">  815</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESXORDATAWR                0x00000001UL                                  </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf1c2f3be40996cc8a7f8983479042f5a">  816</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART0TXEMPTY               0x00000002UL                                  </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gabf711e2def96a67c61feefbd222e3587">  817</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXEMPTY               0x00000002UL                                  </span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gace70c70136d0fb0dbeb9214a007afea5">  818</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY              0x00000002UL                                  </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab6a708e22ed673dfc84b525331af5825">  819</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC1                   0x00000002UL                                  </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab7ea5fc6cf26fe89eef71f5c6d25f409">  820</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC1                   0x00000002UL                                  </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga9a5fc25026ec4b4726b9d79b2ffa692f">  821</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC1                   0x00000002UL                                  </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac2a8c795d61e7ded14fa9cbf0b164af8">  822</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESDATARD                   0x00000002UL                                  </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gacdd8eb3fa4a247fbab60ec5f54803145">  823</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT          0x00000003UL                                  </span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5afcbd67e82c5e734180b0a2efee0ec6">  824</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER0CC2                   0x00000003UL                                  </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5cda5b75545b3b4d6ce49b13c8be80e6">  825</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER1CC2                   0x00000003UL                                  </span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaff8870b6104a09eee4e18de61a5dc183">  826</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_TIMER2CC2                   0x00000003UL                                  </span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga801819420811a4c9098fe98bd12162b4">  827</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_AESKEYWR                    0x00000003UL                                  </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafa8600dced140b98f178c3cdb2e46a8e">  828</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT             0x00000004UL                                  </span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga012b1206ac44c66aa35762c0ed7eb178">  829</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_ADC0SINGLE                   (_DMA_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad594be72d97ee740553d1048ae2fbb82">  830</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0RXDATAV                (_DMA_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)      </span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5b16ecf4bc47e7ceeca9e72462651f18">  831</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAV                (_DMA_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)      </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1293dd2ac3b5594f9d84d2e40081db1c">  832</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV               (_DMA_CH_CTRL_SIGSEL_LEUART0RXDATAV &lt;&lt; 0)     </span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga06058c90f273636ed58ca97372245f98">  833</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C0RXDATAV                  (_DMA_CH_CTRL_SIGSEL_I2C0RXDATAV &lt;&lt; 0)        </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga5d028eeee6256219a0213372aaabc816">  834</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER0UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga63fb7b0cfefa2ac321451200edd37aaf">  835</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER1UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga36d62c9f011872b6c6b386ec232976cf">  836</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2UFOF                   (_DMA_CH_CTRL_SIGSEL_TIMER2UFOF &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2b3bb51eb50464cea8ad75b4c3a70832">  837</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_MSCWDATA                     (_DMA_CH_CTRL_SIGSEL_MSCWDATA &lt;&lt; 0)           </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga0e7a0504ccff119d0bfe8918753b3991">  838</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESDATAWR                    (_DMA_CH_CTRL_SIGSEL_AESDATAWR &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gadbe5ee537be56251be3a40b32eadf86e">  839</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_ADC0SCAN                     (_DMA_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)           </span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3d282fa50e022493dad06f85b2cf87a1">  840</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0TXBL                   (_DMA_CH_CTRL_SIGSEL_USART0TXBL &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf3ecd954126a272e27b6a137436ea399">  841</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXBL                   (_DMA_CH_CTRL_SIGSEL_USART1TXBL &lt;&lt; 0)         </span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab18169a8e04b2d5138e8d24b3a20bbfc">  842</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0TXBL                  (_DMA_CH_CTRL_SIGSEL_LEUART0TXBL &lt;&lt; 0)        </span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga6ed7806a0d265d6ea24aed17f9bb67c0">  843</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_I2C0TXBL                     (_DMA_CH_CTRL_SIGSEL_I2C0TXBL &lt;&lt; 0)           </span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga14b467e2e28c7912bd889606b1fca2db">  844</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga700ae34ae13d1669551004ed0fc417fb">  845</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8b1ddb918cb0a31d40ea5c91482f9d98">  846</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC0                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC0 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga45abb398c8a32e74b8c6f50655a5fea2">  847</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESXORDATAWR                 (_DMA_CH_CTRL_SIGSEL_AESXORDATAWR &lt;&lt; 0)       </span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa6d87ec0b19fa6cbaa04a2918116a2e6">  848</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART0TXEMPTY                (_DMA_CH_CTRL_SIGSEL_USART0TXEMPTY &lt;&lt; 0)      </span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaee7353ffcf988021aee1d571323d5905">  849</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXEMPTY                (_DMA_CH_CTRL_SIGSEL_USART1TXEMPTY &lt;&lt; 0)      </span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga04fa1e35bb2784337dd26f01365fc3d2">  850</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY               (_DMA_CH_CTRL_SIGSEL_LEUART0TXEMPTY &lt;&lt; 0)     </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7a9b69978e7339ce20673c4eac95e73a">  851</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga04940dd6b97418c6bfd9a0a53cddd127">  852</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab5dd557c36811b11359722e12b2c84ac">  853</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC1                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC1 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab460d4cf8c6ca8b966800f0fdeea81a5">  854</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESDATARD                    (_DMA_CH_CTRL_SIGSEL_AESDATARD &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad19c9809a7363181e0fa07cb4d2c711e">  855</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT           (_DMA_CH_CTRL_SIGSEL_USART1RXDATAVRIGHT &lt;&lt; 0) </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaf3e2695e7fc8002f79945b0e34f9e815">  856</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER0CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1d688faae23077a6f9e41c58caa9a295">  857</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER1CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac81e0cc73bf9b6ce896ed67e1e2bc455">  858</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_TIMER2CC2                    (_DMA_CH_CTRL_SIGSEL_TIMER2CC2 &lt;&lt; 0)          </span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa4475079fd648bccdcf153a442ed8753">  859</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_AESKEYWR                     (_DMA_CH_CTRL_SIGSEL_AESKEYWR &lt;&lt; 0)           </span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga89251e868e07048e1c11f93fe964c2ad">  860</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT              (_DMA_CH_CTRL_SIGSEL_USART1TXBLRIGHT &lt;&lt; 0)    </span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga8f2e27a9f83fb8e0604aa7495808889e">  861</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_SHIFT                    16                                            </span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gafa9b6ec66563ebd626fb495c139945b9">  862</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_MASK                     0x3F0000UL                                    </span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga135d2d80175b1e41ae442277d9e01222">  863</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_NONE                     0x00000000UL                                  </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga095c8a29067cd22c9967bea5f7b28b39">  864</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_ADC0                     0x00000008UL                                  </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gac84d149600ca51e25f7afa6fe3e64eb1">  865</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_USART0                   0x0000000CUL                                  </span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad31f2e72e677c613e322d8dc6b782d17">  866</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_USART1                   0x0000000DUL                                  </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga27a8e2a87baf285198f037d072290e0d">  867</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_LEUART0                  0x00000010UL                                  </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga51a649958f8696144f36bab5bbee0d66">  868</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_I2C0                     0x00000014UL                                  </span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga1ddfcbd200de03ce62518c8b74591544">  869</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER0                   0x00000018UL                                  </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gad73d3990037bce55b78258e643d7d3a0">  870</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER1                   0x00000019UL                                  </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2191df625cd1b28e2bceba686f433c6e">  871</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_TIMER2                   0x0000001AUL                                  </span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga2e1c65ea2e97e793ef7c5c28cc17f9c9">  872</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_MSC                      0x00000030UL                                  </span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga44721664aaaad0443e69ce1a15bb1579">  873</a></span>&#160;<span class="preprocessor">#define _DMA_CH_CTRL_SOURCESEL_AES                      0x00000031UL                                  </span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa78dd4529d020eed2ecf30ca7558007d">  874</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_NONE                      (_DMA_CH_CTRL_SOURCESEL_NONE &lt;&lt; 16)           </span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga213db1dc63a0e9e99ba1f348974b5fa2">  875</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_ADC0                      (_DMA_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 16)           </span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gab40f7345569ffab22b0ea39fc0070b7b">  876</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_USART0                    (_DMA_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga40e7eb94ba04b58a642d61b64ab95f8e">  877</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_USART1                    (_DMA_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga50eba1059c5fda99a64a66c078e8386c">  878</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_LEUART0                   (_DMA_CH_CTRL_SOURCESEL_LEUART0 &lt;&lt; 16)        </span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga4203948e69c2ccebffc35ba5c9667e43">  879</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_I2C0                      (_DMA_CH_CTRL_SOURCESEL_I2C0 &lt;&lt; 16)           </span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gae4b3bde8ff8cbd44cce878c5dab238d4">  880</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER0                    (_DMA_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga7fa2d58bb90ba72e6193c039fe36edd0">  881</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER1                    (_DMA_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga131474280b4a6584dfb141947f1c6fa1">  882</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_TIMER2                    (_DMA_CH_CTRL_SOURCESEL_TIMER2 &lt;&lt; 16)         </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#gaa6b6443632398c1a2162e6002fa5a06c">  883</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_MSC                       (_DMA_CH_CTRL_SOURCESEL_MSC &lt;&lt; 16)            </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___e_f_m32_h_g___d_m_a___bit_fields.html#ga3ceb8c513ccdb74de880a9f6e72813f2">  884</a></span>&#160;<span class="preprocessor">#define DMA_CH_CTRL_SOURCESEL_AES                       (_DMA_CH_CTRL_SOURCESEL_AES &lt;&lt; 16)            </span></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> efm32hg108f32.h:232</div></div>
<div class="ttc" id="struct_d_m_a___c_h___type_def_html"><div class="ttname"><a href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a></div><div class="ttdoc">DMA_CH EFM32HG DMA CH. </div><div class="ttdef"><b>Definition:</b> efm32hg_dma_ch.h:35</div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:166</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:169</div></div>
<div class="ttc" id="core__cm0_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:168</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_045c9c641c9dee29b59a10159c1c0f84.html">framework</a></li><li class="navelem"><a class="el" href="dir_66c871195d82ba76f4f17d0ede637125.html">hal</a></li><li class="navelem"><a class="el" href="dir_56aaa3dec31b809e334855cea8764072.html">chips</a></li><li class="navelem"><a class="el" href="dir_941dca17db484f20f1dff2ccf7deb112.html">efm32hg</a></li><li class="navelem"><a class="el" href="dir_f783e0621b044641d6afdf48726458ae.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_8db576f0553f6f8c338aa4f8feb518b0.html">device</a></li><li class="navelem"><a class="el" href="dir_6bf25fb615e9900c213d7124719fec87.html">include</a></li><li class="navelem"><a class="el" href="efm32hg__dma_8h.html">efm32hg_dma.h</a></li>
    <li class="footer">Generated on Wed Aug 26 2015 21:30:39 for OSS-7: Open Source Stack for DASH7 Alliance Protocol by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
