# Yosys-synthesized one-hot state reg (4 DFFs).
# ... (full RTLIL from synthesizing a 4-bit one-hot reg with reset/next_state)
