<stg><name>max_pool</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %m_0 = phi i4 [ 0, %0 ], [ %m, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln73 = icmp eq i4 %m_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %m = add i4 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln73, label %7, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader3.preheader:0  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %m_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader3.preheader:1  %tmp_3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %m_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:2  %zext_ln75 = zext i8 %tmp_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:3  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln91"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_0 = phi i5 [ 0, %.preheader3.preheader ], [ %i, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %icmp_ln75 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln75, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %x = shl i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln80 = zext i5 %x to i6

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %zext_ln80_1 = zext i5 %x to i32

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:3  %add_ln80 = add i6 2, %zext_ln80

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader:4  %zext_ln80_2 = zext i6 %add_ln80 to i32

]]></Node>
<StgValue><ssdm name="zext_ln80_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:5  %zext_ln87 = zext i5 %i_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:6  %add_ln87 = add i9 %zext_ln75, %zext_ln87

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp_28_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln87, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i5 [ %j, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln77 = icmp eq i5 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln77, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %y = shl i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="5">
<![CDATA[
:1  %zext_ln81 = zext i5 %y to i6

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:2  %zext_ln81_1 = zext i5 %y to i32

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln81 = add i6 2, %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="6">
<![CDATA[
:4  %zext_ln81_2 = zext i6 %add_ln81 to i32

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %max_record_0 = phi half [ 0xFFF0000000000000, %1 ], [ %max_record_1, %5 ]

]]></Node>
<StgValue><ssdm name="max_record_0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %x_0 = phi i32 [ %zext_ln80_1, %1 ], [ %x_2, %5 ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln80 = icmp slt i32 %x_0, %zext_ln80_2

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln80, label %3, label %6

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32">
<![CDATA[
:0  %trunc_ln83 = trunc i32 %x_0 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="9">
<![CDATA[
:1  %zext_ln83 = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln83 = add i10 %zext_ln83, %trunc_ln83

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
:3  %tmp_31_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln83, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="5">
<![CDATA[
:0  %zext_ln87_4 = zext i5 %j_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln87_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln87_2 = add i13 %tmp_28_cast, %zext_ln87_4

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln87_5 = zext i13 %add_ln87_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_5"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %out_addr = getelementptr [2048 x half]* %out_r, i64 0, i64 %zext_ln87_5

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:4  store half %max_record_0, half* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %max_record_1 = phi half [ %max_record_0, %3 ], [ %max_record_3, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="max_record_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %y_0 = phi i32 [ %zext_ln81_1, %3 ], [ %y_2, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln81 = icmp slt i32 %y_0, %zext_ln81_2

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln81, label %._crit_edge, label %5

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="32">
<![CDATA[
._crit_edge:0  %trunc_ln83_3 = trunc i32 %y_0 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln83_3"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:1  %add_ln83_2 = add i15 %tmp_31_cast, %trunc_ln83_3

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge:2  %zext_ln83_4 = zext i15 %add_ln83_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_4"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %in_addr = getelementptr [8192 x half]* %in_r, i64 0, i64 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge:4  %max_record = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="max_record"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %y_2 = add nsw i32 1, %y_0

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_2 = add nsw i32 %x_0, 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge:4  %max_record = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="max_record"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:5  %tmp = fcmp ogt half %max_record, %max_record_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge:6  %max_record_3 = select i1 %tmp, half %max_record, half %max_record_1

]]></Node>
<StgValue><ssdm name="max_record_3"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="91" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="94" from="StgValue_93" to="m_0" fromId="93" toId="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln73" to="m_0" fromId="9" toId="10">
</dataflow>
<dataflow id="96" from="m" to="m_0" fromId="13" toId="10">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="br_ln0" to="m_0" fromId="34" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="98" from="m_0" to="icmp_ln73" fromId="10" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln73" fromId="99" toId="11">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="101" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_103" to="empty" fromId="103" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_103" to="empty" fromId="103" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_103" to="empty" fromId="103" toId="12">
</dataflow>
<dataflow id="107" from="m_0" to="m" fromId="10" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_108" to="m" fromId="108" toId="13">
</dataflow>
<dataflow id="110" from="icmp_ln73" to="br_ln73" fromId="11" toId="14">
</dataflow>
<dataflow id="112" from="_ssdm_op_BitConcatenate.i9.i4.i5" to="tmp_s" fromId="111" toId="15">
</dataflow>
<dataflow id="113" from="m_0" to="tmp_s" fromId="10" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_114" to="tmp_s" fromId="114" toId="15">
</dataflow>
<dataflow id="117" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_3" fromId="116" toId="16">
</dataflow>
<dataflow id="118" from="m_0" to="tmp_3" fromId="10" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_93" to="tmp_3" fromId="93" toId="16">
</dataflow>
<dataflow id="120" from="tmp_3" to="zext_ln75" fromId="16" toId="17">
</dataflow>
<dataflow id="121" from="StgValue_114" to="i_0" fromId="114" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="br_ln75" to="i_0" fromId="18" toId="20">
</dataflow>
<dataflow id="123" from="i" to="i_0" fromId="23" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln0" to="i_0" fromId="46" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="125" from="i_0" to="icmp_ln75" fromId="20" toId="21">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln75" fromId="126" toId="21">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopTripCount" to="empty_51" fromId="101" toId="22">
</dataflow>
<dataflow id="130" from="StgValue_129" to="empty_51" fromId="129" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_129" to="empty_51" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_129" to="empty_51" fromId="129" toId="22">
</dataflow>
<dataflow id="133" from="i_0" to="i" fromId="20" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_134" to="i" fromId="134" toId="23">
</dataflow>
<dataflow id="136" from="icmp_ln75" to="br_ln75" fromId="21" toId="24">
</dataflow>
<dataflow id="137" from="i_0" to="x" fromId="20" toId="25">
</dataflow>
<dataflow id="138" from="StgValue_134" to="x" fromId="134" toId="25">
</dataflow>
<dataflow id="139" from="x" to="zext_ln80" fromId="25" toId="26">
</dataflow>
<dataflow id="140" from="x" to="zext_ln80_1" fromId="25" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_141" to="add_ln80" fromId="141" toId="28">
</dataflow>
<dataflow id="143" from="zext_ln80" to="add_ln80" fromId="26" toId="28">
</dataflow>
<dataflow id="144" from="add_ln80" to="zext_ln80_2" fromId="28" toId="29">
</dataflow>
<dataflow id="145" from="i_0" to="zext_ln87" fromId="20" toId="30">
</dataflow>
<dataflow id="146" from="zext_ln75" to="add_ln87" fromId="17" toId="31">
</dataflow>
<dataflow id="147" from="zext_ln87" to="add_ln87" fromId="30" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i13.i9.i4" to="tmp_28_cast" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="add_ln87" to="tmp_28_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_93" to="tmp_28_cast" fromId="93" toId="32">
</dataflow>
<dataflow id="152" from="j" to="j_0" fromId="38" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="br_ln77" to="j_0" fromId="61" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="154" from="StgValue_114" to="j_0" fromId="114" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="155" from="br_ln77" to="j_0" fromId="33" toId="35">
</dataflow>
<dataflow id="156" from="j_0" to="icmp_ln77" fromId="35" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_126" to="icmp_ln77" fromId="126" toId="36">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopTripCount" to="empty_52" fromId="101" toId="37">
</dataflow>
<dataflow id="159" from="StgValue_129" to="empty_52" fromId="129" toId="37">
</dataflow>
<dataflow id="160" from="StgValue_129" to="empty_52" fromId="129" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_129" to="empty_52" fromId="129" toId="37">
</dataflow>
<dataflow id="162" from="j_0" to="j" fromId="35" toId="38">
</dataflow>
<dataflow id="163" from="StgValue_134" to="j" fromId="134" toId="38">
</dataflow>
<dataflow id="164" from="icmp_ln77" to="br_ln77" fromId="36" toId="39">
</dataflow>
<dataflow id="165" from="j_0" to="y" fromId="35" toId="40">
</dataflow>
<dataflow id="166" from="StgValue_134" to="y" fromId="134" toId="40">
</dataflow>
<dataflow id="167" from="y" to="zext_ln81" fromId="40" toId="41">
</dataflow>
<dataflow id="168" from="y" to="zext_ln81_1" fromId="40" toId="42">
</dataflow>
<dataflow id="169" from="StgValue_141" to="add_ln81" fromId="141" toId="43">
</dataflow>
<dataflow id="170" from="zext_ln81" to="add_ln81" fromId="41" toId="43">
</dataflow>
<dataflow id="171" from="add_ln81" to="zext_ln81_2" fromId="43" toId="44">
</dataflow>
<dataflow id="173" from="StgValue_172" to="max_record_0" fromId="172" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="174" from="br_ln80" to="max_record_0" fromId="45" toId="47">
</dataflow>
<dataflow id="175" from="max_record_1" to="max_record_0" fromId="62" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln80" to="max_record_0" fromId="73" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="177" from="zext_ln80_1" to="x_0" fromId="27" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln80" to="x_0" fromId="45" toId="48">
</dataflow>
<dataflow id="179" from="x_2" to="x_0" fromId="72" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln80" to="x_0" fromId="73" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="181" from="x_0" to="icmp_ln80" fromId="48" toId="49">
</dataflow>
<dataflow id="182" from="zext_ln80_2" to="icmp_ln80" fromId="29" toId="49">
</dataflow>
<dataflow id="183" from="icmp_ln80" to="br_ln80" fromId="49" toId="50">
</dataflow>
<dataflow id="184" from="x_0" to="trunc_ln83" fromId="48" toId="51">
</dataflow>
<dataflow id="185" from="tmp_s" to="zext_ln83" fromId="15" toId="52">
</dataflow>
<dataflow id="186" from="zext_ln83" to="add_ln83" fromId="52" toId="53">
</dataflow>
<dataflow id="187" from="trunc_ln83" to="add_ln83" fromId="51" toId="53">
</dataflow>
<dataflow id="189" from="_ssdm_op_BitConcatenate.i15.i10.i5" to="tmp_31_cast" fromId="188" toId="54">
</dataflow>
<dataflow id="190" from="add_ln83" to="tmp_31_cast" fromId="53" toId="54">
</dataflow>
<dataflow id="191" from="StgValue_114" to="tmp_31_cast" fromId="114" toId="54">
</dataflow>
<dataflow id="192" from="j_0" to="zext_ln87_4" fromId="35" toId="56">
</dataflow>
<dataflow id="193" from="tmp_28_cast" to="add_ln87_2" fromId="32" toId="57">
</dataflow>
<dataflow id="194" from="zext_ln87_4" to="add_ln87_2" fromId="56" toId="57">
</dataflow>
<dataflow id="195" from="add_ln87_2" to="zext_ln87_5" fromId="57" toId="58">
</dataflow>
<dataflow id="196" from="out_r" to="out_addr" fromId="92" toId="59">
</dataflow>
<dataflow id="198" from="StgValue_197" to="out_addr" fromId="197" toId="59">
</dataflow>
<dataflow id="199" from="zext_ln87_5" to="out_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="200" from="max_record_0" to="store_ln87" fromId="47" toId="60">
</dataflow>
<dataflow id="201" from="out_addr" to="store_ln87" fromId="59" toId="60">
</dataflow>
<dataflow id="202" from="max_record_0" to="max_record_1" fromId="47" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="br_ln81" to="max_record_1" fromId="55" toId="62">
</dataflow>
<dataflow id="204" from="max_record_3" to="max_record_1" fromId="76" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="br_ln81" to="max_record_1" fromId="77" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="206" from="zext_ln81_1" to="y_0" fromId="42" toId="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="207" from="br_ln81" to="y_0" fromId="55" toId="63">
</dataflow>
<dataflow id="208" from="y_2" to="y_0" fromId="71" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln81" to="y_0" fromId="77" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="210" from="y_0" to="icmp_ln81" fromId="63" toId="64">
</dataflow>
<dataflow id="211" from="zext_ln81_2" to="icmp_ln81" fromId="44" toId="64">
</dataflow>
<dataflow id="212" from="icmp_ln81" to="br_ln81" fromId="64" toId="65">
</dataflow>
<dataflow id="213" from="y_0" to="trunc_ln83_3" fromId="63" toId="66">
</dataflow>
<dataflow id="214" from="tmp_31_cast" to="add_ln83_2" fromId="54" toId="67">
</dataflow>
<dataflow id="215" from="trunc_ln83_3" to="add_ln83_2" fromId="66" toId="67">
</dataflow>
<dataflow id="216" from="add_ln83_2" to="zext_ln83_4" fromId="67" toId="68">
</dataflow>
<dataflow id="217" from="in_r" to="in_addr" fromId="91" toId="69">
</dataflow>
<dataflow id="218" from="StgValue_197" to="in_addr" fromId="197" toId="69">
</dataflow>
<dataflow id="219" from="zext_ln83_4" to="in_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="220" from="in_addr" to="max_record" fromId="69" toId="70">
</dataflow>
<dataflow id="222" from="StgValue_221" to="y_2" fromId="221" toId="71">
</dataflow>
<dataflow id="223" from="y_0" to="y_2" fromId="63" toId="71">
</dataflow>
<dataflow id="224" from="x_0" to="x_2" fromId="48" toId="72">
</dataflow>
<dataflow id="225" from="StgValue_221" to="x_2" fromId="221" toId="72">
</dataflow>
<dataflow id="226" from="in_addr" to="max_record" fromId="69" toId="74">
</dataflow>
<dataflow id="227" from="max_record" to="tmp" fromId="74" toId="75">
</dataflow>
<dataflow id="228" from="max_record_1" to="tmp" fromId="62" toId="75">
</dataflow>
<dataflow id="229" from="tmp" to="max_record_3" fromId="75" toId="76">
</dataflow>
<dataflow id="230" from="max_record" to="max_record_3" fromId="74" toId="76">
</dataflow>
<dataflow id="231" from="max_record_1" to="max_record_3" fromId="62" toId="76">
</dataflow>
<dataflow id="232" from="icmp_ln73" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="233" from="icmp_ln75" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="234" from="icmp_ln77" to="StgValue_4" fromId="36" toId="4">
</dataflow>
<dataflow id="235" from="icmp_ln80" to="StgValue_5" fromId="49" toId="5">
</dataflow>
<dataflow id="236" from="icmp_ln81" to="StgValue_6" fromId="64" toId="6">
</dataflow>
</dataflows>


</stg>
