[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LP38693SD-ADJ/NOPB production of TEXAS INSTRUMENTS from the text:LP38693\n-ADJIN OUT\nGND\n1 PF *1 PF *VOUT VIN\nR1\nR2VENEN\nADJ\nLP38691\n-ADJIN OUT\nGND 1 PF *\n1 PF *VOUT VIN\nR1\nR2ADJ\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nLP3869x-ADJ/Q1 500-mA Low-Dropout CMOS Linear Regulators\nStable WithCeramic Output Capacitors\n11Features\n1•Wide Input Voltage Range: 2.7Vto10V\n•AllWSON Options areAvailable asAEC-Q100\nGrade 1\n•Output Voltage Range: 1.25 Vto9V\n•2%Adjust (ADJ) PinVoltage Accuracy (25°C)\n•Low Dropout Voltage: 250mVat500mA\n(Typical, 5-VOut)\n•Precision (Trimmed) Bandgap Reference\n•Ensured Specs for–40°Cto+125 °C\n•1-µAOff-State Quiescent Current\n•Thermal Overload Protection\n•Foldback Current Limiting\n•Ground (GND) PinCurrent: 55µA(Typical) atFull\nLoad\n•Enable (EN) Pin(LP38693-ADJ)\n2Applications\n•Hard Disk Drives\n•Notebook Computers\n•Battery-Powered Devices\n•Portable Instrumentation3Description\nThe LP3869x-ADJ low-dropout CMOS linear\nregulators provide 2% precision reference voltage,\nextremely lowdropout voltage (250 mVat500-mA\nload current, VOUT =5V), and excellent AC\nperformance using ultra-low equivalent series\nresistance (ESR) ceramic output capacitors.\nThe lowthermal resistance oftheWSON and SOT-\n223 packages allow useofthefulloperating current\neven inhigh ambient temperature environments.\nThe useofaPMOS power transistor means that no\nDC base drive current isrequired tobias it,thus\nallowing theGND-pin current toremain below 100µA\nregardless ofload current, input voltage, oroperating\ntemperature.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLP38691-ADJ WSON (6) 3.00 mm×3.00 mm\nLP38693-ADJSOT-223 (5) 6.50 mm×3.56 mm\nWSON (6) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Circuits\nVOUT=VADJ×(1+R1/R2)\n*Minimum value required forstability\n2LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings: LP38691-ADJ, LP38693-ADJ ............. 4\n6.3 ESD Ratings: LP38691-ADJ-Q1, LP38693-ADJ-Q1 .4\n6.4 Recommended Operating Conditions ....................... 4\n6.5 Thermal Information .................................................. 4\n6.6 Electrical Characteristics ........................................... 5\n6.7 Typical Characteristics .............................................. 6\n7Detailed Description ............................................ 11\n7.1 Overview ................................................................. 11\n7.2 Functional Block Diagrams ..................................... 11\n7.3 Feature Description ................................................. 127.4 Device Functional Modes ........................................ 12\n8Application andImplementation ........................ 13\n8.1 Application Information ............................................ 13\n8.2 Typical Applications ............................................... 13\n9Power Supply Recommendations ...................... 18\n10Layout ................................................................... 18\n10.1 Layout Guidelines ................................................. 18\n10.2 Layout Examples ................................................... 18\n10.3 WSON Mounting ................................................... 19\n11Device andDocumentation Support ................. 20\n11.1 Documentation Support ........................................ 20\n11.2 Related Links ........................................................ 20\n11.3 Community Resources .......................................... 20\n11.4 Trademarks ........................................................... 20\n11.5 Electrostatic Discharge Caution ............................ 20\n11.6 Glossary ................................................................ 20\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 20\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision J(October 2015) toRevision K Page\n•Added Caution note toFoldback Current Limiting subsection ............................................................................................ 12\nChanges from Revision I(April 2013) toRevision J Page\n•Added Device Information andPinConfiguration andFunctions sections, ESD Ratings table, update Thermal\nValues; addFeature Description ,Device Functional Modes ,Application andImplementation ,Power Supply\nRecommendations ,Layout ,Device andDocumentation Support ,andMechanical, Packaging, andOrderable\nInformation sections; update Vin,Vout andVen pinnames toIN,OUT, andENintextandgraphics; modified\nwording ofDescription toeliminate redundancy; added topnavicon forreference design. .................................................. 1\nChanges from Revision H(April 2013) toRevision I Page\n•Changed layout ofNational Data Sheet toTIformat ........................................................................................................... 15\n•Changed layout ofNational Data Sheet toTIformat .......................................................................................................... 19\nADJ\nOUTGNDEN\nIN1\n2\n435\nIN\n2\n3 456 1\nGND\nN/C ADJOUTIN\nExposed Pad \non Bottom\n(DAP)\nIN\n2\n3 456 1\nGND\nEN ADJOUTIN\nExposed Pad \non Bottom\n(DAP)\n3LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nNGG Package\n6-Pin WSON With Exposed Thermal Pad\nLP38691-ADJ TopViewNGG Package\n6-Pin WSON With Exposed Thermal Pad\nLP38693-ADJ TopView\nNC-Nointernal connection\nNDC Package\n5-Pin SOT-223\nLP38693-ADJ TopView\nPinFunctions\nPIN\nI/O DESCRIPTION LP38691-ADJ LP38693-ADJ\nNAME WSON WSON SOT-223\nDAP √ √ — —WSON Only -TheDAP (exposed pad) functions asathermal\nconnection when soldered toacopper plane. SeeWSON Mounting\nsection formore information.\nEN — 3 1 ITheENpinallows theparttobeturned toanONorOFF state by\npulling thispinhigh orlow.\nGND 2 2 5 —Circuit ground fortheregulator. FortheSOT-223 package thisis\nthermally connected tothedieandfunctions asaheat sink when the\nsoldered down toalarge copper plane.\nIN 1,6 1,6 4 IThis istheinput supply voltage totheregulator. ForWSON devices,\nboth INpins must betiedtogether forfullcurrent operation (250 mA\nmaximum perpin).\nN/C 3 — — — Nointernal connection.\nADJ 4 4 2 OTheADJ pinisused tosettheregulated output voltage byconnecting\nittotheexternal resistors R1andR2(see Typical Application\nCircuits ).\nOUT 5 5 3 I Regulated output voltage.\n4LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, contact theTexas Instruments Sales Office/ Distributors foravailability and\nspecifications.\n(3) Ifused inadual-supply system where theregulator load isreturned toanegative supply, theOUT pinmust bediode clamped to\nground.\n(4) Atelevated temperatures, device power dissipation must bederated based onpackage thermal resistance andheatsink values (ifa\nheatsink isused). When using theWSON package, refer toLeadless Leadframe Package (LLP) (SNOA401 )andtheWSON Mounting\nsection inthisdata sheet. Ifpower dissipation causes thejunction temperature toexceed specified limits, thedevice willgointothermal\nshutdown.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nV(MAX) Allpins (with respect toGND) –0.3 12 V\nIOUT(3)Internally limited V\nPower dissipation(4)Internally limited V\nJunction temperature –40 150\n°C\nStorage temperature, Tstg −65 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings: LP38691-ADJ, LP38693-ADJ\nVALUE UNIT\nV(ESD) Electrostatic discharge Human-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000 V\n(1) AEC Q100-002 indicates thatHBM stressing shall beinaccordance with theANSI/ESDA/JEDEC JS-001 specification.6.3 ESD Ratings: LP38691-ADJ-Q1, LP38693-ADJ-Q1\nVALUE UNIT\nV(ESD) Electrostatic discharge Human-body model (HBM), perAEC Q100-002(1)2000 V\n6.4 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVINsupply voltage 2.7 10 V\nOperating junction temperature −40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Thermal resistance value RθJAisbased ontheEIA/JEDEC High-K printed circuit board defined by:JESD51-7 -High Effective Thermal\nConductivity Test Board forLeaded Surface Mount Packages.\n(3) ThePCB fortheWSON (NGN) package RθJAincludes thermal vias under theexposed thermal padperEIA/JEDEC JESD51-5.6.5 Thermal Information\nTHERMAL METRIC(1)LP3869x-ADJ LP38693-ADJ\nUNIT WSON SOT-223\n6PINS 5PINS\nRθJA(2)Junction-to-ambient thermal resistance, High-K 50.6 68.5(3)\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 44.4 52.2\nRθJB Junction-to-board thermal resistance 24.9 13.0\nψJT Junction-to-top characterization parameter 0.4 5.5\nψJB Junction-to-board characterization parameter 25.1 12.8\nRθJC(bot) Junction-to-case (bottom) thermal resistance 5.4 n/a\n5LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated(1) Typical numbers represent themost likely parametric norm for25°Coperation.\n(2) Output voltage lineregulation isdefined asthechange inoutput voltage from nominal value resulting from achange ininput voltage.\n(3) Output voltage load regulation isdefined asthechange inoutput voltage from nominal value astheload current increases from 1mAto\nfullload.\n(4) Dropout voltage isdefined astheminimum input tooutput differential required tomaintain theoutput within 100mVofnominal value.6.6 Electrical Characteristics\nUnless otherwise specified, limits apply forTJ=25°C,VIN=VOUT+1V,CIN=COUT=10µF,ILOAD =10mA. Minimum and\nmaximum limits arespecified through testing, statistical correlation, ordesign.\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVADJ ADJ pinvoltageVIN=2.7V 1.225 1.25 1.275\nV3.2V≤VIN≤10V,100µA<IL<0.5A 1.25\n3.2V≤VIN≤10V,100µA<IL<0.5A\nFulloperating temperature range1.2 1.3\nΔVOUT/ΔVINOutput voltage line\nregulation(2)VOUT+0.5V≤VIN≤10V\nIL=25mA0.03\n%/V VOUT+0.5V≤VIN≤10V\nIL=25mA\nFulloperating temperature range0.1\nΔVOUT/ΔILOutput voltage load\nregulation(3)1mA<IL<0.5A\nVIN=VOUT+1V1.8\n%/A 1mA<IL<0.5A\nVIN=VOUT+1V\nFulloperating temperature range5\nVDO Dropout voltage(4)(VOUT=2.5V)IL=0.1A 80\nmVIL=0.5A 430\n(VOUT=2.5V)\nFulloperating temperature\nrangeIL=0.1A 145\nIL=0.5A 725\n(VOUT=3.3V)IL=0.1A 65\nIL=0.5A 330\n(VOUT=3.3V)\nFulloperating temperature\nrangeIL=0.1A 110\nIL=0.5A 550\n(VOUT=5V)IL=0.1A 45\nIL=0.5A 250\n(VOUT=5V)\nFulloperating temperature\nrangeIL=0.1A 100\nIL=0.5A 450\nIQ Quiescent currentVIN≤10V,IL=100 µA–0.5A 55\nµAVIN≤10V,IL=100 µA–0.5A\nFulloperating temperature range100\nVEN≤0.4V,(LP38693 Only) 0.001 1\nIL(MIN) Minimum load currentVIN–VOUT≤4V\nFulloperating temperature range100\nIFB Foldback current limitVIN–VOUT>5V 350\nmA\nVIN–VOUT<4V 850\nPSRRRipple rejection VIN=VOUT+2V(DC), with 1V(p-p) /\n120-Hz Ripple55 dB\nTSDThermal shutdown activation\n(junction temp)160\n°C\nTSD(HYST)Thermal shutdown hysteresis\n(junction temp)10\nIADJ ADJ input leakage current VADJ=0Vto1.5V,VIN=10V –100 0.01 100 nA\nen Output noiseBW=10Hzto10kHz\nVOUT=3.3V0.7 µV/√Hz\nVOUT(LEAK) Output leakage current VOUT=VOUT(NOM) +1Vat10VIN 0.5 2 µA\n10 100 1k 10k 100k\nFREQUENCY (Hz)0.00.51.01.5NOISE (PV/ Hz)COUT = 100 PF\n10 100 1k 10k 100k010203040506070\nFREQUENCY (Hz)RIPPLE REJECTION (dB)VIN (DC) = 3.25V\nVIN (AC) = 1V(p-p)\nCOUT = 10 PF\nFREQUENCY (Hz)10 100 1k 10k 100k0.00.20.40.60.81.0NOISE (PV/Hz)COUT = 10 PF\n10 100 1k 10k 100k\nFREQUENCY (Hz)0.00.20.40.60.81.01.2NOISE/ (PV Hz)COUT = 1 PF\n6LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nUnless otherwise specified, limits apply forTJ=25°C,VIN=VOUT+1V,CIN=COUT=10µF,ILOAD =10mA. Minimum and\nmaximum limits arespecified through testing, statistical correlation, ordesign.\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVENEnable voltage (LP38693\nOnly)Output =OFF state\nFulloperating temperature range0.4\nVOutput =ONstate, VIN=4V\nFulloperating temperature range1.8\nOutput =ONstate, VIN=6V\nFulloperating temperature range3\nOutput =ONstate, VIN=10V\nFulloperating temperature range4\nIENENpinleakage\n(LP38693 only)VEN=0Vor10V,VIN=10V –1 0.001 1 µA\n6.7 Typical Characteristics\nUnless otherwise specified: TJ=25°C,CIN=COUT=10µF,ENpinistiedtoIN(LP38693-ADJ only), VOUT=1.25 V,VIN=\nVOUT1V,ILOAD =10mA.\nFigure 1.Noise vsFrequency Figure 2.Noise vsFrequency\nFigure 3.Noise vsFrequency Figure 4.Ripple Rejection\n 20\n10\n0\n-10\n-20\'VOUT (mV)\n345\nVIN (V)VINVOUTVOUT = 3.3V\nCOUT = 100 PF\n200 Ps/DIV\n 40\n20\n0\n-20\n-40\'VOUT (mV)\n1234\nVIN (V)VINVOUTVOUT = 1.25V\nCOUT = 10 PF\n200 Ps/DIV\n-50 -25 0 25 50 75 100 125\nTEMPERATURE (oC)-1-0.8-0.6-0.4-0.200.20.4% DEVIATION\n 20\n10\n0\n-10\n-20\'VOUT (mV)\n1234\nVIN (V)VINVOUTVOUT = 1.25V\nCOUT = 100 PF\n200 Ps/DIV\n10 100 1k 10k 100k010203040506070\nFREQUENCY (Hz)RIPPLE REJECTION (dB)VIN (DC) = 3.25V\nVIN (AC) = 1V(p-p)\nCOUT = 1 PF\n10 100 1k 10k 100k010203040506070\nFREQUENCY (Hz)RIPPLE REJECTION (dB)VIN (DC) = 3.25V\nVIN (AC) = 1V(p-p)\nCOUT = 100 PF\n7LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: TJ=25°C,CIN=COUT=10µF,ENpinistiedtoIN(LP38693-ADJ only), VOUT=1.25 V,VIN=\nVOUT1V,ILOAD =10mA.\nFigure 5.Ripple Rejection Figure 6.Ripple Rejection\nFigure 7.VREFvsTemperatureFigure 8.Line Transient Response\nFigure 9.Line Transient Response Figure 10.Line Transient Response\nVEN (V)VIN = 10V\nVIN = 6V\nVIN = 4V\n0.50.70.91.11.31.51.71.92.12.3\n-50 -25 0 25 50 75 100 125\nTEMPERATURE (oC)\n 400\n200\n0\n-200\n-400\'VOUT (mV)\n0.010.5\nILOAD (A) ILOADVOUTCOUT = 1 PF\n10 Ps/DIV\n 200\n100\n0\n-100\n-200\'VOUT (mV)\n0.010.5\nILOAD (A) ILOADVOUTCOUT = 10 PF\n40 Ps/DIV\n 100\n50\n0\n-50\n-100\'VOUT (mV)\n345\nVIN (V)VINVOUTVOUT = 3.3V\n100 Ps/DIVCOUT = 1 PF\n 100\n50\n0\n-50\n-100\'VOUT (mV)\n345\nVIN (V)VINVOUTVOUT = 3.3V\nCOUT = 10 PF\n100 Ps/DIV\n 100\n50\n0\n-50\n-100\'VOUT (mV)\n1234\nVIN (V)VINVOUTVOUT = 1.25V\n40 Ps/DIVCOUT = 1 PF\n8LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: TJ=25°C,CIN=COUT=10µF,ENpinistiedtoIN(LP38693-ADJ only), VOUT=1.25 V,VIN=\nVOUT1V,ILOAD =10mA.\nFigure 11.Line Transient Response Figure 12.Line Transient Response\nFigure 13.Line Transient Response Figure 14.Load Transient Response\nFigure 15.Load Transient Response Figure 16.ENVoltage vsTemperature\n\'VOUT/\'IOUT (%/A)\n-50 -25 0 25 50 75 100 125\nTEMPERATURE (oC)-3.5-3.0-2.5-2.0-1.5-1.0\n-50 -25 0 25 50 75 100 125\nTEMPERATURE (oC)0.020.0220.0240.0260.0280.030.0320.034\'VOUT/\'VIN (%/V)\n9LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: TJ=25°C,CIN=COUT=10µF,ENpinistiedtoIN(LP38693-ADJ only), VOUT=1.25 V,VIN=\nVOUT1V,ILOAD =10mA.\nFigure 17.Load Regulation vsTemperature Figure 18.Line Regulation vsTemperature\nVOUT=1.25 V\nFigure 19.VOUTvsVINVOUT=1.8V\nFigure 20.VOUTvsVIN\nFigure 21.VOUTvs.VIN,Power-up Figure 22.VOUTvs.VEN,On(LP38693-ADJ only)\n0 100 200 300 400 500\nIOUT (mA)0100200300400500600700800900VDROPOUT\n (mV)-40°C\n25°C125°C\n0 100 200 300 400 50022.12.22.32.42.52.6MIN V\nIN\n (V)\nIOUT (mA)-40°C\n25°C125°C\n10LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified: TJ=25°C,CIN=COUT=10µF,ENpinistiedtoIN(LP38693-ADJ only), VOUT=1.25 V,VIN=\nVOUT1V,ILOAD =10mA.\nFigure 23.VOUTvs.VEN,Off(LP38693-ADJ only) Figure 24.MINVOUTvs.IOUT\nVOUT=1.8V\nFigure 25.Dropout Voltage vs.IOUT\nENABLE \nLOGIC-\n+MOSFET\nDRIVER\nFOLDBACK\nCURRENT\nLIMITING\n1.25-V\nREFERENCETHERMAL\nSHUTDOWNIN\nOUT\nGNDP-FET\nP-FET\nEN\nADJ\nENABLE \nLOGIC-\n+MOSFET\nDRIVER\nFOLDBACK\nCURRENT\nLIMITING\n1.25-V\nREFERENCETHERMAL\nSHUTDOWNIN\nOUT\nGNDP-FET\nP-FET\nN/C\nADJ\n11LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LP3869x-ADJ devices aredesigned tomeet therequirements ofportable, battery-powered digital systems\nproviding anaccurate output voltage with faststart-up. When disabled viaalowlogic signal attheenable pin\n(EN), thepower consumption isreduced tovirtually zero (LP38693-ADJ only).\nThese LP3869x-ADJ devices perform well with asingle 1-μFinput capacitor and asingle 1-μFceramic output\ncapacitor.\n7.2 Functional Block Diagrams\nFigure 26.LP38691 Functional Diagram (WSON)\nFigure 27.LP38693 Functional Diagram (SOT-223, WSON)\n12LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Enable (EN)\nThe LP38693-ADJ hasanenable pin(EN) which allows anexternal control signal toturn theregulator output to\neither anONorOFF state. The Enable on/off threshold hasnohysteresis. The voltage signal must riseandfall\ncleanly, and promptly, through theonand offvoltage thresholds. The ENpinvoltage must behigher than the\nVEN(MIN) threshold toensure that thedevice isfully enabled under alloperating conditions. The ENpinvoltage\nmust belower than theVEN(MAX) threshold toensure thatthedevice isfully disabled. The ENpinhasnointernal\npullup orpulldown toestablish adefault condition and, asaresult, thispinmust beterminated either actively or\npassively. IftheENpinisdriven from asource thatactively pulls high andlow, thedrive voltage should notbe\nallowed togobelow ground potential orhigher than VIN.Iftheapplication does notrequire theenable function,\ntheENpinshould beconnected directly totheINpin.\n7.3.2 Thermal Overload Protection (TSD)\nThermal shutdown disables theoutput when thejunction temperature rises toapproximately 160°Cwhich allows\nthedevice tocool. When thejunction temperature cools toapproximately 150°C,theoutput circuitry enables.\nBased onpower dissipation, thermal resistance, and ambient temperature, thethermal protection circuit may\ncycle onand off.This thermal cycling limits thedissipation oftheregulator and protects itfrom damage asa\nresult ofoverheating. The TSDcircuitry oftheLP38693 hasbeen designed toprotect against temporary thermal\noverload conditions.\nThe TSDcircuitry was notintended toreplace proper heat-sinking. Continuously running theLP38693 device into\nthermal shutdown degrades device reliability.\n7.3.3 Foldback Current Limiting\nFoldback current limiting isbuilt intotheLP3869x-ADJ devices which reduces theamount ofoutput current the\npart candeliver astheoutput voltage isreduced. The amount ofload current isdependent onthedifferential\nvoltage between theVINandVOUT.Typically, when thisdifferential voltage exceeds 5V,theload current willlimit\natabout 350mA. When theVIN–VOUTdifferential isreduced below 4V,load current islimited toabout 850mA.\nCAUTION\nWhen toggling theLP38693 Enable (EN) after theinput voltage (VIN)isapplied, the\nfoldback current limit circuitry isfunctional thefirsttime that theENpinistaken high.\nThe foldback current limit circuitry isnon-functional thesecond, andsubsequent, times\nthat theENpinistaken high. Depending ontheinput and output capacitance values\ntheinput inrush current may behigher than expected which can cause theinput\nvoltage todroop.\nIftheENpinisconnected totheINpin,thefoldback current limit circuitry isfunctional\nwhen VINisapplied ifVINstarts from less than 0.4V.\n7.4 Device Functional Modes\n7.4.1 Enable (EN)\nThe LP38693-ADJ may beswitched totheONorOFF state bylogic input attheENpin.Alogic-high voltage on\ntheENpinturns thedevice totheONstate. Alogic-low voltage ontheENpinturns thedevice totheOFF state.\nIftheapplication does notrequire theshutdown feature, theENpinmust betiedtoVINtokeep theregulator\noutput permanently intheONstate when power isapplied.\nToensure proper operation, thesignal source used todrive theENinput must beable toswing above andbelow\nthespecified turnon orturnoff voltage thresholds listed intheElectrical Characteristics section under VEN.\nLP38693\n-ADJIN OUT\nGND\n1 PF *1 PF *VOUT VIN\nR1\nR2VENEN\nADJ\nLP38691\n-ADJIN OUT\nGND 1 PF *\n1 PF *VOUT VIN\nR1\nR2ADJ\n13LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LP3869x-ADJ canprovide 500mAoutput current with 2.7Vto10Vinput. Adjustable output voltage inthe\nrange of1.25 Vto9V.LP3869x-ADJ isstable with a1-μFceramic output capacitor. Typical output noise is\n0.7μVRMSatfrequencies from 10Hzto10kHz. Typical PSSR is55dBat1kHz.\n8.2 Typical Applications\n*Minimum value required forstability\nFigure 28.LP38691-ADJ Typical Application\n*Minimum value required forstability\nFigure 29.LP38693-ADJ Typical Application\n8.2.1 Design Requirements\nFortypical LDO CMOS linear regulators ,usetheparameters listed inTable 1.\nTable 1.Design Parameters\nDESIGN PARAMETERS EXAMPLE VALUE\nInput voltage range 2.7Vto10V\nOutput range Adjustable\nOutput current 500mA(maximum)\nOutput capacitor range 1µF\n14LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\n8.2.2.1 Setting theOutput Voltage\nThe output voltage issetusing theexternal resistors R1and R2(see Typical Applications .The output voltage\nwillbegiven byEquation 1:\nVOUT=VADJ×(1+(R1/R2)) (1)\nBecause thepart hasaminimum load current requirement of100μA,itisrecommended thatR2always be12\nkΩorless toprovide adequate loading. Even ifaminimum load isalways provided byother means, itisnot\nrecommended that very high value resistors beused forR1and R2because itcan make theADJ node\nsusceptible tonoise pickup. Amaximum Ohmic value of100 kΩisrecommended forR2toprevent thisfrom\noccurring.\n8.2.2.2 External Capacitors\nIncommon with most regulators, theLP3869x-ADJ devices require anexternal capacitors forregulator stability.\nThe devices arespecifically designed forportable applications requiring minimum board space and smallest\ncomponents. These capacitors must becorrectly selected forgood performance.\n8.2.2.3 Input Capacitor\nAninput capacitor ofatleast 1μFisrequired (ceramic recommended). The capacitor must belocated notmore\nthan onecentimeter from theinput pinandreturned toaclean analog ground.\n8.2.2.4 Output Capacitor\nAnoutput capacitor isrequired forloop stability. Itmust belocated less than 1centimeter from thedevice and\nconnected directly totheoutput andground pins using traces which have noother currents flowing through them.\nThe minimum amount ofoutput capacitance that canbeused forstable operation is1μF.Ceramic capacitors\narerecommended; theLP3869x-ADJ devices were designed forusewith ultra-low equivalent series resistance\n(ESR) capacitors. TheLP3869x-ADJ isstable with anyoutput capacitor ESR between 5mΩto500mΩ.\n8.2.2.5 Capacitor Characteristics\nItisimportant that capacitance tolerance and variation with temperature betaken into consideration when\nselecting acapacitor sothat theminimum required amount ofcapacitance isprovided over thefulloperating\ntemperature range.\n8.2.2.5.1 Ceramic Capacitors\nForvalues ofcapacitance inthe10-to100-μFrange, ceramics areusually larger andmore costly than tantalums\nbutgive superior ACperformance forbypassing high frequency noise because ofvery lowESR (typically less\nthan 10mΩ).However, some dielectric types donothave good capacitance characteristics asafunction of\nvoltage andtemperature.\nThe LP3869x-ADJ isdesigned towork with ceramic capacitors ontheoutput totake advantage ofthebenefits\nthey offer. Forcapacitance values intherange of0.47 µFto4.7µF,ceramic capacitors arethesmallest, least\nexpensive and have thelowest ESR values, thus making them best foreliminating high frequency noise. The\nESR ofatypical 1-µFceramic capacitor isintherange of20mΩto40mΩ,which easily meets theESR\nrequirement forstability fortheLP3869x.\nZ5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. Atypical Z5U or\nY5V capacitor canlose 60% ofitsrated capacitance with halfoftherated voltage applied toit.TheZ5U andY5V\nalso exhibit asevere temperature effect, losing more than 50% ofnominal capacitance athigh andlowlimits of\nthetemperature range.\nX7R and X5R dielectric ceramic capacitors arestrongly recommended ifceramics areused, asthey typically\nmaintain acapacitance range within ±20% ofnominal over fulloperating ratings oftemperature andvoltage. Of\ncourse, they aretypically larger andmore costly than Z5U/Y5U types foragiven voltage andcapacitance.\n15LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8.2.2.5.2 Tantalum Capacitors\nSolid tantalum capacitors have good temperature stability: ahigh-quality tantalum capacitor typically shows a\ncapacitance value that varies less than 10-15% across thefulltemperature range of-40°Cto125°C.ESR will\nvary only about 2×going from thehigh tolowtemperature limits.\nThe increasing ESR atlower temperatures cancause oscillations when marginal quality capacitors areused (if\ntheESR ofthecapacitor isnear theupper limit ofthestability range atroom temperature).\n8.2.2.6 RFI/EMI Susceptibility\nRadio frequency interference (RFI) andelectromagnetic interference (EMI) candegrade theperformance ofany\nintegrated circuit because ofthesmall dimensions ofthegeometries inside thedevice. Inapplications where\ncircuit sources arepresent which generate signals with significant high frequency energy content (>1MHz), care\nmust betaken toensure thatthisdoes notaffect thedevice regulator.\nIfRFI/EMI noise ispresent ontheinput side oftheregulator (such asapplications where theinput source comes\nfrom theoutput ofaswitching regulator), good ceramic bypass capacitors must beused attheinput pinofthe\ndevice.\nIfaload isconnected tothedevice output which switches athigh speed (such asaclock), thehigh-frequency\ncurrent pulses required bytheload must besupplied bythecapacitors onthedevice output. Because the\nbandwidth oftheregulator loop isless than 100kHz, thecontrol circuitry cannot respond toload changes above\nthat frequency. This means theeffective output impedance ofthedevice atfrequencies above 100 kHz is\ndetermined only bytheoutput capacitors.\nInapplications where theload isswitching athigh speed, theoutput ofthedevice may need RFisolation from\ntheload. Itisrecommended that some inductance beplaced between theoutput capacitor and theload, and\ngood RFbypass capacitors beplaced directly across theload.\nPCB layout isalso critical inhigh noise environments, because RFI/EMI iseasily radiated directly intoPCtraces.\nNoisy circuitry should beisolated from clean circuits where possible, andgrounded through aseparate path. At\nMHz frequencies, ground planes begin tolook inductive and RFI/ EMI can cause ground bounce across the\nground plane. Inmulti-layer PCB applications, care should betaken inlayout sothat noisy power and ground\nplanes donotradiate directly intoadjacent layers which carry analog power andground.\n8.2.2.7 Output Noise\nNoise isspecified intwoways:\n•Spot Noise orOutput Noise Density istheRMS sum ofallnoise sources, measured attheregulator\noutput, ataspecific frequency (measured with a1-Hz bandwidth). This type ofnoise isusually plotted on\nacurve asafunction offrequency.\n•Total Output Noise orBroad-Band Noise istheRMS sum ofspot noise over aspecified bandwidth,\nusually several decades offrequencies.\nAttention should bepaid totheunits ofmeasurement. Spot noise ismeasured inunits µV√HzornV√Hz,andtotal\noutput noise ismeasured inµVRMS.\nThe primary source ofnoise inlow-dropout regulators istheinternal reference. Noise can bereduced intwo\nways: byincreasing thetransistor area orbyincreasing thecurrent drawn bytheinternal reference. Increasing\nthearea willdecrease thechance offitting thedieintoasmaller package. Increasing thecurrent drawn bythe\ninternal reference increases thetotal supply current (GND pincurrent).\n8.2.2.8 Power Dissipation\nKnowing thedevice power dissipation and proper sizing ofthethermal plane connected tothetaborpad is\ncritical toensuring reliable operation. Device power dissipation depends oninput voltage, output voltage, and\nload conditions andcanbecalculated with Equation 2.\nPD(MAX) =(VIN(MAX) –VOUT)×IOUT(MAX) (2)\nPower dissipation can beminimized, and greater efficiency can beachieved, byusing thelowest available\nvoltage drop option thatwould stillbegreater than thedropout voltage (VDO).However, keep inmind thathigher\nvoltage drops result inbetter dynamic (that is,PSRR andtransient) performance.\n16LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments IncorporatedOntheWSON (DRV) package, theprimary conduction path forheat isthrough theexposed power pad tothe\nPCB. Toensure thedevice does notoverheat, connect theexposed pad, through thermal vias, toaninternal\nground plane with anappropriate amount ofcopper PCB area .\nOntheVSSOP (DGK) andSOT-223 (NDC) packages, theprimary conduction path forheat isthrough thepins to\nthePCB.\nThe maximum allowable junction temperature (TJ(MAX) )determines maximum power dissipation allowed (PD(MAX) )\nforthedevice package.\nPower dissipation andjunction temperature aremost often related bythejunction-to-ambient thermal resistance\n(RθJA)ofthecombined PCB and device package and thetemperature oftheambient air(TA),according to\nEquation 3orEquation 4:\nTJ(MAX) =TA(MAX) +(RθJA×PD(MAX) ) (3)\nPD(MAX) =(TJ(MAX) -TA(MAX) )/RθJA (4)\nUnfortunately, thisRθJAishighly dependent ontheheat-spreading capability oftheparticular PCB design, and\ntherefore varies according tothetotal copper area, copper weight, andlocation oftheplanes. The RθJArecorded\ninThermal Information isdetermined bythespecific EIA/JEDEC JESD51-7 standard forPCB and copper-\nspreading area, and istobeused only asarelative measure ofpackage thermal performance. Forawell-\ndesigned thermal layout, RθJAisactually thesum ofthepackage junction-to-case (bottom) thermal resistance\n(RθJCbot)plus thethermal resistance contribution bythePCB copper area acting asaheat sink.\n8.2.2.9 Estimating Junction Temperature\nThe EIA/JEDEC standard recommends theuse ofpsi(Ψ)thermal characteristics toestimate thejunction\ntemperatures ofsurface mount devices onatypical PCB board application. These characteristics arenottrue\nthermal resistance values, butrather package specific thermal characteristics that offer practical and relative\nmeans ofestimating junction temperatures. These psimetrics aredetermined tobesignificantly independent of\ncopper-spreading area. The keythermal characteristics (ΨJTandΨJB)aregiven inThermal Information andare\nused inaccordance with Equation 5orEquation 6.\nTJ(MAX) =TTOP+(ΨJT×PD(MAX) )\nwhere\n•PD(MAX) isexplained inEquation 2.\n•TTOPisthetemperature measured atthecenter-top ofthedevice package. (5)\nTJ(MAX) =TBOARD +(ΨJB×PD(MAX) )\nwhere\n•PD(MAX) isexplained inEquation 2.\n•TBOARD isthePCB surface temperature measured 1-mm from thedevice package andcentered onthe\npackage edge. (6)\nFor more information about the thermal characteristics ΨJTandΨJB,see the TIApplication Report\nSemiconductor andICPackage Thermal Metrics (SPRA953 ),available fordownload atwww.ti.com .\nFormore information about measuring TTOPand TBOARD ,see theTIApplication Report Using New Thermal\nMetrics (SBVA025 ),available fordownload atwww.ti.com .\nFormore information about theEIA/JEDEC JESD51 PCB used forvalidating RθJA,seetheTIApplication Report\nThermal Characteristics ofLinear and Logic Packages Using JEDEC PCB Designs (SZZA017 ),available for\ndownload atwww.ti.com .\n 40\n20\n0\n-20\n-40\'VOUT (mV)\n1234\nVIN (V)VINVOUTVOUT = 1.25V\nCOUT = 10 PF\n200 Ps/DIV\n17LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated8.2.2.10 Reverse Voltage\nAreverse voltage condition willexist when thevoltage attheOUT pinishigher than thevoltage attheINpin.\nTypically thiswillhappen when VINisabruptly taken lowandCOUTcontinues tohold asufficient charge such that\ntheinput tooutput voltage becomes reversed. Aless common condition iswhen analternate voltage source is\nconnected totheoutput.\nThere aretwopossible paths forcurrent toflow from theOUT pinback toINduring areverse voltage condition.\n1.While VINishigh enough tokeep thecontrol circuity alive, andtheENpin(LP38693-ADJ only) isabove the\nVEN(ON) threshold, thecontrol circuitry willattempt toregulate theoutput voltage. Iftheinput voltage isless\nthan theprogrammed output voltage, thecontrol circuit willdrive thegate ofthepass element tothefullON\ncondition. Inthiscondition, reverse current willflow from theOUT totheINpin,limited only bytheRDS(ON) of\nthepass element andtheoutput toinput voltage differential. Discharging anoutput capacitor upto1000μF\ninthismanner willnotdamage thedevice asthecurrent willrapidly decay. However, continuous reverse\ncurrent should beavoided. When theENpinislow, thiscondition willbeprevented.\n2.The internal PFET pass element hasaninherent parasitic diode. During normal operation, theinput voltage\nishigher than theoutput voltage andtheparasitic diode isreverse biased. However, when VINisbelow the\nvalue where thecontrol circuity isalive, ortheENpinislow(LP38693-ADJ only), andtheoutput voltage is\nmore than 500mV(typical) above theinput voltage theparasitic diode becomes forward biased andcurrent\nflows from theoutput pintotheinput pinthrough thediode. The current intheparasitic diode should be\nlimited toless than 1-Acontinuous and5-Apeak.\nIfused inadual-supply system where theregulator output load isreturned toanegative supply, theOUT pin\nmust bediode clamped toground tolimit thenegative voltage transition. ASchottky diode isrecommended\nforthisprotective clamp.\n8.2.3 Application Curve\nFigure 30.Line Transient Response\nVIA connect to ground \nlayer\n1 EN\n2 ADJ\n3 OUTCIN\nCOUT\n4 IN\nR1GND\nR2\nVIA connect to \nground layer\nADJExposed Pad \non Bottom \n(DAP)1\n2\n38\n7\n6OUT\nENGNDIN IN\nR1\nR2COUTCIN\n18LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated9Power Supply Recommendations\nThe LP3869x-ADJ devices aredesigned tooperate from aninput supply voltage range of2.7Vto10V.The\ninput supply should bewell regulated andfree ofspurious noise. Toensure thatthedevice output voltage iswell\nregulated, input supply should beatleast VOUT+0.5V,or2.7V,whichever ishigher. Aminimum capacitor value\nof1-μFisrequired tobewithin 1cmoftheINpin.\n10Layout\n10.1 Layout Guidelines\nGood PClayout practices must beused orinstability canbeinduced because ofground loops andvoltage drops.\nThe input andoutput capacitors must bedirectly connected totheinput, output, andground pins oftheregulator\nusing traces which donothave other currents flowing inthem (Kelvin connect).\nThe best way todothisistolayoutCINand COUTnear thedevice with short traces totheIN,OUT, and GND\npins. The regulator ground pinshould beconnected totheexternal circuit ground sothat theregulator and its\ncapacitors have a"single point ground."\nItshould benoted thatstability problems have been seen inapplications where "vias" toaninternal ground plane\nwere used attheground points ofthedevice and theinput and output capacitors. This was caused byvarying\nground potentials atthese nodes resulting from current flowing through theground plane. Using asingle point\nground technique fortheregulator anditscapacitors fixed theproblem. Because high current flows through the\ntraces going into VINand coming from VOUT,Kelvin connect thecapacitor leads tothese pins sothere isno\nvoltage drop inseries with theinput andoutput capacitors.\n10.2 Layout Examples\nFigure 31.SOT-223 Layout Figure 32.WSON LP38693 Layout\n19LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nwww.ti.com SNVS324K –JANUARY 2005 –REVISED JANUARY 2016\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated10.3 WSON Mounting\nThe NGG0006A (NoPullback) 6-Lead WSON package requires specific mounting techniques which aredetailed\nintheTIApplication Report Leadless Leadframe Package (LLP) SNOA401 .Referring tothesection PCB Design\nRecommendations ,itshould benoted that thepad style which should beused with theWSON package isthe\nNSMD (non-solder mask defined) type. Additionally, itisrecommended thePCB terminal pads tobe0.2mm\nlonger than thepackage pads tocreate asolder fillet toimprove reliability andinspection.\nThe thermal dissipation oftheWSON package isdirectly related totheprinted circuit board construction andthe\namount ofadditional copper area connected totheDAP. The DAP (exposed pad) onthebottom oftheWSON\npackage isconnected tothediesubstrate with aconductive dieattach adhesive. The DAP has nodirect\nelectrical (wire) connection toanyofthepins. There isaparasitic PNjunction between thediesubstrate andthe\ndevice ground. Assuch, itisstrongly recommend thattheDAP beconnected directly totheground atdevice pin\n2(GND). Alternatively, butnotrecommended, theDAP may beleftfloating (noelectrical connection). The DAP\nmust notbeconnected toanypotential other than ground.\n20LP38691-ADJ ,LP38693-ADJ ,LP38691-ADJ-Q1 ,LP38693-ADJ-Q1\nSNVS324K –JANUARY 2005 –REVISED JANUARY 2016 www.ti.com\nProduct Folder Links: LP38691-ADJ LP38693-ADJ LP38691-ADJ-Q1 LP38693-ADJ-Q1Submit Documentation Feedback Copyright ©2005 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•Leadless Leadframe Package (LLP) (SNOA401)\n•Semiconductor andICPackage Thermal Metrics (SPRA953 )\n•Using New Thermal Metrics (SBVA025 )\n•Thermal Characteristics ofLinear andLogic Packages Using JEDEC PCB Designs (SZZA017 )\n11.2 Related Links\nTable 2lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nLP38691-ADJ Click here Click here Click here Click here Click here\nLP38693-ADJ Click here Click here Click here Click here Click here\nLP38691-ADJ-Q1 Click here Click here Click here Click here Click here\nLP38693-ADJ-Q1 Click here Click here Click here Click here Click here\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-May-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP38691QSD-ADJ/NOPB ACTIVE WSON NGG 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L251BSamples\nLP38691QSDX-ADJ/NOPB ACTIVE WSON NGG 64500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L251BSamples\nLP38691SD-ADJ NRND WSON NGG 61000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L117B\nLP38691SD-ADJ/NOPB ACTIVE WSON NGG 61000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L117BSamples\nLP38691SDX-ADJ/NOPB ACTIVE WSON NGG 64500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L117BSamples\nLP38693MP-ADJ/NOPB ACTIVE SOT-223 NDC 51000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LJUBSamples\nLP38693MPX-ADJ/NOPB ACTIVE SOT-223 NDC 52000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LJUBSamples\nLP38693QSD-ADJ/NOPB ACTIVE WSON NGG 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LLRBSamples\nLP38693QSDX-ADJ/NOPB ACTIVE WSON NGG 64500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 LLRBSamples\nLP38693SD-ADJ/NOPB ACTIVE WSON NGG 61000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L127BSamples\nLP38693SDX-ADJ/NOPB ACTIVE WSON NGG 64500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 L127BSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-May-2022\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LP38691-ADJ, LP38691-ADJ-Q1, LP38693-ADJ, LP38693-ADJ-Q1 :\n•Catalog : LP38691-ADJ , LP38693-ADJ\n•Automotive : LP38691-ADJ-Q1 , LP38691-Q1 , LP38691-Q1 , LP38693-ADJ-Q1 , LP38693-Q1 , LP38693-Q1\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP38691QSD-ADJ/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP38691QSDX-\nADJ/NOPBWSON NGG 64500 330.0 12.4 3.33.31.08.012.0 Q1\nLP38691SD-ADJ WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP38691SD-ADJ/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP38691SDX-ADJ/NOPB WSON NGG 64500 330.0 12.4 3.33.31.08.012.0 Q1\nLP38693MP-ADJ/NOPB SOT-223 NDC 51000 330.0 16.4 7.07.52.212.016.0 Q3\nLP38693MPX-ADJ/NOPB SOT-223 NDC 52000 330.0 16.4 7.07.52.212.016.0 Q3\nLP38693QSD-ADJ/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP38693QSDX-\nADJ/NOPBWSON NGG 64500 330.0 12.4 3.33.31.08.012.0 Q1\nLP38693SD-ADJ/NOPB WSON NGG 61000 178.0 12.4 3.33.31.08.012.0 Q1\nLP38693SDX-ADJ/NOPB WSON NGG 64500 330.0 12.4 3.33.31.08.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP38691QSD-ADJ/NOPB WSON NGG 61000 208.0 191.0 35.0\nLP38691QSDX-ADJ/NOPB WSON NGG 64500 367.0 367.0 35.0\nLP38691SD-ADJ WSON NGG 61000 208.0 191.0 35.0\nLP38691SD-ADJ/NOPB WSON NGG 61000 208.0 191.0 35.0\nLP38691SDX-ADJ/NOPB WSON NGG 64500 367.0 367.0 35.0\nLP38693MP-ADJ/NOPB SOT-223 NDC 51000 367.0 367.0 35.0\nLP38693MPX-ADJ/NOPB SOT-223 NDC 52000 367.0 367.0 35.0\nLP38693QSD-ADJ/NOPB WSON NGG 61000 208.0 191.0 35.0\nLP38693QSDX-ADJ/NOPB WSON NGG 64500 367.0 367.0 35.0\nLP38693SD-ADJ/NOPB WSON NGG 61000 208.0 191.0 35.0\nLP38693SDX-ADJ/NOPB WSON NGG 64500 367.0 367.0 35.0\nPack Materials-Page 2\nMECHANICAL  DATA\nNDC0005A\nwww .ti.com\n\nMECHANICAL  DATA\nNGG0006A\nwww .ti.comSDE06A (Rev A)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LP38693SD-ADJ/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.7V to 10V
  - Output Voltage Range: 1.25V to 9V (adjustable)
  
- **Current Ratings:**
  - Maximum Output Current: 500mA
  
- **Power Consumption:**
  - Quiescent Current: 55µA (typical) at full load
  - Off-State Quiescent Current: 1µA (typical)
  
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to +125°C
  
- **Package Type:**
  - SOT-223 (5 pins) and WSON (6 pins) options available
  
- **Special Features:**
  - Low Dropout Voltage: 250mV at 500mA (typical for 5V output)
  - Thermal Overload Protection
  - Foldback Current Limiting
  - Enable (EN) Pin for power management (specific to LP38693)
  - 2% Adjust Pin Voltage Accuracy at 25°C
  - Stable with Ceramic Output Capacitors
  
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **LP38693SD-ADJ** is a low-dropout (LDO) CMOS linear voltage regulator designed to provide a stable output voltage with high precision and low power consumption. It features an adjustable output voltage range from 1.25V to 9V, making it suitable for various applications. The device is particularly noted for its low dropout voltage, allowing it to maintain regulation even with minimal input-output voltage differential.

#### Typical Applications:
- **Hard Disk Drives:** Provides stable voltage for sensitive components.
- **Notebook Computers:** Ensures reliable power supply for various internal circuits.
- **Battery-Powered Devices:** Ideal for applications requiring low quiescent current to extend battery life.
- **Portable Instrumentation:** Supports devices that require precise voltage regulation in compact designs.

The LP38693 is particularly useful in applications where space is limited and efficiency is critical, such as in portable electronics and battery-operated devices. Its ability to work with low ESR ceramic capacitors enhances its performance in noise-sensitive environments.