
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c_fix.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv top_pkg.sv tlul_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv jtag_pkg.sv i2c_reg_pkg.sv i2c_fix.sv i2c_core.sv i2c_fsm.sv i2c_reg_top.sv prim_alert_sender.sv prim_arbiter_tree.sv prim_buf.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_fifo_sync.sv prim_filter_ctr.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_ram_1p.sv prim_gf_mult.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_packer.sv prim_prince.sv prim_pulse_sync.sv prim_ram_1p.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_assert_dummy_macros.svh prim_secded_hamming_72_64_enc.sv prim_secded_hamming_76_68_dec.sv prim_secded_hamming_76_68_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_sparse_fsm_flop.sv prim_subreg_ext.sv prim_subreg.sv prim_subreg_arb.sv prim_subreg_shadow.sv prim_sync_reqack.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:10: parameter 'FifoDepth' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:565: parameter 'I2C_INTR_STATE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:566: parameter 'I2C_INTR_ENABLE_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:567: parameter 'I2C_INTR_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:568: parameter 'I2C_ALERT_TEST_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:569: parameter 'I2C_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:570: parameter 'I2C_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:571: parameter 'I2C_RDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:572: parameter 'I2C_FDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:573: parameter 'I2C_FIFO_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:574: parameter 'I2C_FIFO_STATUS_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:575: parameter 'I2C_OVRD_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:576: parameter 'I2C_VAL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:577: parameter 'I2C_TIMING0_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:578: parameter 'I2C_TIMING1_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:579: parameter 'I2C_TIMING2_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:580: parameter 'I2C_TIMING3_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:581: parameter 'I2C_TIMING4_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:582: parameter 'I2C_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:583: parameter 'I2C_TARGET_ID_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:584: parameter 'I2C_ACQDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:585: parameter 'I2C_TXDATA_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:586: parameter 'I2C_STRETCH_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:587: parameter 'I2C_HOST_TIMEOUT_CTRL_OFFSET' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:590: parameter 'I2C_INTR_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:591: parameter 'I2C_INTR_TEST_FMT_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:592: parameter 'I2C_INTR_TEST_RX_WATERMARK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:593: parameter 'I2C_INTR_TEST_FMT_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:594: parameter 'I2C_INTR_TEST_RX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:595: parameter 'I2C_INTR_TEST_NAK_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:596: parameter 'I2C_INTR_TEST_SCL_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:597: parameter 'I2C_INTR_TEST_SDA_INTERFERENCE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:598: parameter 'I2C_INTR_TEST_STRETCH_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:599: parameter 'I2C_INTR_TEST_SDA_UNSTABLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:600: parameter 'I2C_INTR_TEST_TRANS_COMPLETE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:601: parameter 'I2C_INTR_TEST_TX_EMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:602: parameter 'I2C_INTR_TEST_TX_NONEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:603: parameter 'I2C_INTR_TEST_TX_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:604: parameter 'I2C_INTR_TEST_ACQ_OVERFLOW_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:605: parameter 'I2C_INTR_TEST_ACK_STOP_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:606: parameter 'I2C_INTR_TEST_HOST_TIMEOUT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:607: parameter 'I2C_ALERT_TEST_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:608: parameter 'I2C_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:609: parameter 'I2C_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:610: parameter 'I2C_STATUS_FMTEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:611: parameter 'I2C_STATUS_HOSTIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:612: parameter 'I2C_STATUS_TARGETIDLE_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:613: parameter 'I2C_STATUS_RXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:614: parameter 'I2C_STATUS_TXEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:615: parameter 'I2C_STATUS_ACQEMPTY_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:616: parameter 'I2C_RDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:617: parameter 'I2C_FIFO_STATUS_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:618: parameter 'I2C_VAL_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:619: parameter 'I2C_ACQDATA_RESVAL' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] i2c_reg_pkg.sv:649: parameter 'I2C_PERMIT' declared inside package 'i2c_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fix.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'i2c_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_filter_ctr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_gf_mult.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-WARNING [VERI-1818] prim_lfsr.sv:31: initial value of parameter 'StatePerm' is omitted
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_prince.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_1p.sv:31: parameter 'Impl' becomes localparam in 'prim_ram_1p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_assert_dummy_macros.svh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_hamming_76_68_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_arb.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_shadow.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top i2c_fix -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top i2c_fix

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] i2c_fix.sv:7: compiling module 'i2c_fix'
VERIFIC-INFO [VERI-1018] i2c_reg_top.sv:8: compiling module 'i2c_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=7)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] i2c_core.sv:7: compiling module 'i2c_core'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] i2c_fsm.sv:7: compiling module 'i2c_fsm'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module i2c_fix.
Importing module i2c_core.
Importing module i2c_fsm.
Importing module i2c_reg_top.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Importing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Importing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Importing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01000).
Importing module prim_subreg_ext(DW=32'b010000).
Importing module prim_subreg_ext(DW=32'b0111).
Importing module tlul_adapter_reg(RegAw=7).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.4.1. Analyzing design hierarchy..
Top module:  \i2c_fix
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.4.2. Analyzing design hierarchy..
Top module:  \i2c_fix
Used module:     \i2c_core
Used module:         \prim_intr_hw
Used module:         \i2c_fsm
Used module:         \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:             \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop(ResetValue=1'b1)
Used module:         \prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b01101,Depth=32'b01000000)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \i2c_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01000)
Used module:         \prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0)
Used module:         \prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg_ext(DW=32'b010000)
Used module:         \prim_subreg_ext(DW=32'b0111)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0)
Used module:         \prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=7)
Used module:             \tlul_err
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=7).
<suppressed ~11 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0111).
Optimizing module prim_subreg_ext(DW=32'b010000).
Optimizing module prim_subreg_ext(DW=32'b01000).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module i2c_reg_top.
<suppressed ~2 debug messages>
Optimizing module i2c_fsm.
<suppressed ~34 debug messages>
Optimizing module i2c_core.
<suppressed ~5 debug messages>
Optimizing module i2c_fix.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module i2c_core.
Deleting now unused module i2c_fsm.
Deleting now unused module i2c_reg_top.
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01010,Pass=1'b0,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Depth=32'b01000000).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=2,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=2'b0).
Deleting now unused module prim_subreg(DW=3,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=3'b0).
Deleting now unused module prim_subreg(DW=31,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=31'b0).
Deleting now unused module prim_subreg(DW=7,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=7'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01000).
Deleting now unused module prim_subreg_ext(DW=32'b010000).
Deleting now unused module prim_subreg_ext(DW=32'b0111).
Deleting now unused module tlul_adapter_reg(RegAw=7).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~157 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~1749 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 416 unused cells and 6542 unused wires.
<suppressed ~1704 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module i2c_fix...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~58 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$7788: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\i2c_core.\u_i2c_fsm.$verific$mux_637$i2c_fsm.sv:1019$2700: \i2c_core.u_i2c_fsm.state_q -> 6'011001
      Replacing known input bits on port A of cell $flatten\i2c_core.\u_i2c_fsm.$verific$mux_504$i2c_fsm.sv:752$2682: \i2c_core.u_i2c_fsm.state_q -> 6'000000
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$7788: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$5940: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fmtfifo.$verific$mux_68$prim_fifo_sync.sv:141$6427.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8055.
    dead port 2/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8087.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8104.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8113.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8118.
    dead port 1/2 on $mux $flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8121.
Removed 7 multiplexer ports.
<suppressed ~128 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2527$2947 $flatten\u_reg.$verific$n2536$2956 $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2548$2968 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2554$2974 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2560$2980 $flatten\u_reg.$verific$n2563$2983 $flatten\u_reg.$verific$n2566$2986 $flatten\u_reg.$verific$n2569$2989 $flatten\u_reg.$verific$n2572$2992 $flatten\u_reg.$verific$n2575$2995 $flatten\u_reg.$verific$n2578$2998 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2590$3010 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.\u_i2c_acqfifo.$verific$mux_12$prim_fifo_sync.sv:70$6295 in front of them:
        $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294
        $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_9$prim_fifo_sync.sv:69$6292

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.\u_i2c_fmtfifo.$verific$mux_12$prim_fifo_sync.sv:70$6385 in front of them:
        $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384
        $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_9$prim_fifo_sync.sv:69$6382

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.$auto$bmuxmap.cc:60:execute$10199 in front of them:
        $flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429
        $flatten\i2c_core.$verific$LessThan_106$i2c_core.sv:258$1427

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.$auto$bmuxmap.cc:60:execute$10200 in front of them:
        $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433
        $flatten\i2c_core.$verific$LessThan_110$i2c_core.sv:260$1431

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.$auto$bmuxmap.cc:60:execute$10209 in front of them:
        $flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417
        $flatten\i2c_core.$verific$LessThan_94$i2c_core.sv:247$1415

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.$auto$bmuxmap.cc:60:execute$10210 in front of them:
        $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421
        $flatten\i2c_core.$verific$LessThan_98$i2c_core.sv:249$1419

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.\u_i2c_rxfifo.$verific$mux_12$prim_fifo_sync.sv:70$6209 in front of them:
        $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208
        $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_9$prim_fifo_sync.sv:69$6206

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.\u_i2c_txfifo.$verific$mux_12$prim_fifo_sync.sv:70$6119 in front of them:
        $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118
        $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_9$prim_fifo_sync.sv:69$6116


yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$5979 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$5978 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$5976 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_sda.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_sync_scl.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_reg$i2c_fsm.sv:181$2536 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$stop_det_reg$i2c_fsm.sv:273$2580 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$state_q_reg$i2c_fsm.sv:1233$2754 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$start_det_reg$i2c_fsm.sv:261$2575 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$sda_i_q_reg$i2c_fsm.sv:236$2564 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_i_q_reg$i2c_fsm.sv:236$2563 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$scl_high_cnt_reg$i2c_fsm.sv:301$2598 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$5975 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$fmt_watermark_q_reg$i2c_core.sv:242$1413 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6455 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$6472 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$6068 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$6066 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$6067 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_nonempty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_tx_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_trans_complete.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_stretch_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_unstable.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_sda_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_scl_interference.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_rx_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_nak.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_host_timeout.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_watermark.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_fmt_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_acq_overflow.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.\intr_hw_ack_stop.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$6492 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$sda_rx_val_reg$i2c_core.sv:205$1381 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$scl_rx_val_reg$i2c_core.sv:205$1380 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\i2c_core.$verific$rx_watermark_q_reg$i2c_core.sv:242$1414 ($aldff) from module i2c_fix.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$5977 ($aldff) from module i2c_fix.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 8 unused cells and 91 unused wires.
<suppressed ~9 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~12 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~156 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.$auto$bmuxmap.cc:60:execute$10204 in front of them:
        $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433
        $flatten\i2c_core.$verific$LessThan_108$i2c_core.sv:259$1429

    Found cells that share an operand and can be merged by moving the $mux $flatten\i2c_core.$auto$bmuxmap.cc:60:execute$10212 in front of them:
        $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421
        $flatten\i2c_core.$verific$LessThan_96$i2c_core.sv:248$1417


yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Handling D = Q on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enablehost.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_enabletarget.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ctrl_llpbk.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_fmtilvl.$verific$q_reg$prim_subreg.sv:72$6580 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_fifo_ctrl_rxilvl.$verific$q_reg$prim_subreg.sv:72$6599 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_host_timeout_ctrl.$verific$q_reg$prim_subreg.sv:72$6675 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_nak.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sclval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_sdaval.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_ovrd_txovrden.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_stretch_ctrl_en_addr_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_address1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask0.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_target_id_mask1.$verific$q_reg$prim_subreg.sv:72$6637 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_en.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_timeout_ctrl_val.$verific$q_reg$prim_subreg.sv:72$6618 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_thigh.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing0_tlow.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_f.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing1_t_r.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_thd_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing2_tsu_sta.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_thd_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing3_tsu_dat.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_t_buf.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_timing4_tsu_sto.$verific$q_reg$prim_subreg.sv:72$6561 ($dlatch) from module i2c_fix.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2587$3007 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 24 unused cells and 25 unused wires.
<suppressed ~25 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~153 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_tx.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_tx.q).
Adding EN signal on $flatten\u_reg.\u_stretch_ctrl_stop_acq.$verific$q_reg[0]$prim_subreg.sv:72$6508 ($adff) from module i2c_fix (D = 1'0, Q = \u_reg.u_stretch_ctrl_stop_acq.q).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6775 ($adff) from module i2c_fix (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6774 ($adff) from module i2c_fix (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6773 ($adff) from module i2c_fix (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6783 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n182$6733, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6763 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n75$6713, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6784 ($adff) from module i2c_fix (D = $flatten\u_reg.\u_reg_if.$verific$n248$6715, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_overflow.d, Q = \u_reg.u_intr_state_tx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_nonempty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_nonempty.d, Q = \u_reg.u_intr_state_tx_nonempty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_tx_empty.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.tx_empty.d, Q = \u_reg.u_intr_state_tx_empty.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_trans_complete.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.trans_complete.d, Q = \u_reg.u_intr_state_trans_complete.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_stretch_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.stretch_timeout.d, Q = \u_reg.u_intr_state_stretch_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_unstable.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.sda_unstable.d, Q = \u_reg.u_intr_state_sda_unstable.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_sda_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.sda_interference.d, Q = \u_reg.u_intr_state_sda_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_scl_interference.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.scl_interference.d, Q = \u_reg.u_intr_state_scl_interference.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.rx_watermark.d, Q = \u_reg.u_intr_state_rx_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_rx_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.rx_overflow.d, Q = \u_reg.u_intr_state_rx_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_nak.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.nak.d, Q = \u_reg.u_intr_state_nak.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_host_timeout.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.host_timeout.d, Q = \u_reg.u_intr_state_host_timeout.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_watermark.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.fmt_watermark.d, Q = \u_reg.u_intr_state_fmt_watermark.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fmt_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.fmt_overflow.d, Q = \u_reg.u_intr_state_fmt_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_acq_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.acq_overflow.d, Q = \u_reg.u_intr_state_acq_overflow.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_ack_stop.$verific$q_reg[0]$prim_subreg.sv:72$6525 ($adff) from module i2c_fix (D = \i2c_core.hw2reg.intr_state.ack_stop.d, Q = \u_reg.u_intr_state_ack_stop.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$i2c_reg_top.sv:61$3162 ($adff) from module i2c_fix (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6139 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n141$6098, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_txfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6146 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_txfifo.$verific$n219$6104, Q = \i2c_core.u_i2c_txfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6229 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n141$6189, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_rxfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6236 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_rxfifo.$verific$n219$6195, Q = \i2c_core.u_i2c_rxfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$tcount_q_reg$i2c_fsm.sv:170$2528 ($adff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.tcount_d, Q = \i2c_core.u_i2c_fsm.tcount_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_tx_clr_reg$i2c_fsm.sv:336$2620 ($adff) from module i2c_fix (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_tx_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$stretch_stop_acq_clr_reg$i2c_fsm.sv:347$2623 ($adff) from module i2c_fix (D = 1'1, Q = \i2c_core.u_i2c_fsm.stretch_stop_acq_clr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$state_q_reg$i2c_fsm.sv:1233$2754 ($adff) from module i2c_fix (D = \i2c_core.u_i2c_fsm.state_d, Q = \i2c_core.u_i2c_fsm.state_q).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$read_byte_reg$i2c_fsm.sv:205$2547 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n933$2387, Q = \i2c_core.u_i2c_fsm.read_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$no_stop_reg$i2c_fsm.sv:249$2569 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1081$2268, Q = \i2c_core.u_i2c_fsm.no_stop).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$input_byte_reg$i2c_fsm.sv:318$2614 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1445$2414, Q = \i2c_core.u_i2c_fsm.input_byte).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$host_ack_reg$i2c_fsm.sv:327$2618 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1088$2270, Q = \i2c_core.u_i2c_fsm.host_ack).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$byte_index_reg$i2c_fsm.sv:225$2559 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1044$2395, Q = \i2c_core.u_i2c_fsm.byte_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_index_reg$i2c_fsm.sv:194$2542 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n886$2383, Q = \i2c_core.u_i2c_fsm.bit_index).
Adding EN signal on $flatten\i2c_core.\u_i2c_fsm.$verific$bit_idx_reg$i2c_fsm.sv:290$2593 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fsm.$verific$n1159$2403, Q = \i2c_core.u_i2c_fsm.bit_idx).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6405 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n141$6364, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_fmtfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6412 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_fmtfifo.$verific$n219$6370, Q = \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$6315 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n141$6275, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\i2c_core.\u_i2c_acqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$6322 ($adff) from module i2c_fix (D = $flatten\i2c_core.\u_i2c_acqfifo.$verific$n219$6281, Q = \i2c_core.u_i2c_acqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($adff) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$6065 ($adff) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$5975 ($adff) from module i2c_fix (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10253 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10253 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10252 ($adffe) from module i2c_fix.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10251 ($adffe) from module i2c_fix.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 52 unused cells and 50 unused wires.
<suppressed ~55 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~17 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_507$i2c_reg_top.sv:3093$5864: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n2539$2959 $flatten\u_reg.$verific$n2542$2962 $flatten\u_reg.$verific$n2551$2971 $flatten\u_reg.$verific$n2557$2977 $flatten\u_reg.$verific$n2581$3001 $flatten\u_reg.$verific$n2592$3012 }
  Optimizing cells in module \i2c_fix.
Performed a total of 1 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.70. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10297 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10299 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10301 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10305 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10307 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10377 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10375 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10373 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10371 ($ne).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10369 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10367 ($ne).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6743 ($eq).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10363 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10361 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10359 ($ne).
Removed top 5 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10355 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10353 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10351 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10349 ($ne).
Removed top 4 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_21$i2c_reg_top.sv:2654$5557 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_23$i2c_reg_top.sv:2655$5558 ($eq).
Removed top 3 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_25$i2c_reg_top.sv:2656$5559 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_27$i2c_reg_top.sv:2657$5560 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_29$i2c_reg_top.sv:2658$5561 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_31$i2c_reg_top.sv:2659$5562 ($eq).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_33$i2c_reg_top.sv:2660$5563 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_35$i2c_reg_top.sv:2661$5564 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_37$i2c_reg_top.sv:2662$5565 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_39$i2c_reg_top.sv:2663$5566 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_41$i2c_reg_top.sv:2664$5567 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_43$i2c_reg_top.sv:2665$5568 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_45$i2c_reg_top.sv:2666$5569 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_47$i2c_reg_top.sv:2667$5570 ($eq).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$flatten\u_reg.$verific$equal_49$i2c_reg_top.sv:2668$5571 ($eq).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10331 ($ne).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10329 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10327 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10325 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10323 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10321 ($ne).
Removed top 5 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10319 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10317 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10315 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10313 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10311 ($ne).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10309 ($ne).
Removed top 31 bits (of 32) from port A of cell i2c_fix.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 28 bits (of 32) from port Y of cell i2c_fix.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7392 ($shl).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10339 ($ne).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10421 ($ne).
Removed top 4 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10343 ($ne).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10341 ($ne).
Removed top 1 bits (of 5) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10435 ($ne).
Removed top 2 bits (of 5) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10433 ($ne).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10428 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10345 ($ne).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
Removed top 4 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508 ($sub).
Removed top 4 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 ($sub).
Removed top 1 bits (of 17) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
Removed top 1 bits (of 17) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
Removed top 8 bits (of 9) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
Removed top 2 bits (of 3) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
Removed top 19 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
Removed top 1 bits (of 18) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
Removed top 2 bits (of 18) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
Removed top 1 bits (of 18) from port A of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
Removed top 2 bits (of 18) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
Removed top 4 bits (of 6) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$mux_637$i2c_fsm.sv:1019$2700 ($mux).
Removed top 1 bits (of 6) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$mux_504$i2c_fsm.sv:752$2682 ($mux).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_629$i2c_fsm.sv:1003$2696 ($eq).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_438$i2c_fsm.sv:635$2650 ($eq).
Removed top 8 bits (of 9) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_388$i2c_fsm.sv:521$2639 ($eq).
Removed top 19 bits (of 20) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$equal_383$i2c_fsm.sv:506$2635 ($eq).
Removed top 1 bits (of 17) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511 ($add).
Removed top 31 bits (of 32) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
Removed top 3 bits (of 4) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
Removed top 30 bits (of 31) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$auto$opt_share.cc:196:merge_operators$10218 ($neg).
Removed top 4 bits (of 7) from mux cell i2c_fix.$auto$opt_share.cc:241:merge_operators$10224 ($mux).
Removed top 2 bits (of 7) from mux cell i2c_fix.$auto$opt_share.cc:241:merge_operators$10227 ($mux).
Removed top 4 bits (of 7) from mux cell i2c_fix.$auto$opt_share.cc:241:merge_operators$10230 ($mux).
Removed top 2 bits (of 7) from mux cell i2c_fix.$auto$opt_share.cc:241:merge_operators$10233 ($mux).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$auto$opt_share.cc:196:merge_operators$10235 ($neg).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$auto$opt_share.cc:196:merge_operators$10240 ($neg).
Removed top 2 bits (of 10) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$9521 ($mux).
Removed top 1 bits (of 10) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$9516 ($mux).
Removed top 2 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8687 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8679 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8678 ($mux).
Removed top 2 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8677 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8676 ($mux).
Removed top 2 bits (of 20) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$10182 ($mux).
Removed top 3 bits (of 20) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$10180 ($mux).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
Removed top 2 bits (of 7) from mux cell i2c_fix.$auto$opt_share.cc:241:merge_operators$10249 ($mux).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
Removed top 6 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
Removed top 3 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10333 ($ne).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421 ($le).
Removed top 2 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10335 ($ne).
Removed top 2 bits (of 7) from port A of cell i2c_fix.$flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435 ($le).
Removed top 1 bits (of 7) from port B of cell i2c_fix.$auto$opt_dff.cc:195:make_patterns_logic$10337 ($ne).
Removed top 1 bits (of 7) from port A of cell i2c_fix.$auto$opt_share.cc:196:merge_operators$10213 ($neg).
Removed top 1 bits (of 3) from mux cell i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$5940 ($mux).
Removed top 1 bits (of 4) from mux cell i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:60:execute$8710 ($mux).
Removed top 4 bits (of 7) from wire i2c_fix.$auto$rtlil.cc:2466:Mux$10225.
Removed top 2 bits (of 7) from wire i2c_fix.$auto$rtlil.cc:2466:Mux$10228.
Removed top 4 bits (of 7) from wire i2c_fix.$auto$rtlil.cc:2466:Mux$10231.
Removed top 2 bits (of 7) from wire i2c_fix.$auto$rtlil.cc:2466:Mux$10234.
Removed top 2 bits (of 7) from wire i2c_fix.$auto$rtlil.cc:2466:Mux$10250.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7796.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7801.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7816.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$7826.
Removed top 1 bits (of 3) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$5904.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$7771.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$7776.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.$auto$bmuxmap.cc:58:execute$10198.
Removed top 8 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10021.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10054.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10071.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10080.
Removed top 9 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10123.
Removed top 4 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10140.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10149.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10154.
Removed top 60 bits (of 160) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10179.
Removed top 75 bits (of 80) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10188.
Removed top 3 bits (of 40) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10193.
Removed top 7 bits (of 20) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$10196.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8043.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8048.
Removed top 29 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8122.
Removed top 14 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8155.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8172.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8181.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8186.
Removed top 15 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8224.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8241.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8250.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8255.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8310.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8319.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8324.
Removed top 23 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8329.
Removed top 11 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8362.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8379.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8388.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8393.
Removed top 20 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8398.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8431.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8448.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8457.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8462.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8467.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8500.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8517.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8526.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8531.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8595.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8600.
Removed top 23 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8605.
Removed top 11 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8638.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8655.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8664.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8669.
Removed top 40 bits (of 128) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8674.
Removed top 20 bits (of 64) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8707.
Removed top 8 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8724.
Removed top 4 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8733.
Removed top 10 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8743.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8776.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8793.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8802.
Removed top 48 bits (of 192) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8812.
Removed top 24 bits (of 96) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8845.
Removed top 12 bits (of 48) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8862.
Removed top 6 bits (of 24) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8871.
Removed top 14 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8881.
Removed top 7 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8914.
Removed top 3 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8931.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8940.
Removed top 10 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8950.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$8983.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9000.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9009.
Removed top 10 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9019.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9052.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9069.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9078.
Removed top 30 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9088.
Removed top 14 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9121.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9147.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9152.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9157.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9190.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9216.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9226.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9259.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9285.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9295.
Removed top 14 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9328.
Removed top 6 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9345.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9354.
Removed top 10 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9397.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9423.
Removed top 25 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9433.
Removed top 12 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9466.
Removed top 6 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9483.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9492.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9497.
Removed top 100 bits (of 320) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9502.
Removed top 62 bits (of 160) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9535.
Removed top 20 bits (of 80) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9552.
Removed top 20 bits (of 40) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9561.
Removed top 18 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9571.
Removed top 9 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9604.
Removed top 3 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9621.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9630.
Removed top 2 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9657.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9666.
Removed top 184 bits (of 256) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9676.
Removed top 88 bits (of 128) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9709.
Removed top 40 bits (of 64) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9726.
Removed top 16 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9735.
Removed top 9 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9740.
Removed top 11 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9778.
Removed top 5 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9795.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9804.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9809.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9864.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9873.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9878.
Removed top 31 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9883.
Removed top 5 bits (of 16) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9916.
Removed top 7 bits (of 8) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9933.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9942.
Removed top 1 bits (of 2) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9947.
Removed top 21 bits (of 32) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$auto$bmuxmap.cc:58:execute$9952.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1741$2421.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1748$2422.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1755$2423.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1764$2424.
Removed top 4 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1915$2435.
Removed top 2 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n1984$2441.
Removed top 3 bits (of 5) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2146$2456.
Removed top 4 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2165$2458.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2204$2462.
Removed top 1 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2216$2463.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2347$2478.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2393$2483.
Removed top 1 bits (of 4) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2471$2492.
Removed top 3 bits (of 6) from wire i2c_fix.$flatten\i2c_core.\u_i2c_fsm.$verific$n2507$2495.
Removed top 2 bits (of 4) from wire i2c_fix.$flatten\u_reg.$verific$n1464$3016.
Removed top 3 bits (of 4) from wire i2c_fix.$flatten\u_reg.$verific$n1480$3017.

yosys> peepopt

3.71. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 153 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.73. Executing BMUXMAP pass.

yosys> demuxmap

3.74. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.75. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i2c_fix:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$10213 ($neg).
  creating $macc model for $auto$opt_share.cc:196:merge_operators$10218 ($neg).
  creating $macc model for $auto$opt_share.cc:196:merge_operators$10235 ($neg).
  creating $macc model for $auto$opt_share.cc:196:merge_operators$10240 ($neg).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_116$i2c_fsm.sv:152$2513 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_137$i2c_fsm.sv:154$2516 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_78$i2c_fsm.sv:150$2510 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207 ($sub).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142 ($add).
  creating $macc model for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117 ($sub).
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_57$i2c_fsm.sv:148$2507 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_137$i2c_fsm.sv:154$2516 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_116$i2c_fsm.sv:152$2513 into $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514.
  merging $macc model for $flatten\i2c_core.\u_i2c_fsm.$verific$add_78$i2c_fsm.sv:150$2510 into $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310.
  creating $alu model for $macc $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$10240.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$10235.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$10218.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$10213.
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_138$i2c_fsm.sv:154$2517: $auto$alumacc.cc:365:replace_macc$10589
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_79$i2c_fsm.sv:150$2511: $auto$alumacc.cc:365:replace_macc$10590
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_117$i2c_fsm.sv:152$2514: $auto$alumacc.cc:365:replace_macc$10591
  creating $macc cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_58$i2c_fsm.sv:148$2508: $auto$alumacc.cc:365:replace_macc$10592
  creating $alu model for $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433 ($le): new $alu
  creating $alu model for $flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435 ($le): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_347$i2c_fsm.sv:437$2629 ($lt): new $alu
  creating $alu model for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758 ($lt): new $alu
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_760$i2c_fsm.sv:1241$2758: $auto$alumacc.cc:485:replace_alu$10598
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$LessThan_347$i2c_fsm.sv:437$2629: $auto$alumacc.cc:485:replace_alu$10603
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_114$i2c_core.sv:262$1435: $auto$alumacc.cc:485:replace_alu$10608
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_112$i2c_core.sv:261$1433: $auto$alumacc.cc:485:replace_alu$10617
  creating $alu cell for $flatten\i2c_core.$verific$LessThan_100$i2c_core.sv:250$1421: $auto$alumacc.cc:485:replace_alu$10630
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$10213: $auto$alumacc.cc:485:replace_alu$10643
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$10218: $auto$alumacc.cc:485:replace_alu$10646
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$10235: $auto$alumacc.cc:485:replace_alu$10649
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$10240: $auto$alumacc.cc:485:replace_alu$10652
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_11$prim_fifo_sync.sv:70$6294: $auto$alumacc.cc:485:replace_alu$10655
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_31$prim_fifo_sync.sv:87$6310: $auto$alumacc.cc:485:replace_alu$10658
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$add_45$prim_fifo_sync.sv:101$6318: $auto$alumacc.cc:485:replace_alu$10661
  creating $alu cell for $flatten\i2c_core.\u_i2c_acqfifo.$verific$sub_10$prim_fifo_sync.sv:70$6293: $auto$alumacc.cc:485:replace_alu$10664
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_11$prim_fifo_sync.sv:70$6384: $auto$alumacc.cc:485:replace_alu$10667
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_31$prim_fifo_sync.sv:87$6400: $auto$alumacc.cc:485:replace_alu$10670
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$add_45$prim_fifo_sync.sv:101$6408: $auto$alumacc.cc:485:replace_alu$10673
  creating $alu cell for $flatten\i2c_core.\u_i2c_fmtfifo.$verific$sub_10$prim_fifo_sync.sv:70$6383: $auto$alumacc.cc:485:replace_alu$10676
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_45$prim_fifo_sync.sv:101$6142: $auto$alumacc.cc:485:replace_alu$10679
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_119$i2c_fsm.sv:153$2515: $auto$alumacc.cc:485:replace_alu$10682
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_31$prim_fifo_sync.sv:87$6134: $auto$alumacc.cc:485:replace_alu$10685
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_159$i2c_fsm.sv:178$2533: $auto$alumacc.cc:485:replace_alu$10688
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_22$i2c_fsm.sv:146$2505: $auto$alumacc.cc:485:replace_alu$10691
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_264$i2c_fsm.sv:287$2587: $auto$alumacc.cc:485:replace_alu$10694
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_275$i2c_fsm.sv:298$2595: $auto$alumacc.cc:485:replace_alu$10697
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_4$i2c_fsm.sv:145$2504: $auto$alumacc.cc:485:replace_alu$10700
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_60$i2c_fsm.sv:149$2509: $auto$alumacc.cc:485:replace_alu$10703
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$sub_10$prim_fifo_sync.sv:70$6117: $auto$alumacc.cc:485:replace_alu$10706
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$add_98$i2c_fsm.sv:151$2512: $auto$alumacc.cc:485:replace_alu$10709
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_142$i2c_fsm.sv:159$2521: $auto$alumacc.cc:485:replace_alu$10712
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_169$i2c_fsm.sv:191$2538: $auto$alumacc.cc:485:replace_alu$10715
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_201$i2c_fsm.sv:222$2555: $auto$alumacc.cc:485:replace_alu$10718
  creating $alu cell for $flatten\i2c_core.\u_i2c_fsm.$verific$sub_56$i2c_fsm.sv:148$2506: $auto$alumacc.cc:485:replace_alu$10721
  creating $alu cell for $flatten\i2c_core.\u_i2c_txfifo.$verific$add_11$prim_fifo_sync.sv:70$6118: $auto$alumacc.cc:485:replace_alu$10724
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_11$prim_fifo_sync.sv:70$6208: $auto$alumacc.cc:485:replace_alu$10727
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_31$prim_fifo_sync.sv:87$6224: $auto$alumacc.cc:485:replace_alu$10730
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$add_45$prim_fifo_sync.sv:101$6232: $auto$alumacc.cc:485:replace_alu$10733
  creating $alu cell for $flatten\i2c_core.\u_i2c_rxfifo.$verific$sub_10$prim_fifo_sync.sv:70$6207: $auto$alumacc.cc:485:replace_alu$10736
  created 37 $alu and 4 $macc cells.

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.81. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$10216 in front of them:
        $auto$alumacc.cc:485:replace_alu$10664
        $auto$alumacc.cc:485:replace_alu$10643

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$10221 in front of them:
        $auto$alumacc.cc:485:replace_alu$10676
        $auto$alumacc.cc:485:replace_alu$10646

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$10238 in front of them:
        $auto$alumacc.cc:485:replace_alu$10736
        $auto$alumacc.cc:485:replace_alu$10649

    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$10243 in front of them:
        $auto$alumacc.cc:485:replace_alu$10706
        $auto$alumacc.cc:485:replace_alu$10652


yosys> opt_dff -nosdff -nodffe

3.82. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 4 unused cells and 36 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~4 debug messages>

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~125 debug messages>

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 2

yosys> stat

3.92. Printing statistics.

=== i2c_fix ===

   Number of wires:               3464
   Number of wire bits:          14875
   Number of public wires:        2681
   Number of public wire bits:    8823
   Number of memories:               3
   Number of memory bits:         1984
   Number of processes:              0
   Number of cells:               1161
     $adff                          47
     $adffe                         43
     $alu                           33
     $and                          128
     $eq                            47
     $logic_not                      6
     $macc                           4
     $memrd_v2                       3
     $memwr_v2                       3
     $mux                          527
     $ne                            49
     $not                           87
     $or                            99
     $pmux                           1
     $reduce_and                    12
     $reduce_bool                   17
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> memory -nomap

3.93. Executing MEMORY pass.

yosys> opt_mem

3.93.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.93.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.93.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing i2c_fix.i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c_fix.i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage write port 0.
  Analyzing i2c_fix.i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.93.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.93.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': no output FF found.
Checking read port address `\i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.
Checking read port address `\i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage'[0] in module `\i2c_fix': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.93.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> memory_share

3.93.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.93.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.93.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> memory_collect

3.93.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.94. Printing statistics.

=== i2c_fix ===

   Number of wires:               3464
   Number of wire bits:          14875
   Number of public wires:        2681
   Number of public wire bits:    8823
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1158
     $adff                          47
     $adffe                         43
     $alu                           33
     $and                          128
     $eq                            47
     $logic_not                      6
     $macc                           4
     $mem_v2                         3
     $mux                          527
     $ne                            49
     $not                           87
     $or                            99
     $pmux                           1
     $reduce_and                    12
     $reduce_bool                   17
     $reduce_or                     15
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> muxpack

3.95. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~483 debug messages>

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> pmuxtree

3.97. Executing PMUXTREE pass.

yosys> muxpack

3.98. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~490 debug messages>

yosys> memory_map

3.99. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \i2c_core.u_i2c_acqfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \i2c_core.u_i2c_fmtfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.
Mapping memory \i2c_core.u_i2c_rxfifo.gen_normal_fifo.storage in module \i2c_fix:
  created 64 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 63 $mux cells.
  write interface: 64 write mux blocks.

yosys> stat

3.100. Printing statistics.

=== i2c_fix ===

   Number of wires:               4922
   Number of wire bits:          25454
   Number of public wires:        2873
   Number of public wire bits:   10807
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2231
     $adff                          47
     $adffe                         43
     $alu                           33
     $and                          584
     $dff                          192
     $eq                            83
     $logic_not                      6
     $macc                           4
     $mux                          915
     $ne                            49
     $not                           88
     $or                           101
     $reduce_and                    12
     $reduce_bool                   17
     $reduce_or                     17
     $reduce_xor                    28
     $shl                            1
     $xor                           11


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.101. Executing TECHMAP pass (map to technology primitives).

3.101.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.101.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.101.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper maccmap for cells of type $macc.
  add \reg2hw_i.timing1.t_r.q (16 bits, unsigned)
  sub \reg2hw_i.timing2.tsu_sta.q (16 bits, unsigned)
  add \reg2hw_i.timing4.t_buf.q (16 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$d597a1d02e4b78ac244cbe0a6bc64f098a6f19e7\_90_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$84df4f461b7780303c64ee192b9537dfdd7d8349\_80_rs_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
  add \reg2hw_i.timing1.t_r.q (16 bits, unsigned)
  add \reg2hw_i.timing1.t_f.q (16 bits, unsigned)
  add \reg2hw_i.timing0.thigh.q (16 bits, unsigned)
  add { $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 [16] $flatten\i2c_core.\u_i2c_fsm.$verific$n111$2351 } (20 bits, unsigned)
  sub \reg2hw_i.timing3.thd_dat.q (16 bits, unsigned)
  sub \reg2hw_i.timing3.tsu_dat.q (16 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $adff.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_90_alu for cells of type $alu.
  add \reg2hw_i.timing1.t_f.q (16 bits, unsigned)
  sub \reg2hw_i.timing3.thd_dat.q (16 bits, unsigned)
  add \reg2hw_i.timing0.tlow.q (16 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$7af1f06bbc40fd1ded04244783bd06e99b8f67a0\_80_rs_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$64dc82952ef3b857df44776bc67e51f1f48e7b0a\_80_rs_alu for cells of type $alu.
Using template $paramod$d0e4c797aa680bb54c964a262954ce9f5bfee2c5\_90_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010010 for cells of type $fa.
Using template $paramod$ab9f392bf4eec94510db0c153202b74c14e544c4\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$12350b8c8422a70d10b7db4eaae1202a7148b784\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010100 for cells of type $fa.
Using template $paramod$6dcbcb7e69b7afb1cc5abe381d368a271eec3889\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
No more expansions possible.
<suppressed ~6011 debug messages>

yosys> stat

3.102. Printing statistics.

=== i2c_fix ===

   Number of wires:               7209
   Number of wire bits:          67654
   Number of public wires:        2873
   Number of public wire bits:   10807
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14891
     $_AND_                       1549
     $_DFFE_PN0P_                  162
     $_DFFE_PN1P_                   23
     $_DFF_PN0_                    124
     $_DFF_PN1_                     14
     $_DFF_P_                     1984
     $_MUX_                       6768
     $_NOT_                        741
     $_OR_                        1180
     $_XOR_                       2125
     adder_carry                   221


yosys> opt_expr

3.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~2883 debug messages>

yosys> opt_merge -nomux

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~3417 debug messages>
Removed a total of 1139 cells.

yosys> opt_muxtree

3.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.108. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.109. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 209 unused cells and 2493 unused wires.
<suppressed ~210 debug messages>

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~7 debug messages>

yosys> opt_muxtree

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.115. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.116. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~699 debug messages>

yosys> techmap -map +/techmap.v

3.120. Executing TECHMAP pass (map to technology primitives).

3.120.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

yosys> opt_muxtree

3.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.126. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.132. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 2

yosys> abc -dff

3.135. Executing ABC pass (technology mapping using ABC).

3.135.1. Summary of detected clock domains:
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10429, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10436, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10285, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10282, arst=!\rst_ni, srst={ }
  1196 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10291, arst=!\rst_ni, srst={ }
  558 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10288, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10406, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10403, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10400, arst=!\rst_ni, srst={ }
  95 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10397, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10394, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10381, arst=!\rst_ni, srst={ }
  825 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  899 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10378, arst=!\rst_ni, srst={ }
  92 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10412, arst=!\rst_ni, srst={ }
  869 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10409, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10422, arst=!\rst_ni, srst={ }
  505 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10415, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10279, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10258, arst=!\rst_ni, srst={ }
  537 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=\i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  4577 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.135.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10429, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.135.2.1. Executing ABC.

3.135.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10436, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.135.3.1. Executing ABC.

3.135.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10285, asynchronously reset by !\rst_ni
Extracted 92 gates and 110 wires to a netlist network with 17 inputs and 40 outputs.

3.135.4.1. Executing ABC.

3.135.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10282, asynchronously reset by !\rst_ni
Extracted 56 gates and 67 wires to a netlist network with 10 inputs and 16 outputs.

3.135.5.1. Executing ABC.

3.135.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10291, asynchronously reset by !\rst_ni
Extracted 1038 gates and 1368 wires to a netlist network with 329 inputs and 201 outputs.

3.135.6.1. Executing ABC.

3.135.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10288, asynchronously reset by !\rst_ni
Extracted 558 gates and 1080 wires to a netlist network with 521 inputs and 26 outputs.

3.135.7.1. Executing ABC.

3.135.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10406, asynchronously reset by !\rst_ni
Extracted 98 gates and 122 wires to a netlist network with 23 inputs and 41 outputs.

3.135.8.1. Executing ABC.

3.135.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10403, asynchronously reset by !\rst_ni
Extracted 22 gates and 26 wires to a netlist network with 3 inputs and 3 outputs.

3.135.9.1. Executing ABC.

3.135.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10400, asynchronously reset by !\rst_ni
Extracted 44 gates and 68 wires to a netlist network with 23 inputs and 14 outputs.

3.135.10.1. Executing ABC.

3.135.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10397, asynchronously reset by !\rst_ni
Extracted 95 gates and 106 wires to a netlist network with 11 inputs and 2 outputs.

3.135.11.1. Executing ABC.

3.135.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10394, asynchronously reset by !\rst_ni
Extracted 14 gates and 25 wires to a netlist network with 10 inputs and 8 outputs.

3.135.12.1. Executing ABC.

3.135.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 76 gates and 109 wires to a netlist network with 31 inputs and 50 outputs.

3.135.13.1. Executing ABC.

3.135.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10384, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.135.14.1. Executing ABC.

3.135.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10381, asynchronously reset by !\rst_ni
Extracted 24 gates and 29 wires to a netlist network with 4 inputs and 9 outputs.

3.135.15.1. Executing ABC.

3.135.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 825 gates and 984 wires to a netlist network with 157 inputs and 199 outputs.

3.135.16.1. Executing ABC.

3.135.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10378, asynchronously reset by !\rst_ni
Extracted 868 gates and 1069 wires to a netlist network with 199 inputs and 93 outputs.

3.135.17.1. Executing ABC.

3.135.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10412, asynchronously reset by !\rst_ni
Extracted 92 gates and 110 wires to a netlist network with 17 inputs and 40 outputs.

3.135.18.1. Executing ABC.

3.135.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10409, asynchronously reset by !\rst_ni
Extracted 869 gates and 1706 wires to a netlist network with 836 inputs and 30 outputs.

3.135.19.1. Executing ABC.

3.135.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10422, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.135.20.1. Executing ABC.

3.135.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10415, asynchronously reset by !\rst_ni
Extracted 505 gates and 976 wires to a netlist network with 470 inputs and 28 outputs.

3.135.21.1. Executing ABC.

3.135.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10279, asynchronously reset by !\rst_ni
Extracted 71 gates and 84 wires to a netlist network with 12 inputs and 22 outputs.

3.135.22.1. Executing ABC.

3.135.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.135.23.1. Executing ABC.

3.135.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10258, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.135.24.1. Executing ABC.

3.135.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 537 gates and 657 wires to a netlist network with 118 inputs and 60 outputs.

3.135.25.1. Executing ABC.

3.135.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.26.1. Executing ABC.

3.135.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.27.1. Executing ABC.

3.135.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.28.1. Executing ABC.

3.135.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.29.1. Executing ABC.

3.135.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.30.1. Executing ABC.

3.135.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.31.1. Executing ABC.

3.135.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.32.1. Executing ABC.

3.135.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.135.33.1. Executing ABC.

3.135.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.135.34.1. Executing ABC.

3.135.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.135.35.1. Executing ABC.

3.135.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 42 gates and 113 wires to a netlist network with 70 inputs and 32 outputs.

3.135.36.1. Executing ABC.

3.135.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.135.37.1. Executing ABC.

3.135.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 6 inputs and 3 outputs.

3.135.38.1. Executing ABC.

3.135.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 13 wires to a netlist network with 6 inputs and 2 outputs.

3.135.39.1. Executing ABC.

3.135.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.135.40.1. Executing ABC.

3.135.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.135.41.1. Executing ABC.

3.135.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 4577 gates and 4677 wires to a netlist network with 99 inputs and 1825 outputs.

3.135.42.1. Executing ABC.

yosys> abc -dff

3.136. Executing ABC pass (technology mapping using ABC).

3.136.1. Summary of detected clock domains:
  6 cells in clk=\clk_i, en=$abc$38155$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$37571$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$38161$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$38137$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$38255$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$38143$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$38174$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$38167$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=$abc$38188$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$38182$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  878 cells in clk=\clk_i, en=$abc$36509$auto$opt_dff.cc:194:make_patterns_logic$10415, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$38131$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$38248$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$37579$auto$opt_dff.cc:194:make_patterns_logic$10258, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$38125$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$38240$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$38265$u_reg.intg_err, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$38233$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$38149$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$36488$auto$opt_dff.cc:219:make_patterns_logic$10422, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33185$auto$opt_dff.cc:194:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  432 cells in clk=\clk_i, en=$abc$31809$auto$opt_dff.cc:194:make_patterns_logic$10288, arst=!\rst_ni, srst={ }
  170 cells in clk=\clk_i, en=$abc$32975$auto$opt_dff.cc:194:make_patterns_logic$10400, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$33099$auto$opt_dff.cc:219:make_patterns_logic$10394, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$33113$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$33190$auto$opt_dff.cc:194:make_patterns_logic$10381, arst=!\rst_ni, srst={ }
  578 cells in clk=\clk_i, en=$abc$34051$auto$opt_dff.cc:219:make_patterns_logic$10378, arst=!\rst_ni, srst={ }
  704 cells in clk=\clk_i, en=$abc$34799$auto$opt_dff.cc:194:make_patterns_logic$10409, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$34721$auto$opt_dff.cc:194:make_patterns_logic$10412, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=$abc$30677$auto$opt_dff.cc:194:make_patterns_logic$10282, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$30599$auto$opt_dff.cc:194:make_patterns_logic$10285, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$30556$auto$opt_dff.cc:219:make_patterns_logic$10436, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$30541$auto$opt_dff.cc:219:make_patterns_logic$10429, arst=!\rst_ni, srst={ }
  1309 cells in clk=\clk_i, en=$abc$30725$auto$opt_dff.cc:194:make_patterns_logic$10291, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=$abc$37508$auto$opt_dff.cc:194:make_patterns_logic$10279, arst=!\rst_ni, srst={ }
  635 cells in clk=\clk_i, en=$abc$37586$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$32871$auto$opt_dff.cc:194:make_patterns_logic$10406, arst=!\rst_ni, srst={ }
  784 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$32955$auto$opt_dff.cc:194:make_patterns_logic$10403, arst=!\rst_ni, srst={ }
  283 cells in clk=\clk_i, en=$abc$33028$auto$opt_dff.cc:194:make_patterns_logic$10397, arst=!\rst_ni, srst={ }
  5518 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.136.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38155$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.136.2.1. Executing ABC.

3.136.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37571$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.136.3.1. Executing ABC.

3.136.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38161$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.136.4.1. Executing ABC.

3.136.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38137$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 2 outputs.

3.136.5.1. Executing ABC.

3.136.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38255$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.136.6.1. Executing ABC.

3.136.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38143$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 45 gates and 115 wires to a netlist network with 70 inputs and 31 outputs.

3.136.7.1. Executing ABC.

3.136.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38174$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.136.8.1. Executing ABC.

3.136.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38167$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.136.9.1. Executing ABC.

3.136.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38188$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 49 gates and 124 wires to a netlist network with 75 inputs and 34 outputs.

3.136.10.1. Executing ABC.

3.136.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38182$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.136.11.1. Executing ABC.

3.136.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36509$auto$opt_dff.cc:194:make_patterns_logic$10415, asynchronously reset by !\rst_ni
Extracted 878 gates and 1486 wires to a netlist network with 608 inputs and 68 outputs.

3.136.12.1. Executing ABC.

3.136.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38131$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 2 outputs.

3.136.13.1. Executing ABC.

3.136.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38248$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 3 outputs.

3.136.14.1. Executing ABC.

3.136.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37579$auto$opt_dff.cc:194:make_patterns_logic$10258, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.136.15.1. Executing ABC.

3.136.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38125$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.136.16.1. Executing ABC.

3.136.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38240$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 18 gates and 36 wires to a netlist network with 18 inputs and 6 outputs.

3.136.17.1. Executing ABC.

3.136.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38265$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.136.18.1. Executing ABC.

3.136.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38233$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.136.19.1. Executing ABC.

3.136.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$38149$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 5 outputs.

3.136.20.1. Executing ABC.

3.136.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$36488$auto$opt_dff.cc:219:make_patterns_logic$10422, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 6 outputs.

3.136.21.1. Executing ABC.

3.136.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33185$auto$opt_dff.cc:194:make_patterns_logic$10384, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.136.22.1. Executing ABC.

3.136.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31809$auto$opt_dff.cc:194:make_patterns_logic$10288, asynchronously reset by !\rst_ni
Extracted 432 gates and 832 wires to a netlist network with 400 inputs and 151 outputs.

3.136.23.1. Executing ABC.

3.136.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32975$auto$opt_dff.cc:194:make_patterns_logic$10400, asynchronously reset by !\rst_ni
Extracted 170 gates and 282 wires to a netlist network with 112 inputs and 15 outputs.

3.136.24.1. Executing ABC.

3.136.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33099$auto$opt_dff.cc:219:make_patterns_logic$10394, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 7 outputs.

3.136.25.1. Executing ABC.

3.136.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33113$auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 125 gates and 182 wires to a netlist network with 57 inputs and 48 outputs.

3.136.26.1. Executing ABC.

3.136.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33190$auto$opt_dff.cc:194:make_patterns_logic$10381, asynchronously reset by !\rst_ni
Extracted 28 gates and 34 wires to a netlist network with 6 inputs and 11 outputs.

3.136.27.1. Executing ABC.

3.136.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34051$auto$opt_dff.cc:219:make_patterns_logic$10378, asynchronously reset by !\rst_ni
Extracted 578 gates and 786 wires to a netlist network with 208 inputs and 76 outputs.

3.136.28.1. Executing ABC.

3.136.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34799$auto$opt_dff.cc:194:make_patterns_logic$10409, asynchronously reset by !\rst_ni
Extracted 704 gates and 1357 wires to a netlist network with 653 inputs and 221 outputs.

3.136.29.1. Executing ABC.

3.136.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34721$auto$opt_dff.cc:194:make_patterns_logic$10412, asynchronously reset by !\rst_ni
Extracted 70 gates and 80 wires to a netlist network with 10 inputs and 39 outputs.

3.136.30.1. Executing ABC.

3.136.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30677$auto$opt_dff.cc:194:make_patterns_logic$10282, asynchronously reset by !\rst_ni
Extracted 42 gates and 47 wires to a netlist network with 5 inputs and 16 outputs.

3.136.31.1. Executing ABC.

3.136.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30599$auto$opt_dff.cc:194:make_patterns_logic$10285, asynchronously reset by !\rst_ni
Extracted 70 gates and 80 wires to a netlist network with 10 inputs and 39 outputs.

3.136.32.1. Executing ABC.

3.136.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30556$auto$opt_dff.cc:219:make_patterns_logic$10436, asynchronously reset by !\rst_ni
Extracted 40 gates and 49 wires to a netlist network with 8 inputs and 8 outputs.

3.136.33.1. Executing ABC.

3.136.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30541$auto$opt_dff.cc:219:make_patterns_logic$10429, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.136.34.1. Executing ABC.

3.136.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30725$auto$opt_dff.cc:194:make_patterns_logic$10291, asynchronously reset by !\rst_ni
Extracted 1151 gates and 1523 wires to a netlist network with 372 inputs and 202 outputs.

3.136.35.1. Executing ABC.

3.136.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$37508$auto$opt_dff.cc:194:make_patterns_logic$10279, asynchronously reset by !\rst_ni
Extracted 60 gates and 78 wires to a netlist network with 18 inputs and 22 outputs.

3.136.36.1. Executing ABC.

3.136.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45861$abc$37586$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 635 gates and 857 wires to a netlist network with 222 inputs and 58 outputs.

3.136.37.1. Executing ABC.

3.136.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32871$auto$opt_dff.cc:194:make_patterns_logic$10406, asynchronously reset by !\rst_ni
Extracted 74 gates and 87 wires to a netlist network with 13 inputs and 40 outputs.

3.136.38.1. Executing ABC.

3.136.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 784 gates and 959 wires to a netlist network with 175 inputs and 195 outputs.

3.136.39.1. Executing ABC.

3.136.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50559$abc$32955$auto$opt_dff.cc:194:make_patterns_logic$10403, asynchronously reset by !\rst_ni
Extracted 17 gates and 18 wires to a netlist network with 1 inputs and 2 outputs.

3.136.40.1. Executing ABC.

3.136.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33028$auto$opt_dff.cc:194:make_patterns_logic$10397, asynchronously reset by !\rst_ni
Extracted 283 gates and 442 wires to a netlist network with 159 inputs and 11 outputs.

3.136.41.1. Executing ABC.

3.136.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 5518 gates and 5779 wires to a netlist network with 261 inputs and 1885 outputs.

3.136.42.1. Executing ABC.

yosys> abc -dff

3.137. Executing ABC pass (technology mapping using ABC).

3.137.1. Summary of detected clock domains:
  6 cells in clk=\clk_i, en=$abc$44521$abc$38155$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$44528$abc$37571$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$44538$abc$38161$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$44546$abc$38137$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$44555$abc$38255$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$44563$abc$38143$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$44609$abc$38174$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$44620$abc$38167$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  82 cells in clk=\clk_i, en=$abc$44628$abc$38188$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$44678$abc$38182$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$45838$abc$38131$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$45851$abc$38248$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$45861$abc$37579$auto$opt_dff.cc:194:make_patterns_logic$10258, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$45868$abc$38125$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$45875$abc$38240$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$48606$abc$30541$auto$opt_dff.cc:219:make_patterns_logic$10429, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$45895$abc$38265$u_reg.intg_err, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$46121$abc$38233$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$46127$abc$38149$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$46140$abc$36488$auto$opt_dff.cc:219:make_patterns_logic$10422, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$46160$abc$33185$auto$opt_dff.cc:194:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  359 cells in clk=\clk_i, en=$abc$46169$abc$31809$auto$opt_dff.cc:194:make_patterns_logic$10288, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$46623$abc$32975$auto$opt_dff.cc:194:make_patterns_logic$10400, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$50559$abc$32955$auto$opt_dff.cc:194:make_patterns_logic$10403, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$46833$abc$33099$auto$opt_dff.cc:219:make_patterns_logic$10394, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$46846$abc$33113$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$46968$abc$33190$auto$opt_dff.cc:194:make_patterns_logic$10381, arst=!\rst_ni, srst={ }
  728 cells in clk=\clk_i, en=$abc$46998$abc$34051$auto$opt_dff.cc:219:make_patterns_logic$10378, arst=!\rst_ni, srst={ }
  550 cells in clk=\clk_i, en=$abc$47623$abc$34799$auto$opt_dff.cc:194:make_patterns_logic$10409, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=$abc$49764$abc$37508$auto$opt_dff.cc:194:make_patterns_logic$10279, arst=!\rst_ni, srst={ }
  696 cells in clk=\clk_i, en=$abc$44687$abc$36509$auto$opt_dff.cc:194:make_patterns_logic$10415, arst=!\rst_ni, srst={ }
  595 cells in clk=\clk_i, en=$abc$51436$abc$33028$auto$opt_dff.cc:194:make_patterns_logic$10397, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=$abc$48366$abc$34721$auto$opt_dff.cc:194:make_patterns_logic$10412, arst=!\rst_ni, srst={ }
  1309 cells in clk=\clk_i, en=$abc$48620$abc$30725$auto$opt_dff.cc:194:make_patterns_logic$10291, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$abc$48443$abc$30677$auto$opt_dff.cc:194:make_patterns_logic$10282, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$48492$abc$30599$auto$opt_dff.cc:194:make_patterns_logic$10285, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$48569$abc$30556$auto$opt_dff.cc:219:make_patterns_logic$10436, arst=!\rst_ni, srst={ }
  795 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  688 cells in clk=\clk_i, en=$abc$45861$abc$37586$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$50481$abc$32871$auto$opt_dff.cc:194:make_patterns_logic$10406, arst=!\rst_ni, srst={ }
  6026 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.137.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44521$abc$38155$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.137.2.1. Executing ABC.

3.137.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44528$abc$37571$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.137.3.1. Executing ABC.

3.137.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44538$abc$38161$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.137.4.1. Executing ABC.

3.137.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44546$abc$38137$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 2 outputs.

3.137.5.1. Executing ABC.

3.137.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44555$abc$38255$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.137.6.1. Executing ABC.

3.137.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44563$abc$38143$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 45 gates and 115 wires to a netlist network with 70 inputs and 31 outputs.

3.137.7.1. Executing ABC.

3.137.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44609$abc$38174$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.137.8.1. Executing ABC.

3.137.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44620$abc$38167$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.137.9.1. Executing ABC.

3.137.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44628$abc$38188$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 50 gates and 125 wires to a netlist network with 75 inputs and 35 outputs.

3.137.10.1. Executing ABC.

3.137.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44678$abc$38182$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.137.11.1. Executing ABC.

3.137.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45838$abc$38131$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 3 outputs.

3.137.12.1. Executing ABC.

3.137.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45851$abc$38248$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 3 outputs.

3.137.13.1. Executing ABC.

3.137.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45861$abc$37579$auto$opt_dff.cc:194:make_patterns_logic$10258, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.137.14.1. Executing ABC.

3.137.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45868$abc$38125$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.137.15.1. Executing ABC.

3.137.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45875$abc$38240$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 17 gates and 34 wires to a netlist network with 17 inputs and 5 outputs.

3.137.16.1. Executing ABC.

3.137.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48606$abc$30541$auto$opt_dff.cc:219:make_patterns_logic$10429, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.137.17.1. Executing ABC.

3.137.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45895$abc$38265$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.137.18.1. Executing ABC.

3.137.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46121$abc$38233$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.137.19.1. Executing ABC.

3.137.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46127$abc$38149$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 5 outputs.

3.137.20.1. Executing ABC.

3.137.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46140$abc$36488$auto$opt_dff.cc:219:make_patterns_logic$10422, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.137.21.1. Executing ABC.

3.137.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46160$abc$33185$auto$opt_dff.cc:194:make_patterns_logic$10384, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs.

3.137.22.1. Executing ABC.

3.137.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46169$abc$31809$auto$opt_dff.cc:194:make_patterns_logic$10288, asynchronously reset by !\rst_ni
Extracted 359 gates and 743 wires to a netlist network with 384 inputs and 188 outputs.

3.137.23.1. Executing ABC.

3.137.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46623$abc$32975$auto$opt_dff.cc:194:make_patterns_logic$10400, asynchronously reset by !\rst_ni
Extracted 23 gates and 29 wires to a netlist network with 6 inputs and 9 outputs.

3.137.24.1. Executing ABC.

3.137.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50559$abc$32955$auto$opt_dff.cc:194:make_patterns_logic$10403, asynchronously reset by !\rst_ni
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 3 outputs.

3.137.25.1. Executing ABC.

3.137.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46833$abc$33099$auto$opt_dff.cc:219:make_patterns_logic$10394, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 7 outputs.

3.137.26.1. Executing ABC.

3.137.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46846$abc$33113$auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 73 gates and 120 wires to a netlist network with 47 inputs and 50 outputs.

3.137.27.1. Executing ABC.

3.137.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46968$abc$33190$auto$opt_dff.cc:194:make_patterns_logic$10381, asynchronously reset by !\rst_ni
Extracted 30 gates and 36 wires to a netlist network with 6 inputs and 10 outputs.

3.137.28.1. Executing ABC.

3.137.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$46998$abc$34051$auto$opt_dff.cc:219:make_patterns_logic$10378, asynchronously reset by !\rst_ni
Extracted 728 gates and 1014 wires to a netlist network with 286 inputs and 84 outputs.

3.137.29.1. Executing ABC.

3.137.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$47623$abc$34799$auto$opt_dff.cc:194:make_patterns_logic$10409, asynchronously reset by !\rst_ni
Extracted 550 gates and 1165 wires to a netlist network with 615 inputs and 299 outputs.

3.137.30.1. Executing ABC.

3.137.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$49764$abc$37508$auto$opt_dff.cc:194:make_patterns_logic$10279, asynchronously reset by !\rst_ni
Extracted 61 gates and 78 wires to a netlist network with 17 inputs and 21 outputs.

3.137.31.1. Executing ABC.

3.137.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$44687$abc$36509$auto$opt_dff.cc:194:make_patterns_logic$10415, asynchronously reset by !\rst_ni
Extracted 696 gates and 1257 wires to a netlist network with 561 inputs and 84 outputs.

3.137.32.1. Executing ABC.

3.137.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$51436$abc$33028$auto$opt_dff.cc:194:make_patterns_logic$10397, asynchronously reset by !\rst_ni
Extracted 595 gates and 911 wires to a netlist network with 316 inputs and 14 outputs.

3.137.33.1. Executing ABC.

3.137.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48366$abc$34721$auto$opt_dff.cc:194:make_patterns_logic$10412, asynchronously reset by !\rst_ni
Extracted 71 gates and 82 wires to a netlist network with 11 inputs and 41 outputs.

3.137.34.1. Executing ABC.

3.137.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48620$abc$30725$auto$opt_dff.cc:194:make_patterns_logic$10291, asynchronously reset by !\rst_ni
Extracted 1151 gates and 1525 wires to a netlist network with 374 inputs and 203 outputs.

3.137.35.1. Executing ABC.

3.137.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48443$abc$30677$auto$opt_dff.cc:194:make_patterns_logic$10282, asynchronously reset by !\rst_ni
Extracted 41 gates and 46 wires to a netlist network with 5 inputs and 16 outputs.

3.137.36.1. Executing ABC.

3.137.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48492$abc$30599$auto$opt_dff.cc:194:make_patterns_logic$10285, asynchronously reset by !\rst_ni
Extracted 74 gates and 88 wires to a netlist network with 14 inputs and 41 outputs.

3.137.37.1. Executing ABC.

3.137.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$48569$abc$30556$auto$opt_dff.cc:219:make_patterns_logic$10436, asynchronously reset by !\rst_ni
Extracted 36 gates and 45 wires to a netlist network with 8 inputs and 9 outputs.

3.137.38.1. Executing ABC.

3.137.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 795 gates and 981 wires to a netlist network with 186 inputs and 189 outputs.

3.137.39.1. Executing ABC.

3.137.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$45861$abc$37586$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 688 gates and 973 wires to a netlist network with 285 inputs and 60 outputs.

3.137.40.1. Executing ABC.

3.137.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$50481$abc$32871$auto$opt_dff.cc:194:make_patterns_logic$10406, asynchronously reset by !\rst_ni
Extracted 76 gates and 92 wires to a netlist network with 16 inputs and 40 outputs.

3.137.41.1. Executing ABC.

3.137.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 6026 gates and 6317 wires to a netlist network with 291 inputs and 1870 outputs.

3.137.42.1. Executing ABC.

yosys> abc -dff

3.138. Executing ABC pass (technology mapping using ABC).

3.138.1. Summary of detected clock domains:
  6 cells in clk=\clk_i, en=$abc$58431$abc$44521$abc$38155$i2c_core.intr_hw_sda_interference.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$58438$abc$44528$abc$37571$i2c_core.intr_hw_tx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$58448$abc$44538$abc$38161$i2c_core.intr_hw_scl_interference.new_event, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$58456$abc$44546$abc$38137$i2c_core.intr_hw_trans_complete.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$58465$abc$44555$abc$38255$i2c_core.intr_hw_ack_stop.new_event, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=$abc$58473$abc$44563$abc$38143$i2c_core.intr_hw_stretch_timeout.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$58519$abc$44609$abc$38174$i2c_core.intr_hw_rx_overflow.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$58530$abc$44620$abc$38167$i2c_core.intr_hw_rx_watermark.new_event, arst=!\rst_ni, srst={ }
  82 cells in clk=\clk_i, en=$abc$58538$abc$44628$abc$38188$i2c_core.intr_hw_host_timeout.new_event, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$58589$abc$44678$abc$38182$i2c_core.intr_hw_nak.new_event, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$58598$abc$45838$abc$38131$i2c_core.intr_hw_tx_empty.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$58612$abc$45851$abc$38248$i2c_core.intr_hw_acq_overflow.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$58622$abc$45861$abc$37579$auto$opt_dff.cc:194:make_patterns_logic$10258, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$58628$abc$45868$abc$38125$i2c_core.intr_hw_tx_nonempty.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$58635$abc$45875$abc$38240$i2c_core.intr_hw_fmt_overflow.new_event, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$58653$abc$48606$abc$30541$auto$opt_dff.cc:219:make_patterns_logic$10429, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$58668$abc$45895$abc$38265$u_reg.intg_err, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$58898$abc$46121$abc$38233$i2c_core.intr_hw_fmt_watermark.new_event, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$58905$abc$46127$abc$38149$i2c_core.intr_hw_sda_unstable.new_event, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$58918$abc$46140$abc$36488$auto$opt_dff.cc:219:make_patterns_logic$10422, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$58937$abc$46160$abc$33185$auto$opt_dff.cc:194:make_patterns_logic$10384, arst=!\rst_ni, srst={ }
  336 cells in clk=\clk_i, en=$abc$58946$abc$46169$abc$31809$auto$opt_dff.cc:194:make_patterns_logic$10288, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$59313$abc$46623$abc$32975$auto$opt_dff.cc:194:make_patterns_logic$10400, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$59338$abc$50559$abc$32955$auto$opt_dff.cc:194:make_patterns_logic$10403, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$59357$abc$46833$abc$33099$auto$opt_dff.cc:219:make_patterns_logic$10394, arst=!\rst_ni, srst={ }
  79 cells in clk=\clk_i, en=$abc$59370$abc$46846$abc$33113$auto$opt_dff.cc:219:make_patterns_logic$10391, arst=!\rst_ni, srst={ }
  28 cells in clk=\clk_i, en=$abc$59453$abc$46968$abc$33190$auto$opt_dff.cc:194:make_patterns_logic$10381, arst=!\rst_ni, srst={ }
  700 cells in clk=\clk_i, en=$abc$59484$abc$46998$abc$34051$auto$opt_dff.cc:219:make_patterns_logic$10378, arst=!\rst_ni, srst={ }
  541 cells in clk=\clk_i, en=$abc$60197$abc$47623$abc$34799$auto$opt_dff.cc:194:make_patterns_logic$10409, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$60758$abc$49764$abc$37508$auto$opt_dff.cc:194:make_patterns_logic$10279, arst=!\rst_ni, srst={ }
  563 cells in clk=\clk_i, en=$abc$60819$abc$44687$abc$36509$auto$opt_dff.cc:194:make_patterns_logic$10415, arst=!\rst_ni, srst={ }
  87 cells in clk=\clk_i, en=$abc$65130$abc$50481$abc$32871$auto$opt_dff.cc:194:make_patterns_logic$10406, arst=!\rst_ni, srst={ }
  584 cells in clk=\clk_i, en=$abc$61561$abc$51436$abc$33028$auto$opt_dff.cc:194:make_patterns_logic$10397, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=$abc$62131$abc$48366$abc$34721$auto$opt_dff.cc:194:make_patterns_logic$10412, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$63363$abc$48443$abc$30677$auto$opt_dff.cc:194:make_patterns_logic$10282, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=$abc$63412$abc$48492$abc$30599$auto$opt_dff.cc:194:make_patterns_logic$10285, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$63491$abc$48569$abc$30556$auto$opt_dff.cc:219:make_patterns_logic$10436, arst=!\rst_ni, srst={ }
  1310 cells in clk=\clk_i, en=$abc$62210$abc$48620$abc$30725$auto$opt_dff.cc:194:make_patterns_logic$10291, arst=!\rst_ni, srst={ }
  825 cells in clk=\clk_i, en=$abc$64385$abc$45861$abc$37586$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  795 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  6085 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.138.2. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58431$abc$44521$abc$38155$i2c_core.intr_hw_sda_interference.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.138.2.1. Executing ABC.

3.138.3. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58438$abc$44528$abc$37571$i2c_core.intr_hw_tx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.138.3.1. Executing ABC.

3.138.4. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58448$abc$44538$abc$38161$i2c_core.intr_hw_scl_interference.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.138.4.1. Executing ABC.

3.138.5. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58456$abc$44546$abc$38137$i2c_core.intr_hw_trans_complete.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 3 outputs.

3.138.5.1. Executing ABC.

3.138.6. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58465$abc$44555$abc$38255$i2c_core.intr_hw_ack_stop.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.138.6.1. Executing ABC.

3.138.7. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58473$abc$44563$abc$38143$i2c_core.intr_hw_stretch_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 45 gates and 115 wires to a netlist network with 70 inputs and 31 outputs.

3.138.7.1. Executing ABC.

3.138.8. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58519$abc$44609$abc$38174$i2c_core.intr_hw_rx_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 5 outputs.

3.138.8.1. Executing ABC.

3.138.9. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58530$abc$44620$abc$38167$i2c_core.intr_hw_rx_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.138.9.1. Executing ABC.

3.138.10. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58538$abc$44628$abc$38188$i2c_core.intr_hw_host_timeout.new_event, asynchronously reset by !\rst_ni
Extracted 50 gates and 125 wires to a netlist network with 75 inputs and 35 outputs.

3.138.10.1. Executing ABC.

3.138.11. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58589$abc$44678$abc$38182$i2c_core.intr_hw_nak.new_event, asynchronously reset by !\rst_ni
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 3 outputs.

3.138.11.1. Executing ABC.

3.138.12. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58598$abc$45838$abc$38131$i2c_core.intr_hw_tx_empty.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 26 wires to a netlist network with 13 inputs and 3 outputs.

3.138.12.1. Executing ABC.

3.138.13. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58612$abc$45851$abc$38248$i2c_core.intr_hw_acq_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 4 outputs.

3.138.13.1. Executing ABC.

3.138.14. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58622$abc$45861$abc$37579$auto$opt_dff.cc:194:make_patterns_logic$10258, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 4 outputs.

3.138.14.1. Executing ABC.

3.138.15. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58628$abc$45868$abc$38125$i2c_core.intr_hw_tx_nonempty.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.138.15.1. Executing ABC.

3.138.16. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58635$abc$45875$abc$38240$i2c_core.intr_hw_fmt_overflow.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 2 outputs.

3.138.16.1. Executing ABC.

3.138.17. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58653$abc$48606$abc$30541$auto$opt_dff.cc:219:make_patterns_logic$10429, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 5 outputs.

3.138.17.1. Executing ABC.

3.138.18. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58668$abc$45895$abc$38265$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.138.18.1. Executing ABC.

3.138.19. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58898$abc$46121$abc$38233$i2c_core.intr_hw_fmt_watermark.new_event, asynchronously reset by !\rst_ni
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 2 outputs.

3.138.19.1. Executing ABC.

3.138.20. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58905$abc$46127$abc$38149$i2c_core.intr_hw_sda_unstable.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 5 outputs.

3.138.20.1. Executing ABC.

3.138.21. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58918$abc$46140$abc$36488$auto$opt_dff.cc:219:make_patterns_logic$10422, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 5 outputs.

3.138.21.1. Executing ABC.

3.138.22. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58937$abc$46160$abc$33185$auto$opt_dff.cc:194:make_patterns_logic$10384, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 6 outputs.

3.138.22.1. Executing ABC.

3.138.23. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58946$abc$46169$abc$31809$auto$opt_dff.cc:194:make_patterns_logic$10288, asynchronously reset by !\rst_ni
Extracted 336 gates and 713 wires to a netlist network with 377 inputs and 198 outputs.

3.138.23.1. Executing ABC.

3.138.24. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59313$abc$46623$abc$32975$auto$opt_dff.cc:194:make_patterns_logic$10400, asynchronously reset by !\rst_ni
Extracted 24 gates and 31 wires to a netlist network with 7 inputs and 9 outputs.

3.138.24.1. Executing ABC.

3.138.25. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59338$abc$50559$abc$32955$auto$opt_dff.cc:194:make_patterns_logic$10403, asynchronously reset by !\rst_ni
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 3 outputs.

3.138.25.1. Executing ABC.

3.138.26. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59357$abc$46833$abc$33099$auto$opt_dff.cc:219:make_patterns_logic$10394, asynchronously reset by !\rst_ni
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 7 outputs.

3.138.26.1. Executing ABC.

3.138.27. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59370$abc$46846$abc$33113$auto$opt_dff.cc:219:make_patterns_logic$10391, asynchronously reset by !\rst_ni
Extracted 79 gates and 125 wires to a netlist network with 46 inputs and 49 outputs.

3.138.27.1. Executing ABC.

3.138.28. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59453$abc$46968$abc$33190$auto$opt_dff.cc:194:make_patterns_logic$10381, asynchronously reset by !\rst_ni
Extracted 28 gates and 34 wires to a netlist network with 6 inputs and 10 outputs.

3.138.28.1. Executing ABC.

3.138.29. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59484$abc$46998$abc$34051$auto$opt_dff.cc:219:make_patterns_logic$10378, asynchronously reset by !\rst_ni
Extracted 700 gates and 983 wires to a netlist network with 283 inputs and 77 outputs.

3.138.29.1. Executing ABC.

3.138.30. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60197$abc$47623$abc$34799$auto$opt_dff.cc:194:make_patterns_logic$10409, asynchronously reset by !\rst_ni
Extracted 541 gates and 1153 wires to a netlist network with 612 inputs and 306 outputs.

3.138.30.1. Executing ABC.

3.138.31. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60758$abc$49764$abc$37508$auto$opt_dff.cc:194:make_patterns_logic$10279, asynchronously reset by !\rst_ni
Extracted 56 gates and 70 wires to a netlist network with 14 inputs and 20 outputs.

3.138.31.1. Executing ABC.

3.138.32. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60819$abc$44687$abc$36509$auto$opt_dff.cc:194:make_patterns_logic$10415, asynchronously reset by !\rst_ni
Extracted 563 gates and 1016 wires to a netlist network with 453 inputs and 96 outputs.

3.138.32.1. Executing ABC.

3.138.33. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$65130$abc$50481$abc$32871$auto$opt_dff.cc:194:make_patterns_logic$10406, asynchronously reset by !\rst_ni
Extracted 87 gates and 110 wires to a netlist network with 23 inputs and 40 outputs.

3.138.33.1. Executing ABC.

3.138.34. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61561$abc$51436$abc$33028$auto$opt_dff.cc:194:make_patterns_logic$10397, asynchronously reset by !\rst_ni
Extracted 584 gates and 909 wires to a netlist network with 325 inputs and 15 outputs.

3.138.34.1. Executing ABC.

3.138.35. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62131$abc$48366$abc$34721$auto$opt_dff.cc:194:make_patterns_logic$10412, asynchronously reset by !\rst_ni
Extracted 71 gates and 82 wires to a netlist network with 11 inputs and 40 outputs.

3.138.35.1. Executing ABC.

3.138.36. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63363$abc$48443$abc$30677$auto$opt_dff.cc:194:make_patterns_logic$10282, asynchronously reset by !\rst_ni
Extracted 45 gates and 53 wires to a netlist network with 8 inputs and 17 outputs.

3.138.36.1. Executing ABC.

3.138.37. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63412$abc$48492$abc$30599$auto$opt_dff.cc:194:make_patterns_logic$10285, asynchronously reset by !\rst_ni
Extracted 75 gates and 90 wires to a netlist network with 15 inputs and 41 outputs.

3.138.37.1. Executing ABC.

3.138.38. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$63491$abc$48569$abc$30556$auto$opt_dff.cc:219:make_patterns_logic$10436, asynchronously reset by !\rst_ni
Extracted 36 gates and 44 wires to a netlist network with 8 inputs and 9 outputs.

3.138.38.1. Executing ABC.

3.138.39. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62210$abc$48620$abc$30725$auto$opt_dff.cc:194:make_patterns_logic$10291, asynchronously reset by !\rst_ni
Extracted 1152 gates and 1525 wires to a netlist network with 373 inputs and 203 outputs.

3.138.39.1. Executing ABC.

3.138.40. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$72177$abc$64385$abc$45861$abc$37586$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 825 gates and 1230 wires to a netlist network with 405 inputs and 59 outputs.

3.138.40.1. Executing ABC.

3.138.41. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 795 gates and 984 wires to a netlist network with 189 inputs and 192 outputs.

3.138.41.1. Executing ABC.

3.138.42. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 6085 gates and 6386 wires to a netlist network with 301 inputs and 1863 outputs.

3.138.42.1. Executing ABC.

yosys> opt_ffinv

3.139. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~100 debug messages>

yosys> opt_merge -nomux

3.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.142. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.143. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.145. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.146. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78723 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0007).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78722 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0006).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78721 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0005).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78720 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0004).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78716 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0000).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78719 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0003).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78718 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0002).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78717 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0001).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80699 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1983).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80698 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1982).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80697 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1981).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80696 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1980).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80695 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1979).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80694 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1978).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80693 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1977).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80692 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1976).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80691 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1975).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80690 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1974).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80689 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1973).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80688 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1972).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80687 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1971).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80686 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1970).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80685 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1969).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80684 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1968).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80683 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1967).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80682 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1966).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80681 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1965).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80680 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1964).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80679 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1963).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80678 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1962).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80677 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1961).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80676 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1960).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80675 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1959).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80674 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1958).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80673 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1957).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80672 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1956).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80671 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1955).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80670 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1954).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80669 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1953).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80668 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1952).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80667 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1951).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80666 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1950).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80665 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1949).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80664 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1948).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80663 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1947).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80662 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1946).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80661 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1945).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80660 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1944).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80659 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1943).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80658 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1942).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80657 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1941).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80656 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1940).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80655 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1939).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80654 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1938).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80653 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1937).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80652 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1936).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80651 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1935).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80650 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1934).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80649 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1933).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80648 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1932).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80647 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1931).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80646 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1930).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80645 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1929).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80644 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1928).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80643 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1927).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80642 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1926).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80641 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1925).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80640 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1924).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80639 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1923).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80638 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1922).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80637 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1921).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80636 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1920).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80635 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1919).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80634 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1918).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80633 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1917).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80632 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1916).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80631 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1915).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80630 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1914).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80629 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1913).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80628 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1912).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80627 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1911).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80626 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1910).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80625 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1909).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80624 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1908).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80623 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1907).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80622 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1906).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80621 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1905).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80620 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1904).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80619 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1903).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80618 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1902).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80617 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1901).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80616 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1900).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80615 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1899).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80614 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1898).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80613 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1897).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80612 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1896).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80611 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1895).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80610 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1894).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80609 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1893).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80608 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1892).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80607 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1891).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80606 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1890).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80605 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1889).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80604 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1888).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80603 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1887).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80602 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1886).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80601 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1885).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80600 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1884).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80599 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1883).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80598 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1882).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80597 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1881).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80596 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1880).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80595 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1879).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80594 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1878).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80593 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1877).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80592 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1876).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80591 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1875).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80590 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1874).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80589 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1873).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80588 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1872).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80587 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1871).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80586 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1870).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80585 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1869).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80584 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1868).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80583 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1867).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80582 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1866).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80581 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1865).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80580 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1864).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80579 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1863).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80578 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1862).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80577 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1861).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80576 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1860).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80575 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1859).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80574 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1858).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80573 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1857).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80572 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1856).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80571 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1855).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80570 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1854).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80569 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1853).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80568 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1852).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80567 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1851).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80566 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1850).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80565 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1849).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80564 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1848).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80563 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1847).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80562 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1846).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80561 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1845).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80560 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1844).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80559 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1843).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80558 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1842).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80557 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1841).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80556 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1840).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80555 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1839).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80554 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1838).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80553 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1837).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80552 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1836).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80551 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1835).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80550 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1834).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80549 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1833).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80548 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1832).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80547 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1831).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80546 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1830).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80545 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1829).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80544 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1828).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80543 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1827).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80542 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1826).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80541 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1825).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80540 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1824).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80539 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1823).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80538 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1822).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80537 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1821).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80536 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1820).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80535 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1819).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80534 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1818).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80533 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1817).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80532 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1816).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80531 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1815).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80530 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1814).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80529 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1813).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80528 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1812).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80527 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1811).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80526 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1810).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80525 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1809).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80524 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1808).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80523 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1807).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80522 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1806).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80521 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1805).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80520 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1804).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80519 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1803).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80518 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1802).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80517 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1801).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80516 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1800).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80515 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1799).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80514 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1798).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80513 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1797).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80512 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1796).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80511 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1795).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80510 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1794).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80509 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1793).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80508 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1792).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80507 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1791).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80506 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1790).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80505 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1789).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80504 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1788).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80503 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1787).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80502 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1786).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80501 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1785).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80500 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1784).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80499 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1783).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80498 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1782).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80497 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1781).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80496 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1780).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80495 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1779).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80494 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1778).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80493 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1777).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80492 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1776).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80491 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1775).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80490 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1774).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80489 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1773).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80488 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1772).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80487 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1771).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80486 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1770).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80485 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1769).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80484 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1768).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80483 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1767).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80482 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1766).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80481 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1765).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80480 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1764).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80479 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1763).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80478 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1762).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80477 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1761).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80476 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1760).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80475 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1759).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80474 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1758).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80473 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1757).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80472 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1756).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80471 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1755).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80470 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1754).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80469 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1753).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80468 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1752).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80467 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1751).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80466 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1750).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80465 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1749).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80464 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1748).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80463 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1747).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80462 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1746).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80461 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1745).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80460 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1744).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80459 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1743).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80458 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1742).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80457 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1741).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80456 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1740).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80455 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1739).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80454 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1738).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80453 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1737).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80452 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1736).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80451 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1735).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80450 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1734).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80449 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1733).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80448 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1732).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80447 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1731).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80446 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1730).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80445 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1729).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80444 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1728).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80443 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1727).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80442 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1726).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80441 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1725).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80440 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1724).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80439 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo1723).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80438 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo1722).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80437 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo1721).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80436 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo1720).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80435 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo1719).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80434 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo1718).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80433 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo1717).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80432 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo1716).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80431 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo1715).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80430 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo1714).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80429 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1713).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80428 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1712).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80427 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1711).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80426 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1710).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80425 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1709).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80424 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1708).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80423 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1707).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80422 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1706).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80421 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1705).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80420 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1704).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80419 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1703).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80418 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1702).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80417 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1701).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80416 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1700).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80415 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1699).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80414 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1698).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80413 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1697).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80412 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1696).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80411 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1695).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80410 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1694).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80409 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1693).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80408 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1692).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80407 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1691).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80406 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1690).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80405 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1689).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80404 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1688).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80403 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1687).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80402 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1686).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80401 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1685).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80400 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1684).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80399 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1683).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80398 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1682).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80397 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1681).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80396 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1680).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80395 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1679).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80394 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1678).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80393 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1677).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80392 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1676).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80391 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1675).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80390 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1674).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80389 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1673).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80388 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1672).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80387 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1671).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80386 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1670).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80385 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1669).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80384 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1668).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80383 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1667).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80382 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1666).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80381 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1665).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80380 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1664).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80379 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1663).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80378 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1662).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80377 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1661).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80376 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1660).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80375 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1659).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80374 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1658).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80373 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1657).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80372 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1656).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80371 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1655).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80370 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1654).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80369 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1653).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80368 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1652).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80367 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1651).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80366 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1650).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80365 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1649).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80364 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1648).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80363 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1647).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80362 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1646).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80361 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1645).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80360 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1644).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80359 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1643).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80358 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1642).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80357 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1641).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80356 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1640).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80355 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1639).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80354 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1638).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80353 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1637).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80352 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1636).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80351 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1635).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80350 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1634).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80349 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1633).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80348 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1632).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80347 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1631).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80346 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1630).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80345 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1629).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80344 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1628).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80343 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1627).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80342 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1626).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80341 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1625).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80340 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1624).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80339 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1623).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80338 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1622).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80337 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1621).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80336 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1620).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80335 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1619).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80334 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1618).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80333 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1617).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80332 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1616).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80331 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1615).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80330 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1614).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80329 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1613).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80328 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1612).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80327 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1611).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80326 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1610).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80325 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1609).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80324 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1608).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80323 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1607).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80322 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1606).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80321 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1605).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80320 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1604).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80319 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1603).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80318 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1602).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80317 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1601).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80316 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1600).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80315 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1599).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80314 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1598).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80313 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1597).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80312 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1596).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80311 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1595).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80310 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1594).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80309 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1593).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80308 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1592).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80307 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1591).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80306 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1590).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80305 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1589).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80304 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1588).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80303 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1587).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80302 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1586).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80301 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1585).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80300 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1584).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80299 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1583).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80298 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1582).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80297 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1581).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80296 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1580).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80295 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1579).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80294 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1578).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80293 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1577).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80292 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1576).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80291 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1575).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80290 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1574).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80289 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1573).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80288 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1572).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80287 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1571).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80286 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1570).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80285 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1569).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80284 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1568).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80283 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1567).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80282 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1566).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80281 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1565).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80280 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1564).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80279 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1563).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80278 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1562).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80277 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1561).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80276 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1560).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80275 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1559).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80274 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1558).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80273 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1557).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80272 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1556).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80271 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1555).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80270 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1554).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80269 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1553).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80268 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1552).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80267 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1551).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80266 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1550).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80265 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1549).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80264 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1548).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80263 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1547).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80262 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1546).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80261 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1545).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80260 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1544).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80259 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1543).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80258 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1542).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80257 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1541).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80256 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1540).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80255 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1539).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80254 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1538).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80253 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1537).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80252 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1536).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80251 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1535).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80250 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1534).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80249 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1533).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80248 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1532).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80247 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1531).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80246 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1530).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80245 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1529).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80244 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1528).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80243 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1527).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80242 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1526).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80241 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1525).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80240 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1524).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80239 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1523).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80238 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1522).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80237 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1521).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80236 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1520).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80235 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1519).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80234 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1518).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80233 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1517).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80232 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1516).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80231 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1515).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80230 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1514).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80229 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1513).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80228 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1512).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80227 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1511).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80226 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1510).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80225 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1509).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80224 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1508).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80223 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1507).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80222 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1506).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80221 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1505).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80220 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1504).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80219 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1503).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80218 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1502).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80217 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1501).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80216 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1500).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80215 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1499).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80214 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1498).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80213 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1497).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80212 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1496).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80211 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1495).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80210 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1494).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80209 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1493).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80208 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1492).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80207 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1491).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80206 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1490).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80205 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1489).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80204 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1488).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80203 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1487).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80202 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1486).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80201 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1485).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80200 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1484).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80199 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1483).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80198 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1482).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80197 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1481).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80196 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1480).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80195 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1479).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80194 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1478).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80193 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1477).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80192 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1476).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80191 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1475).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80190 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1474).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80189 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1473).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80188 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1472).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80187 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1471).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80186 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1470).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80185 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1469).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80184 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1468).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80183 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1467).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80182 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1466).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80181 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1465).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80180 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1464).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80179 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1463).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80178 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1462).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80177 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1461).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80176 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1460).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80175 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1459).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80174 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1458).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80173 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1457).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80172 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1456).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80171 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1455).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80170 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1454).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80169 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1453).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80168 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1452).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80167 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1451).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80166 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1450).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80165 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1449).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80164 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1448).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80163 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1447).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80162 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1446).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80161 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1445).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80160 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1444).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80159 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1443).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80158 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1442).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80157 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1441).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80156 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1440).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80155 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1439).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80154 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1438).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80153 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1437).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80152 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1436).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80151 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1435).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80150 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1434).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80149 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1433).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80148 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1432).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80147 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1431).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80146 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1430).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80145 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1429).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80144 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1428).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80143 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1427).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80142 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1426).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80141 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1425).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80140 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1424).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80139 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1423).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80138 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1422).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80137 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1421).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80136 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1420).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80135 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1419).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80134 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1418).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80133 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1417).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80132 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1416).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80131 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1415).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80130 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1414).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80129 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1413).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80128 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1412).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80127 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1411).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80126 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1410).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80125 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1409).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80124 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1408).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80123 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1407).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80122 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1406).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80121 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1405).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80120 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1404).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80119 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1403).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80118 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1402).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80117 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1401).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80116 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1400).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80115 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1399).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80114 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1398).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80113 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1397).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80112 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1396).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80111 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1395).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80110 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1394).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80109 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1393).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80108 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1392).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80107 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1391).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80106 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1390).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80105 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1389).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80104 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1388).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80103 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1387).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80102 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1386).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80101 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1385).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80100 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1384).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80099 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1383).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80098 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1382).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80097 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1381).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80096 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1380).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80095 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1379).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80094 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1378).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80093 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1377).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80092 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1376).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80091 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1375).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80090 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1374).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80089 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1373).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80088 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1372).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80087 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1371).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80086 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1370).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80085 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1369).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80084 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1368).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80083 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1367).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80082 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1366).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80081 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1365).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80080 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1364).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80079 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1363).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80078 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1362).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80077 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1361).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80076 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1360).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80075 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1359).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80074 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1358).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80073 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1357).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80072 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1356).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80071 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1355).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80070 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1354).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80069 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1353).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80068 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1352).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80067 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1351).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80066 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1350).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80065 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1349).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80064 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1348).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80063 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1347).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80062 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1346).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80061 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1345).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80060 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1344).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80059 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1343).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80058 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1342).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80057 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1341).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80056 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1340).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80055 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1339).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80054 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1338).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80053 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1337).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80052 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1336).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80051 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1335).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80050 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1334).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80049 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1333).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80048 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1332).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80047 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1331).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80046 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1330).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80045 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1329).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80044 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1328).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80043 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1327).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80042 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1326).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80041 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1325).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80040 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1324).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80039 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1323).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80038 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1322).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80037 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1321).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80036 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1320).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80035 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1319).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80034 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1318).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80033 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1317).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80032 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1316).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80031 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1315).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80030 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1314).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80029 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1313).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80028 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1312).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80027 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1311).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80026 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1310).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80025 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1309).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80024 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1308).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80023 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1307).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80022 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1306).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80021 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1305).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80020 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1304).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80019 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1303).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80018 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1302).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80017 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1301).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80016 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1300).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80015 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1299).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80014 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1298).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80013 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1297).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80012 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1296).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80011 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1295).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80010 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1294).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80009 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1293).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80008 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1292).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80007 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1291).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80006 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1290).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80005 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1289).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80004 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1288).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80003 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1287).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80002 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1286).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80001 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1285).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$80000 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1284).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79999 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1283).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79998 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1282).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79997 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1281).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79996 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1280).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79995 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1279).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79994 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1278).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79993 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1277).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79992 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1276).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79991 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1275).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79990 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1274).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79989 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1273).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79988 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1272).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79987 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1271).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79986 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1270).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79985 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1269).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79984 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1268).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79983 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1267).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79982 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1266).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79981 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1265).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79980 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1264).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79979 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1263).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79978 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1262).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79977 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1261).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79976 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1260).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79975 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1259).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79974 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1258).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79973 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1257).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79972 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1256).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79971 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1255).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79970 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1254).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79969 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1253).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79968 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1252).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79967 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1251).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79966 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1250).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79965 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1249).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79964 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1248).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79963 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1247).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79962 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1246).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79961 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1245).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79960 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1244).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79959 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1243).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79958 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1242).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79957 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1241).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79956 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1240).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79955 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1239).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79954 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1238).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79953 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1237).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79952 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1236).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79951 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1235).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79950 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1234).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79949 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1233).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79948 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1232).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79947 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1231).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79946 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1230).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79945 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1229).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79944 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1228).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79943 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1227).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79942 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1226).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79941 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1225).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79940 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1224).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79939 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1223).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79938 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1222).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79937 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1221).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79936 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1220).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79935 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1219).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79934 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1218).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79933 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1217).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79932 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1216).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79931 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1215).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79930 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1214).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79929 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1213).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79928 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1212).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79927 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1211).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79926 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1210).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79925 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1209).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79924 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1208).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79923 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1207).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79922 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1206).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79921 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1205).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79920 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1204).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79919 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1203).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79918 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1202).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79917 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1201).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79916 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1200).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79915 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1199).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79914 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1198).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79913 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1197).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79912 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1196).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79911 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1195).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79910 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1194).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79909 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1193).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79908 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1192).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79907 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1191).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79906 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1190).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79905 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1189).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79904 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1188).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79903 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1187).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79902 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1186).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79901 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1185).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79900 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1184).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79899 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1183).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79898 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1182).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79897 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1181).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79896 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1180).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79895 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1179).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79894 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1178).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79893 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1177).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79892 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1176).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79891 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1175).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79890 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1174).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79889 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1173).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79888 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1172).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79887 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1171).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79886 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1170).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79885 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1169).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79884 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1168).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79883 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1167).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79882 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1166).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79881 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1165).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79880 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1164).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79879 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1163).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79878 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1162).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79877 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1161).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79876 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1160).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79875 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1159).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79874 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1158).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79873 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1157).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79872 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1156).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79871 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1155).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79870 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1154).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79869 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1153).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79868 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1152).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79867 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1151).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79866 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1150).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79865 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1149).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79864 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1148).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79863 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1147).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79862 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1146).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79861 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1145).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79860 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1144).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79859 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1143).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79858 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1142).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79857 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1141).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79856 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1140).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79855 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1139).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79854 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1138).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79853 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1137).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79852 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1136).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79851 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1135).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79850 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1134).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79849 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1133).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79848 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1132).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79847 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1131).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79846 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1130).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79845 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1129).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79844 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1128).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79843 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1127).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79842 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1126).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79841 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1125).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79840 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1124).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79839 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1123).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79838 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1122).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79837 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1121).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79836 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1120).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79835 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1119).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79834 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1118).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79833 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1117).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79832 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1116).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79831 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1115).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79830 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1114).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79829 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1113).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79828 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1112).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79827 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1111).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79826 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1110).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79825 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1109).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79824 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1108).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79823 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1107).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79822 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1106).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79821 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1105).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79820 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1104).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79819 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1103).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79818 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1102).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79817 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1101).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79816 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1100).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79815 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1099).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79814 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1098).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79813 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1097).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79812 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1096).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79811 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1095).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79810 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1094).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79809 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1093).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79808 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1092).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79807 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1091).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79806 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1090).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79805 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1089).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79804 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1088).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79803 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1087).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79802 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1086).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79801 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1085).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79800 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1084).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79799 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1083).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79798 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1082).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79797 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1081).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79796 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1080).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79795 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1079).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79794 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1078).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79793 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1077).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79792 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1076).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79791 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1075).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79790 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1074).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79789 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1073).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79788 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1072).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79787 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1071).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79786 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1070).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79785 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1069).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79784 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1068).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79783 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1067).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79782 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1066).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79781 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1065).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79780 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1064).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79779 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1063).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79778 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1062).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79777 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1061).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79776 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1060).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79775 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1059).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79774 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1058).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79773 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1057).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79772 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1056).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79771 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1055).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79770 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1054).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79769 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1053).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79768 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1052).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79767 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1051).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79766 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1050).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79765 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1049).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79764 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1048).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79763 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1047).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79762 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1046).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79761 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1045).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79760 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1044).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79759 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1043).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79758 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1042).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79757 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1041).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79756 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1040).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79755 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1039).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79754 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1038).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79753 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1037).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79752 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1036).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79751 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1035).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79750 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1034).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79749 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1033).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79748 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1032).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79747 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1031).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79746 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1030).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79745 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1029).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79744 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1028).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79743 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1027).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79742 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1026).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79741 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1025).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79740 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1024).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79739 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1023).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79738 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1022).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79737 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1021).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79736 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1020).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79735 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1019).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79734 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1018).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79733 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1017).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79732 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1016).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79731 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1015).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79730 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1014).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79729 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1013).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79728 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo1012).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79727 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo1011).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79726 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo1010).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79725 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo1009).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79724 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo1008).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79723 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo1007).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79722 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo1006).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79721 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo1005).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79720 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo1004).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79719 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo1003).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79718 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo1002).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79717 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo1001).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79716 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo1000).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79715 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0999).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79714 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0998).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79713 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0997).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79712 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0996).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79711 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0995).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79710 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0994).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79709 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0993).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79708 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0992).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79707 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0991).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79706 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0990).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79705 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0989).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79704 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0988).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79703 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0987).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79702 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0986).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79701 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0985).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79700 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0984).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79699 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0983).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79698 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0982).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79697 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0981).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79696 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0980).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79695 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0979).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79694 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0978).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79693 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0977).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79692 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0976).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79691 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0975).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79690 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0974).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79689 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0973).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79688 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0972).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79687 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0971).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79686 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0970).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79685 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0969).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79684 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0968).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79683 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0967).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79682 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0966).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79681 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0965).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79680 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0964).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79679 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0963).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79678 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0962).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79677 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0961).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79676 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0960).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79675 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0959).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79674 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0958).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79673 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0957).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79672 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0956).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79671 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0955).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79670 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0954).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79669 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0953).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79668 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0952).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79667 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0951).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79666 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0950).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79665 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0949).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79664 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0948).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79663 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0947).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79662 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0946).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79661 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0945).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79660 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0944).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79659 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0943).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79658 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0942).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79657 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0941).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79656 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0940).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79655 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0939).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79654 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0938).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79653 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0937).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79652 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0936).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79651 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0935).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79650 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0934).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79649 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0933).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79648 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0932).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79647 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0931).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79646 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0930).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79645 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0929).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79644 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0928).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79643 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0927).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79642 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0926).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79641 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0925).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79640 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0924).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79639 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0923).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79638 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0922).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79637 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0921).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79636 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0920).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79635 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0919).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79634 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0918).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79633 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0917).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79632 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0916).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79631 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0915).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79630 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0914).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79629 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0913).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79628 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0912).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79627 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0911).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79626 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0910).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79625 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0909).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79624 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0908).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79623 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0907).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79622 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0906).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79621 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0905).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79620 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0904).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79619 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0903).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79618 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0902).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79617 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0901).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79616 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0900).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79615 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0899).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79614 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0898).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79613 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0897).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79612 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0896).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79611 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0895).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79610 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[12], Q = $abc$78715$lo0894).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79609 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[11], Q = $abc$78715$lo0893).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79608 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[10], Q = $abc$78715$lo0892).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79607 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[9], Q = $abc$78715$lo0891).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79606 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[8], Q = $abc$78715$lo0890).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79605 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[7], Q = $abc$78715$lo0889).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79604 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[6], Q = $abc$78715$lo0888).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79603 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[5], Q = $abc$78715$lo0887).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79602 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[4], Q = $abc$78715$lo0886).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79601 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[3], Q = $abc$78715$lo0885).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79600 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[2], Q = $abc$78715$lo0884).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79599 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[1], Q = $abc$78715$lo0883).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79598 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$38492$i2c_core.u_i2c_fmtfifo.wdata[0], Q = $abc$78715$lo0882).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79597 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0881).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79596 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0880).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79595 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0879).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79594 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0878).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79593 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0877).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79592 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0876).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79591 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0875).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79590 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0874).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79589 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0873).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79588 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0872).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79587 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0871).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79586 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0870).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79585 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0869).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79584 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0868).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79583 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0867).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79582 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0866).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79581 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0865).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79580 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0864).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79579 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0863).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79578 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0862).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79577 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0861).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79576 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0860).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79575 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0859).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79574 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0858).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79573 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0857).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79572 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0856).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79571 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0855).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79570 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0854).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79569 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0853).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79568 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0852).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79567 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0851).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79566 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0850).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79565 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0849).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79564 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0848).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79563 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0847).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79562 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0846).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79561 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0845).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79560 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0844).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79559 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0843).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79558 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0842).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79557 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0841).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79556 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0840).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79555 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0839).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79554 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0838).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79553 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0837).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79552 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0836).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79551 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0835).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79550 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0834).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79549 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0833).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79548 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0832).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79547 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0831).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79546 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0830).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79545 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0829).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79544 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0828).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79543 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0827).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79542 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0826).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79541 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0825).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79540 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0824).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79539 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0823).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79538 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0822).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79537 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0821).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79536 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0820).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79535 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0819).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79534 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0818).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79533 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0817).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79532 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0816).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79531 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0815).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79530 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0814).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79529 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0813).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79528 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0812).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79527 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0811).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79526 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0810).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79525 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0809).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79524 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0808).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79523 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0807).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79522 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0806).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79521 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0805).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79520 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0804).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79519 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0803).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79518 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0802).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79517 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0801).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79516 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0800).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79515 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0799).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79514 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0798).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79513 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0797).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79512 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0796).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79511 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0795).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79510 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0794).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79509 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0793).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79508 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0792).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79507 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0791).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79506 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0790).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79505 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0789).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79504 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0788).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79503 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0787).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79502 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0786).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79501 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0785).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79500 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0784).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79499 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0783).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79498 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0782).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79497 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0781).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79496 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0780).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79495 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0779).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79494 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0778).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79493 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0777).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79492 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0776).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79491 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0775).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79490 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0774).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79489 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0773).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79488 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0772).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79487 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0771).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79486 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0770).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79485 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0769).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79484 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0768).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79483 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0767).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79482 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0766).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79481 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0765).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79480 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0764).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79479 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0763).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79478 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0762).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79477 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0761).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79476 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0760).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79475 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0759).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79474 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0758).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79473 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0757).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79472 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0756).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79471 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0755).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79470 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0754).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79469 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0753).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79468 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0752).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79467 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0751).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79466 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0750).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79465 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0749).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79464 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0748).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79463 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0747).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79462 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0746).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79461 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0745).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79460 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0744).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79459 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0743).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79458 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0742).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79457 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0741).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79456 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0740).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79455 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0739).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79454 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0738).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79453 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0737).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79452 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0736).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79451 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0735).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79450 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0734).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79449 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0733).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79448 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0732).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79447 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0731).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79446 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0730).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79445 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0729).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79444 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0728).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79443 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0727).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79442 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0726).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79441 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0725).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79440 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0724).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79439 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0723).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79438 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0722).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79437 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0721).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79436 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0720).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79435 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0719).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79434 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0718).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79433 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0717).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79432 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0716).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79431 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0715).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79430 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0714).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79429 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0713).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79428 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0712).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79427 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0711).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79426 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0710).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79425 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0709).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79424 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0708).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79423 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0707).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79422 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0706).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79421 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0705).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79420 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0704).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79419 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0703).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79418 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0702).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79417 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0701).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79416 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0700).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79415 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0699).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79414 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0698).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79413 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0697).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79412 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0696).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79411 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0695).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79410 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0694).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79409 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0693).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79408 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0692).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79407 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0691).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79406 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0690).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79405 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0689).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79404 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0688).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79403 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0687).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79402 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0686).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79401 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0685).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79400 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0684).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79399 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0683).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79398 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0682).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79397 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0681).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79396 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0680).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79395 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0679).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79394 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0678).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79393 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0677).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79392 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0676).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79391 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0675).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79390 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0674).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79389 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0673).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79388 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0672).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79387 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0671).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79386 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0670).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79385 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0669).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79384 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0668).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79383 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0667).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79382 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0666).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79381 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0665).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79380 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0664).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79379 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0663).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79378 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0662).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79377 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0661).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79376 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0660).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79375 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0659).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79374 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0658).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79373 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0657).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79372 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0656).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79371 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0655).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79370 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0654).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79369 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0653).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79368 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0652).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79367 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0651).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79366 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0650).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79365 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0649).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79364 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0648).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79363 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0647).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79362 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0646).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79361 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0645).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79360 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0644).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79359 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0643).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79358 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0642).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79357 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0641).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79356 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0640).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79355 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0639).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79354 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0638).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79353 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0637).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79352 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0636).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79351 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0635).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79350 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0634).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79349 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0633).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79348 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0632).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79347 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0631).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79346 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0630).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79345 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0629).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79344 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0628).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79343 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0627).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79342 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0626).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79341 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0625).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79340 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0624).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79339 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0623).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79338 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0622).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79337 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0621).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79336 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0620).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79335 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0619).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79334 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0618).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79333 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0617).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79332 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0616).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79331 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0615).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79330 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0614).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79329 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0613).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79328 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0612).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79327 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0611).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79326 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0610).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79325 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0609).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79324 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0608).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79323 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0607).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79322 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0606).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79321 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0605).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79320 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0604).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79319 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0603).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79318 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0602).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79317 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0601).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79316 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0600).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79315 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0599).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79314 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0598).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79313 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0597).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79312 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0596).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79311 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0595).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79310 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0594).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79309 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0593).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79308 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0592).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79307 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0591).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79306 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0590).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79305 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0589).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79304 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0588).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79303 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0587).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79302 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0586).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79301 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0585).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79300 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0584).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79299 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0583).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79298 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0582).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79297 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0581).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79296 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0580).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79295 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0579).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79294 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0578).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79293 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0577).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79292 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0576).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79291 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0575).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79290 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0574).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79289 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0573).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79288 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0572).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79287 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0571).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79286 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0570).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79285 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0569).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79284 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0568).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79283 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0567).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79282 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0566).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79281 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0565).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79280 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0564).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79279 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0563).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79278 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0562).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79277 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0561).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79276 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0560).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79275 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0559).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79274 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0558).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79273 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0557).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79272 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0556).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79271 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0555).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79270 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0554).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79269 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0553).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79268 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0552).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79267 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0551).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79266 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0550).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79265 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0549).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79264 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0548).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79263 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0547).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79262 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0546).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79261 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0545).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79260 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0544).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79259 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0543).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79258 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0542).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79257 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0541).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79256 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0540).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79255 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0539).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79254 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0538).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79253 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0537).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79252 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0536).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79251 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0535).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79250 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0534).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79249 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0533).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79248 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0532).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79247 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0531).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79246 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0530).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79245 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0529).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79244 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0528).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79243 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0527).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79242 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0526).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79241 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0525).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79240 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0524).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79239 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0523).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79238 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0522).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79237 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0521).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79236 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0520).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79235 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0519).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79234 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0518).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79233 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0517).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79232 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0516).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79231 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0515).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79230 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0514).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79229 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0513).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79228 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0512).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79227 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0511).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79226 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0510).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79225 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0509).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79224 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0508).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79223 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0507).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79222 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0506).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79221 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0505).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79220 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0504).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79219 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0503).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79218 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0502).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79217 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0501).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79216 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0500).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79215 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0499).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79214 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0498).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79213 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0497).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79212 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0496).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79211 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0495).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79210 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0494).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79209 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0493).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79208 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0492).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79207 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0491).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79206 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0490).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79205 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0489).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79204 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0488).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79203 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0487).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79202 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0486).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79201 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0485).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79200 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0484).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79199 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0483).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79198 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0482).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79197 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0481).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79196 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0480).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79195 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0479).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79194 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0478).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79193 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0477).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79192 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0476).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79191 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0475).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79190 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0474).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79189 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0473).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79188 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0472).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79187 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0471).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79186 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0470).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79185 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0469).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79184 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0468).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79183 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0467).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79182 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0466).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79181 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0465).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79180 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0464).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79179 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0463).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79178 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0462).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79177 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0461).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79176 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0460).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79175 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0459).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79174 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0458).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79173 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0457).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79172 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0456).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79171 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0455).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79170 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0454).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79169 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0453).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79168 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0452).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79167 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0451).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79166 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0450).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79165 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0449).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79164 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0448).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79163 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0447).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79162 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0446).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79161 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0445).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79160 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0444).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79159 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0443).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79158 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0442).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79157 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0441).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79156 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0440).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79155 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0439).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79154 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0438).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79153 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0437).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79152 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0436).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79151 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0435).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79150 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0434).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79149 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0433).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79148 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0432).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79147 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0431).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79146 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0430).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79145 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0429).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79144 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0428).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79143 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0427).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79142 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0426).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79141 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0425).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79140 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0424).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79139 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0423).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79138 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0422).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79137 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0421).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79136 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0420).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79135 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0419).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79134 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0418).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79133 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0417).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79132 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0416).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79131 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0415).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79130 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0414).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79129 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0413).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79128 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0412).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79127 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0411).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79126 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0410).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79125 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0409).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79124 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0408).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79123 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0407).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79122 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0406).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79121 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0405).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79120 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0404).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79119 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0403).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79118 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0402).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79117 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0401).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79116 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0400).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79115 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0399).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79114 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0398).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79113 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0397).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79112 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0396).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79111 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0395).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79110 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0394).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79109 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0393).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79108 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0392).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79107 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0391).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79106 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0390).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79105 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0389).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79104 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0388).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79103 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0387).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79102 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0386).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79101 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0385).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79100 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0384).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79099 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0383).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79098 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0382).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79097 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0381).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79096 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0380).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79095 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0379).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79094 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0378).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79093 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0377).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79092 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0376).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79091 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0375).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79090 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0374).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79089 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0373).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79088 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0372).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79087 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0371).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79086 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0370).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79085 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0369).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79084 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0368).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79083 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0367).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79082 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0366).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79081 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0365).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79080 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0364).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79079 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0363).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79078 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0362).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79077 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0361).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79076 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0360).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79075 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0359).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79074 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0358).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79073 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0357).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79072 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0356).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79071 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0355).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79070 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0354).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79069 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0353).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79068 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0352).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79067 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0351).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79066 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0350).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79065 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0349).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79064 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0348).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79063 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0347).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79062 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0346).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79061 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0345).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79060 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0344).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79059 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0343).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79058 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0342).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79057 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0341).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79056 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0340).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79055 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0339).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79054 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0338).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79053 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0337).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79052 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0336).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79051 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0335).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79050 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0334).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79049 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0333).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79048 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0332).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79047 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0331).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79046 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0330).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79045 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0329).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79044 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0328).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79043 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0327).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79042 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0326).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79041 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0325).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79040 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0324).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79039 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0323).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79038 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0322).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79037 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0321).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79036 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0320).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79035 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0319).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79034 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0318).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79033 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0317).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79032 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0316).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79031 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0315).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79030 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0314).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79029 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0313).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79028 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0312).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79027 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0311).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79026 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0310).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79025 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0309).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79024 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0308).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79023 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0307).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79022 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0306).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79021 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0305).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79020 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0304).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79019 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0303).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79018 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0302).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79017 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0301).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79016 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0300).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79015 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0299).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79014 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0298).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79013 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0297).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79012 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0296).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79011 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0295).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79010 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0294).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79009 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0293).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79008 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0292).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79007 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0291).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79006 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0290).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79005 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0289).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79004 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0288).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79003 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0287).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79002 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0286).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79001 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0285).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$79000 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0284).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78999 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0283).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78998 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0282).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78997 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0281).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78996 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0280).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78995 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0279).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78994 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0278).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78993 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0277).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78992 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0276).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78991 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0275).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78990 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0274).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78989 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0273).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78988 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0272).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78987 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0271).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78986 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0270).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78985 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0269).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78984 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0268).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78983 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0267).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78982 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0266).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78981 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0265).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78980 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0264).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78979 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0263).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78978 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0262).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78977 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0261).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78976 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0260).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78975 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0259).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78974 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0258).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78973 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0257).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78972 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0256).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78971 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0255).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78970 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0254).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78969 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0253).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78968 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0252).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78967 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0251).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78966 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0250).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78965 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0249).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78964 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0248).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78963 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0247).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78962 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0246).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78961 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0245).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78960 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0244).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78959 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0243).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78958 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0242).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78957 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0241).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78956 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0240).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78955 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0239).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78954 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0238).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78953 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0237).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78952 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0236).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78951 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0235).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78950 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0234).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78949 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0233).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78948 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0232).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78947 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0231).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78946 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0230).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78945 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0229).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78944 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0228).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78943 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0227).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78942 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0226).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78941 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0225).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78940 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0224).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78939 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0223).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78938 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0222).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78937 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0221).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78936 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0220).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78935 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0219).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78934 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0218).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78933 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0217).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78932 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0216).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78931 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0215).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78930 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0214).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78929 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0213).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78928 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0212).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78927 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0211).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78926 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0210).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78925 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0209).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78924 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0208).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78923 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0207).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78922 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0206).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78921 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0205).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78920 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0204).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78919 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0203).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78918 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0202).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78917 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0201).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78916 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0200).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78915 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0199).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78914 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0198).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78913 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0197).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78912 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0196).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78911 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0195).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78910 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0194).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78909 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0193).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78908 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0192).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78907 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0191).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78906 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0190).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78905 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0189).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78904 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0188).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78903 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0187).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78902 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0186).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78901 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0185).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78900 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0184).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78899 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0183).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78898 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0182).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78897 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0181).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78896 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0180).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78895 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0179).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78894 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0178).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78893 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0177).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78892 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0176).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78891 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0175).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78890 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0174).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78889 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0173).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78888 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0172).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78887 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0171).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78886 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0170).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78885 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0169).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78884 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0168).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78883 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0167).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78882 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0166).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78881 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0165).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78880 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0164).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78879 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0163).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78878 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0162).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78877 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0161).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78876 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0160).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78875 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0159).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78874 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0158).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78873 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0157).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78872 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0156).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78871 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0155).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78870 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0154).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78869 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0153).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78868 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0152).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78867 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0151).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78866 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0150).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78865 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0149).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78864 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0148).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78863 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0147).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78862 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0146).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78861 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0145).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78860 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0144).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78859 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0143).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78858 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0142).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78857 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0141).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78856 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0140).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78855 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0139).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78854 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0138).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78853 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0137).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78852 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0136).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78851 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0135).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78850 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0134).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78849 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0133).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78848 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0132).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78847 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0131).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78846 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0130).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78845 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0129).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78844 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0128).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78843 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0127).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78842 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0126).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78841 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0125).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78840 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0124).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78839 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0123).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78838 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0122).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78837 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0121).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78836 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0120).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78835 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0119).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78834 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0118).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78833 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0117).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78832 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0116).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78831 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0115).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78830 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0114).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78829 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0113).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78828 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0112).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78827 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0111).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78826 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0110).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78825 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0109).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78824 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0108).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78823 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0107).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78822 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0106).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78821 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0105).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78820 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0104).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78819 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0103).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78818 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0102).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78817 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0101).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78816 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0100).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78815 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0099).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78814 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0098).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78813 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10107_, Q = $abc$78715$lo0097).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78812 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10105_, Q = $abc$78715$lo0096).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78811 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10103_, Q = $abc$78715$lo0095).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78810 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10101_, Q = $abc$78715$lo0094).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78809 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10099_, Q = $abc$78715$lo0093).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78808 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10097_, Q = $abc$78715$lo0092).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78807 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10095_, Q = $abc$78715$lo0091).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78806 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n10093_, Q = $abc$78715$lo0090).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78805 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0089).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78804 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0088).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78803 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0087).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78802 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0086).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78801 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0085).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78800 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0084).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78799 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0083).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78798 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0082).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78797 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0081).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78796 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0080).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78795 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0079).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78794 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0078).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78793 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0077).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78792 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0076).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78791 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0075).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78790 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0074).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78789 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0073).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78788 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0072).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78787 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0071).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78786 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0070).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78785 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0069).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78784 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0068).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78783 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0067).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78782 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0066).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78781 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0065).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78780 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0064).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78779 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0063).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78778 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0062).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78777 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0061).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78776 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0060).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78775 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0059).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78774 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0058).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78773 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0057).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78772 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0056).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78771 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0055).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78770 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0054).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78769 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0053).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78768 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0052).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78767 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0051).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78766 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0050).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78765 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0049).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78764 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0048).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78763 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0047).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78762 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0046).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78761 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0045).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78760 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0044).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78759 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0043).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78758 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0042).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78757 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0041).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78756 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0040).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78755 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0039).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78754 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0038).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78753 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0037).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78752 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0036).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78751 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0035).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78750 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0034).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78749 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0033).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78748 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0032).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78747 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0031).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78746 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0030).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78745 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0029).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78744 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0028).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78743 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0027).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78742 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0026).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78741 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0025).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78740 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0024).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78739 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0023).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78738 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0022).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78737 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0021).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78736 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0020).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78735 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0019).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78734 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0018).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78733 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9986_, Q = $abc$78715$lo0017).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78732 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9982_, Q = $abc$78715$lo0016).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78731 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9978_, Q = $abc$78715$lo0015).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78730 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9974_, Q = $abc$78715$lo0014).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78729 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9970_, Q = $abc$78715$lo0013).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78728 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9966_, Q = $abc$78715$lo0012).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78727 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9962_, Q = $abc$78715$lo0011).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78726 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9958_, Q = $abc$78715$lo0010).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78725 ($_DFF_P_) from module i2c_fix (D = $abc$78715$abc$65208$abc$51746$abc$34051$i2c_core.acq_fifo_wdata[9], Q = $abc$78715$lo0009).
Adding EN signal on $abc$78715$auto$blifparse.cc:362:parse_blif$78724 ($_DFF_P_) from module i2c_fix (D = $abc$78715$new_n9989_, Q = $abc$78715$lo0008).

yosys> opt_clean

3.147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 1984 unused cells and 62353 unused wires.
<suppressed ~2359 debug messages>

yosys> opt_expr

3.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_muxtree

3.149. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.150. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.152. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.153. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..

yosys> opt_expr

3.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.156. Executing BMUXMAP pass.

yosys> demuxmap

3.157. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_8at4J8/abc_tmp_1.scr

3.158. Executing ABC pass (technology mapping using ABC).

3.158.1. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Extracted 8314 gates and 11198 wires to a netlist network with 2884 inputs and 787 outputs.

3.158.1.1. Executing ABC.
DE:   #PIs = 2884  #Luts =  2531  Max Lvl =   9  Avg Lvl =   3.27  [   0.49 sec. at Pass 0]{firstMap}
DE:   #PIs = 2884  #Luts =  2061  Max Lvl =  15  Avg Lvl =   4.45  [  38.28 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 2884  #Luts =  2022  Max Lvl =  16  Avg Lvl =   4.50  [   6.08 sec. at Pass 2]{map}
DE:   #PIs = 2884  #Luts =  2001  Max Lvl =  15  Avg Lvl =   4.31  [   7.39 sec. at Pass 3]{postMap}
DE:   #PIs = 2884  #Luts =  1995  Max Lvl =  15  Avg Lvl =   4.20  [   4.20 sec. at Pass 4]{map}
DE:   #PIs = 2884  #Luts =  1972  Max Lvl =  15  Avg Lvl =   4.21  [  12.15 sec. at Pass 5]{postMap}
DE:   #PIs = 2884  #Luts =  1972  Max Lvl =  15  Avg Lvl =   4.21  [  12.22 sec. at Pass 6]{map}
DE:   #PIs = 2884  #Luts =  1972  Max Lvl =  15  Avg Lvl =   4.21  [  17.46 sec. at Pass 7]{postMap}
DE:   #PIs = 2884  #Luts =  1972  Max Lvl =  15  Avg Lvl =   4.21  [  10.53 sec. at Pass 8]{map}
DE:   #PIs = 2884  #Luts =  1970  Max Lvl =  15  Avg Lvl =   4.17  [   2.04 sec. at Pass 9]{finalMap}

yosys> opt_expr

3.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.164. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.165. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 11089 unused wires.
<suppressed ~65 debug messages>

yosys> opt_expr

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.168. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

yosys> stat

3.169. Printing statistics.

=== i2c_fix ===

   Number of wires:               5710
   Number of wire bits:          12748
   Number of public wires:        2435
   Number of public wire bits:    8762
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4497
     $_DFFE_PN0P_                  185
     $_DFFE_PP_                   1984
     $_DFF_PN0_                    137
     $_DFF_PN1_                      1
     $lut                         1969
     adder_carry                   221


yosys> shregmap -minlen 8 -maxlen 20

3.170. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.171. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.172. Printing statistics.

=== i2c_fix ===

   Number of wires:               5710
   Number of wire bits:          12748
   Number of public wires:        2435
   Number of public wire bits:    8762
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4497
     $_DFFE_PN0P_                  185
     $_DFFE_PP0P_                 1984
     $_DFF_PN0_                    137
     $_DFF_PN1_                      1
     $lut                         1969
     adder_carry                   221


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.173. Executing TECHMAP pass (map to technology primitives).

3.173.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.173.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.173.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~6396 debug messages>

yosys> opt_expr -mux_undef

3.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~65953 debug messages>

yosys> simplemap

3.175. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge

3.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~13299 debug messages>
Removed a total of 4433 cells.

yosys> opt_dff -nodffe -nosdff

3.178. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.179. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 18997 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
<suppressed ~526 debug messages>

yosys> opt_merge -nomux

3.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.185. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.186. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 89 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_8at4J8/abc_tmp_2.scr

3.189. Executing ABC pass (technology mapping using ABC).

3.189.1. Extracting gate netlist of module `\i2c_fix' to `<abc-temp-dir>/input.blif'..
Extracted 7619 gates and 10504 wires to a netlist network with 2883 inputs and 786 outputs.

3.189.1.1. Executing ABC.
DE:   #PIs = 2883  #Luts =  1957  Max Lvl =  12  Avg Lvl =   3.24  [   0.19 sec. at Pass 0]{firstMap}
DE:   #PIs = 2883  #Luts =  1957  Max Lvl =  12  Avg Lvl =   3.24  [  26.42 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 2883  #Luts =  1957  Max Lvl =  12  Avg Lvl =   3.24  [   4.82 sec. at Pass 2]{map}
DE:   #PIs = 2883  #Luts =  1957  Max Lvl =  12  Avg Lvl =   3.24  [   8.77 sec. at Pass 3]{postMap}
DE:   #PIs = 2883  #Luts =  1957  Max Lvl =  12  Avg Lvl =   3.24  [   5.18 sec. at Pass 4]{map}
DE:   #PIs = 2883  #Luts =  1957  Max Lvl =  12  Avg Lvl =   3.24  [   9.56 sec. at Pass 5]{postMap}
DE:   #PIs = 2883  #Luts =  1957  Max Lvl =  12  Avg Lvl =   3.24  [   1.76 sec. at Pass 6]{finalMap}

yosys> opt_expr

3.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.

yosys> opt_merge -nomux

3.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i2c_fix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i2c_fix.
Performed a total of 0 changes.

yosys> opt_merge

3.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i2c_fix'.
Removed a total of 0 cells.

yosys> opt_share

3.195. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.196. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 8450 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module i2c_fix.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.199. Executing HIERARCHY pass (managing design hierarchy).

3.199.1. Analyzing design hierarchy..
Top module:  \i2c_fix

3.199.2. Analyzing design hierarchy..
Top module:  \i2c_fix
Removed 0 unused modules.

yosys> stat

3.200. Printing statistics.

=== i2c_fix ===

   Number of wires:               5697
   Number of wire bits:          12735
   Number of public wires:        2435
   Number of public wire bits:    8762
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4485
     $lut                         1957
     adder_carry                   221
     dffsre                       2307


yosys> opt_clean -purge

3.201. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i2c_fix..
Removed 0 unused cells and 2160 unused wires.
<suppressed ~2160 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.202. Executing Verilog backend.
Dumping module `\i2c_fix'.

Warnings: 507 unique messages, 507 total
End of script. Logfile hash: fae3217778, CPU: user 53.11s system 0.40s, MEM: 221.35 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 91% 6x abc (438 sec), 2% 50x opt_expr (12 sec), ...
real 332.64
user 451.80
sys 28.58
