timestamp 1530469471
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use inv2 inv2_0 1 0 -462 0 1 416
use inv1 inv1_0 1 0 -1100 0 1 416
port "vss" 5 -620 -757 -520 -681 m2
port "vdd" 3 -620 681 -531 757 m2
port "buf_out" 10 790 -44 830 44 m1
port "buf_in" 8 -830 -44 -790 44 m1
node "vss" 2 420.123 -620 -757 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98800 2752 0 0 0 0 0 0
node "vdd" 2 420.123 -620 681 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98800 2752 0 0 0 0 0 0
node "buf_out" 1 248.62 790 -44 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34888 994 13680 512 0 0 0 0 0 0
node "buf_in" 1 288.61 -830 -44 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51304 1342 0 0 0 0 0 0 0 0
node "m1_n125_n90#" 1 323.099 -125 -90 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52400 1392 13680 512 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "vdd" "buf_in" 2.73014
cap "vdd" "buf_out" 6.44327
cap "m1_n125_n90#" "buf_in" 41.3019
cap "vdd" "m1_n125_n90#" 8.99775
cap "vss" "buf_in" 2.73014
cap "buf_out" "m1_n125_n90#" 61.041
cap "vdd" "vss" 37.9978
cap "buf_out" "vss" 6.44327
cap "vss" "m1_n125_n90#" 8.99775
cap "inv2_0/inv_out" "inv2_0/inv_in" 91.9744
cap "inv2_0/inv_out" "inv2_0/vss" 4.95501
cap "inv2_0/vdd" "inv2_0/inv_out" 22.1541
cap "inv1_0/inv_in" "inv2_0/inv_in" 69.4714
cap "inv2_0/vss" "inv2_0/inv_in" 59.8231
cap "inv2_0/vdd" "inv2_0/inv_in" 135.975
cap "inv2_0/vss" "inv1_0/inv_in" 31.6862
cap "inv2_0/vdd" "inv1_0/inv_in" 56.5033
cap "inv2_0/vdd" "inv2_0/vss" -36.3383
cap "inv2_0/vdd" "inv2_0/vss" -1.12167
cap "inv2_0/vss" "inv2_0/inv_out" 11.2252
cap "inv2_0/vdd" "inv2_0/inv_out" 16.3321
cap "inv2_0/vdd" "inv2_0/vss" -22.5378
cap "inv2_0/vdd" "inv2_0/inv_out" 0.17432
cap "inv2_0/vdd" "inv2_0/inv_in" 1.96889
cap "inv2_0/vdd" "inv1_0/inv_in" 1.79457
cap "inv2_0/vdd" "inv2_0/vss" -1.61303
merge "inv1_0/VSUBS" "inv2_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inv2_0/VSUBS" "VSUBS"
merge "inv1_0/inv_out" "inv2_0/inv_in" -496.847 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9328 -388 0 -360 0 0 0 0 0 0
merge "inv2_0/inv_in" "m1_n125_n90#"
merge "inv1_0/inv_in" "buf_in" -220.147 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9328 -388 0 0 0 0 0 0 0 0
merge "inv1_0/vss" "inv2_0/vss" -503.751 0 0 0 0 0 0 0 0 0 0 0 -288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -94088 -2780 0 0 0 0 0 0
merge "inv2_0/vss" "vss"
merge "inv1_0/vdd" "inv2_0/vdd" -533.015 0 -1424 0 0 0 0 0 0 0 -288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -94088 -2780 0 0 0 0 0 0
merge "inv2_0/vdd" "vdd"
merge "inv2_0/inv_out" "buf_out" -196.227 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -360 0 0 0 0 0 0
