
SAMD51.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003234  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000f0  20000000  00003234  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000200f0  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000200f0  2**0
                  CONTENTS
  4 .bss          00001134  200000f0  00003330  000200f0  2**4
                  ALLOC
  5 .stack        00010004  20001224  00004464  000200f0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002011e  2**0
                  CONTENTS, READONLY
  8 .debug_info   0004d788  00000000  00000000  00020177  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000072f4  00000000  00000000  0006d8ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0001720b  00000000  00000000  00074bf3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001710  00000000  00000000  0008bdfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001c10  00000000  00000000  0008d50e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00015e4d  00000000  00000000  0008f11e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000256b3  00000000  00000000  000a4f6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    001051a2  00000000  00000000  000ca61e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000039ac  00000000  00000000  001cf7c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
TickType_t xTicksToWait = pdMS_TO_TICKS(6100);
char printBuff[50];


void ModemTask( void *ModemTaskParam)
{
       0:	28 12 01 20 09 07 00 00 05 07 00 00 05 07 00 00     (.. ............
        if( uxQueueMessagesWaiting( xDataQueue ) != 0 )
        {
            SerialDebugPrint((uint8_t*)"Modem Task Queue should have been empty.\r\n",43);
        }
        
        xQueueReceiveStatus = xQueueReceive( xDataQueue, &ReceivedMsg, xTicksToWait );
      10:	05 07 00 00 05 07 00 00 05 07 00 00 00 00 00 00     ................
	...
        if( uxQueueMessagesWaiting( xDataQueue ) != 0 )
      2c:	91 27 00 00 05 07 00 00 00 00 00 00 c1 27 00 00     .'...........'..
            SerialDebugPrint((uint8_t*)"Modem Task Queue should have been empty.\r\n",43);
      3c:	25 28 00 00 05 07 00 00 05 07 00 00 05 07 00 00     %(..............
        
        if(xQueueReceiveStatus == pdPASS)
        {
            sprintf(printBuff,"Received ADC Value is %d\r\n",ReceivedMsg.AdcReading);
            SerialDebugPrint((uint8_t*)printBuff,sizeof(printBuff)); 
      4c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      5c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      6c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      7c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      8c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      9c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      ac:	05 07 00 00 05 07 00 00 2d 1a 00 00 41 1a 00 00     ........-...A...
      bc:	bd 17 00 00 c9 17 00 00 d5 17 00 00 e1 17 00 00     ................
      cc:	ed 17 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      dc:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
      ec:	05 07 00 00 00 00 00 00 35 1b 00 00 05 07 00 00     ........5.......
      fc:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     10c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     11c:	05 07 00 00 05 07 00 00 05 07 00 00 09 04 00 00     ................
     12c:	4d 04 00 00 99 04 00 00 05 07 00 00 05 07 00 00     M...............
     13c:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     14c:	05 07 00 00 a5 06 00 00 05 07 00 00 00 00 00 00     ................
	...
     180:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     190:	00 00 00 00 c5 20 00 00 05 07 00 00 05 07 00 00     ..... ..........
     1a0:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     1b0:	d9 20 00 00 05 07 00 00 05 07 00 00 05 07 00 00     . ..............
     1c0:	05 07 00 00 ed 20 00 00 05 07 00 00 05 07 00 00     ..... ..........
     1d0:	05 07 00 00 01 21 00 00 05 07 00 00 05 07 00 00     .....!..........
     1e0:	15 21 00 00 05 07 00 00 05 07 00 00 09 26 00 00     .!...........&..
     1f0:	1d 26 00 00 31 26 00 00 45 26 00 00 59 26 00 00     .&..1&..E&..Y&..
     200:	6d 26 00 00 00 00 00 00 00 00 00 00 05 07 00 00     m&..............
     210:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     220:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     230:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     240:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     250:	05 07 00 00 05 07 00 00 05 07 00 00 05 07 00 00     ................
     260:	00 00 00 00                                         ....

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200000f0 	.word	0x200000f0
     280:	00000000 	.word	0x00000000
     284:	00003234 	.word	0x00003234

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00003234 	.word	0x00003234
     2c4:	200000f4 	.word	0x200000f4
     2c8:	00003234 	.word	0x00003234
     2cc:	00000000 	.word	0x00000000

000002d0 <mdmComms_ParseModemResponse>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
void mdmComms_ParseModemResponse(AT_CMD_TYPE cmd,uint8_t* resp)
{
     2d0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2d2:	b08f      	sub	sp, #60	; 0x3c
     2d4:	460d      	mov	r5, r1
	uint8_t Buffer[50];
	uint8_t parseCnt = 0;
	MODEM_COMM_TYPE cmdData = ModemComms[cmd];
     2d6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     2da:	4b10      	ldr	r3, [pc, #64]	; (31c <mdmComms_ParseModemResponse+0x4c>)
     2dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     2e0:	7844      	ldrb	r4, [r0, #1]
     2e2:	7886      	ldrb	r6, [r0, #2]
	uint8_t startIndex = cmdData.valid.startIndex;
	
	mdmCtrlr_ReadResponseFromModem(Buffer,cmdData.ResponseLength);
     2e4:	7c01      	ldrb	r1, [r0, #16]
     2e6:	a801      	add	r0, sp, #4
     2e8:	4b0d      	ldr	r3, [pc, #52]	; (320 <mdmComms_ParseModemResponse+0x50>)
     2ea:	4798      	blx	r3
	
	while(startIndex < (cmdData.valid.validDataCount + cmdData.valid.startIndex))
     2ec:	4627      	mov	r7, r4
     2ee:	1930      	adds	r0, r6, r4
     2f0:	4284      	cmp	r4, r0
     2f2:	da10      	bge.n	316 <mdmComms_ParseModemResponse+0x46>
     2f4:	4623      	mov	r3, r4
	{
		resp[startIndex - cmdData.valid.startIndex] = Buffer[startIndex];
     2f6:	1bda      	subs	r2, r3, r7
     2f8:	a90e      	add	r1, sp, #56	; 0x38
     2fa:	440b      	add	r3, r1
     2fc:	f813 1c34 	ldrb.w	r1, [r3, #-52]
     300:	54a9      	strb	r1, [r5, r2]
		startIndex++;
     302:	3401      	adds	r4, #1
     304:	b2e4      	uxtb	r4, r4
	while(startIndex < (cmdData.valid.validDataCount + cmdData.valid.startIndex))
     306:	4623      	mov	r3, r4
     308:	4284      	cmp	r4, r0
     30a:	dbf4      	blt.n	2f6 <mdmComms_ParseModemResponse+0x26>
	}
	
	/* Null terminate the string */
	resp[startIndex - cmdData.valid.startIndex] = '\0';
     30c:	1bdb      	subs	r3, r3, r7
     30e:	2200      	movs	r2, #0
     310:	54ea      	strb	r2, [r5, r3]
}
     312:	b00f      	add	sp, #60	; 0x3c
     314:	bdf0      	pop	{r4, r5, r6, r7, pc}
	while(startIndex < (cmdData.valid.validDataCount + cmdData.valid.startIndex))
     316:	4623      	mov	r3, r4
     318:	e7f8      	b.n	30c <mdmComms_ParseModemResponse+0x3c>
     31a:	bf00      	nop
     31c:	00002aac 	.word	0x00002aac
     320:	000004f5 	.word	0x000004f5

00000324 <SendATCommandToModem>:
{
     324:	b508      	push	{r3, lr}
	mdmCtrlr_SendDataToModem(ModemComms[atCmd].AtString,ModemComms[atCmd].CmdLength);
     326:	4b05      	ldr	r3, [pc, #20]	; (33c <SendATCommandToModem+0x18>)
     328:	0082      	lsls	r2, r0, #2
     32a:	1811      	adds	r1, r2, r0
     32c:	eb03 0181 	add.w	r1, r3, r1, lsl #2
     330:	460b      	mov	r3, r1
     332:	7a09      	ldrb	r1, [r1, #8]
     334:	6858      	ldr	r0, [r3, #4]
     336:	4b02      	ldr	r3, [pc, #8]	; (340 <SendATCommandToModem+0x1c>)
     338:	4798      	blx	r3
     33a:	bd08      	pop	{r3, pc}
     33c:	00002aac 	.word	0x00002aac
     340:	000004cd 	.word	0x000004cd

00000344 <mdmComms_GetModemResponse>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmComms_GetModemResponse(AT_CMD_TYPE cmd,uint8_t* response)
{	
     344:	b508      	push	{r3, lr}
	ModemComms[cmd].ParseResponse(cmd,response);
     346:	eb00 0280 	add.w	r2, r0, r0, lsl #2
     34a:	4b03      	ldr	r3, [pc, #12]	; (358 <mdmComms_GetModemResponse+0x14>)
     34c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
     350:	68db      	ldr	r3, [r3, #12]
     352:	4798      	blx	r3
     354:	bd08      	pop	{r3, pc}
     356:	bf00      	nop
     358:	00002aac 	.word	0x00002aac

0000035c <mdmCtrlr_DataCommInit>:
**
** Description:        Initializes the SERCOM3 UART Module for Modem Data.
**
**===========================================================================*/
void mdmCtrlr_DataCommInit(void)
{
     35c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t initStatus;
	
	initStatus = _usart_async_init(&MODEM_DATA,SERCOM3);
     35e:	491e      	ldr	r1, [pc, #120]	; (3d8 <mdmCtrlr_DataCommInit+0x7c>)
     360:	481e      	ldr	r0, [pc, #120]	; (3dc <mdmCtrlr_DataCommInit+0x80>)
     362:	4b1f      	ldr	r3, [pc, #124]	; (3e0 <mdmCtrlr_DataCommInit+0x84>)
     364:	4798      	blx	r3
	
	if(initStatus == ERR_NONE)
     366:	b180      	cbz	r0, 38a <mdmCtrlr_DataCommInit+0x2e>
		sprintf(printBuff,"MODEM DATA UART (SERCOM3) initialized\r\n");
		SerialDebugPrint(printBuff,sizeof(printBuff));
	}
	else
	{
		sprintf(printBuff,"SERCOM3 not initialized\r\n");
     368:	4d1e      	ldr	r5, [pc, #120]	; (3e4 <mdmCtrlr_DataCommInit+0x88>)
     36a:	4c1f      	ldr	r4, [pc, #124]	; (3e8 <mdmCtrlr_DataCommInit+0x8c>)
     36c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     36e:	6028      	str	r0, [r5, #0]
     370:	6069      	str	r1, [r5, #4]
     372:	60aa      	str	r2, [r5, #8]
     374:	60eb      	str	r3, [r5, #12]
     376:	cc03      	ldmia	r4!, {r0, r1}
     378:	6128      	str	r0, [r5, #16]
     37a:	6169      	str	r1, [r5, #20]
     37c:	8823      	ldrh	r3, [r4, #0]
     37e:	832b      	strh	r3, [r5, #24]
		SerialDebugPrint(printBuff,sizeof(printBuff));
     380:	2128      	movs	r1, #40	; 0x28
     382:	4628      	mov	r0, r5
     384:	4b19      	ldr	r3, [pc, #100]	; (3ec <mdmCtrlr_DataCommInit+0x90>)
     386:	4798      	blx	r3
     388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		initStatus = ringbuffer_init(&RxRingBuffer, ModemRxDatabuffer, SIZE_MODEM_RX_DATA_BUF);
     38a:	f44f 6200 	mov.w	r2, #2048	; 0x800
     38e:	4918      	ldr	r1, [pc, #96]	; (3f0 <mdmCtrlr_DataCommInit+0x94>)
     390:	4818      	ldr	r0, [pc, #96]	; (3f4 <mdmCtrlr_DataCommInit+0x98>)
     392:	4b19      	ldr	r3, [pc, #100]	; (3f8 <mdmCtrlr_DataCommInit+0x9c>)
     394:	4798      	blx	r3
	if(initStatus == ERR_NONE)
     396:	2800      	cmp	r0, #0
     398:	d1e6      	bne.n	368 <mdmCtrlr_DataCommInit+0xc>
		_usart_async_set_irq_state(&MODEM_DATA,USART_ASYNC_RX_DONE,true);
     39a:	4c10      	ldr	r4, [pc, #64]	; (3dc <mdmCtrlr_DataCommInit+0x80>)
     39c:	2201      	movs	r2, #1
     39e:	4611      	mov	r1, r2
     3a0:	4620      	mov	r0, r4
     3a2:	4b16      	ldr	r3, [pc, #88]	; (3fc <mdmCtrlr_DataCommInit+0xa0>)
     3a4:	4798      	blx	r3
		_usart_async_enable(&MODEM_DATA);
     3a6:	4620      	mov	r0, r4
     3a8:	4b15      	ldr	r3, [pc, #84]	; (400 <mdmCtrlr_DataCommInit+0xa4>)
     3aa:	4798      	blx	r3
		sprintf(printBuff,"MODEM DATA UART (SERCOM3) initialized\r\n");
     3ac:	4c15      	ldr	r4, [pc, #84]	; (404 <mdmCtrlr_DataCommInit+0xa8>)
     3ae:	4d0d      	ldr	r5, [pc, #52]	; (3e4 <mdmCtrlr_DataCommInit+0x88>)
     3b0:	f104 0720 	add.w	r7, r4, #32
     3b4:	4626      	mov	r6, r4
     3b6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     3b8:	6028      	str	r0, [r5, #0]
     3ba:	6069      	str	r1, [r5, #4]
     3bc:	60aa      	str	r2, [r5, #8]
     3be:	60eb      	str	r3, [r5, #12]
     3c0:	4634      	mov	r4, r6
     3c2:	3510      	adds	r5, #16
     3c4:	42be      	cmp	r6, r7
     3c6:	d1f5      	bne.n	3b4 <mdmCtrlr_DataCommInit+0x58>
     3c8:	cc03      	ldmia	r4!, {r0, r1}
     3ca:	6028      	str	r0, [r5, #0]
     3cc:	6069      	str	r1, [r5, #4]
		SerialDebugPrint(printBuff,sizeof(printBuff));
     3ce:	2128      	movs	r1, #40	; 0x28
     3d0:	4804      	ldr	r0, [pc, #16]	; (3e4 <mdmCtrlr_DataCommInit+0x88>)
     3d2:	4b06      	ldr	r3, [pc, #24]	; (3ec <mdmCtrlr_DataCommInit+0x90>)
     3d4:	4798      	blx	r3
     3d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     3d8:	41014000 	.word	0x41014000
     3dc:	20000000 	.word	0x20000000
     3e0:	00001cb1 	.word	0x00001cb1
     3e4:	20000fe0 	.word	0x20000fe0
     3e8:	00002b84 	.word	0x00002b84
     3ec:	00000661 	.word	0x00000661
     3f0:	200007d0 	.word	0x200007d0
     3f4:	20000fd0 	.word	0x20000fd0
     3f8:	000012e9 	.word	0x000012e9
     3fc:	00001d4d 	.word	0x00001d4d
     400:	00001d15 	.word	0x00001d15
     404:	00002ba0 	.word	0x00002ba0

00000408 <SERCOM3_0_Handler>:
**
** Description:        DRE: TX Data Register Empty Interrupt
**
**===========================================================================*/
void SERCOM3_0_Handler( void )
{
     408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* DRE: TX Data Register Empty */
	sprintf(printBuff,"Modem Data Tx Data Reg Empty CallBack\r\n");
     40a:	4c0c      	ldr	r4, [pc, #48]	; (43c <SERCOM3_0_Handler+0x34>)
     40c:	4d0c      	ldr	r5, [pc, #48]	; (440 <SERCOM3_0_Handler+0x38>)
     40e:	f104 0720 	add.w	r7, r4, #32
     412:	4626      	mov	r6, r4
     414:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     416:	6028      	str	r0, [r5, #0]
     418:	6069      	str	r1, [r5, #4]
     41a:	60aa      	str	r2, [r5, #8]
     41c:	60eb      	str	r3, [r5, #12]
     41e:	4634      	mov	r4, r6
     420:	3510      	adds	r5, #16
     422:	42be      	cmp	r6, r7
     424:	d1f5      	bne.n	412 <SERCOM3_0_Handler+0xa>
     426:	cc03      	ldmia	r4!, {r0, r1}
     428:	6028      	str	r0, [r5, #0]
     42a:	6069      	str	r1, [r5, #4]
	SerialDebugPrint(printBuff,sizeof(printBuff));
     42c:	2128      	movs	r1, #40	; 0x28
     42e:	4804      	ldr	r0, [pc, #16]	; (440 <SERCOM3_0_Handler+0x38>)
     430:	4b04      	ldr	r3, [pc, #16]	; (444 <SERCOM3_0_Handler+0x3c>)
     432:	4798      	blx	r3
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
}

static inline void hri_sercomusart_clear_interrupt_DRE_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
     434:	2201      	movs	r2, #1
     436:	4b04      	ldr	r3, [pc, #16]	; (448 <SERCOM3_0_Handler+0x40>)
     438:	761a      	strb	r2, [r3, #24]
     43a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     43c:	00002bc8 	.word	0x00002bc8
     440:	20000fe0 	.word	0x20000fe0
     444:	00000661 	.word	0x00000661
     448:	41014000 	.word	0x41014000

0000044c <SERCOM3_1_Handler>:
**
** Description:        TXC : Transmit Complete Interrupt
**
**===========================================================================*/
void SERCOM3_1_Handler(void )
{
     44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* TXC : Transmit Complete */
	sprintf(printBuff,"Modem Data Tx byte Complete Callback\r\n");
     44e:	4e0e      	ldr	r6, [pc, #56]	; (488 <SERCOM3_1_Handler+0x3c>)
     450:	4c0e      	ldr	r4, [pc, #56]	; (48c <SERCOM3_1_Handler+0x40>)
     452:	f106 0720 	add.w	r7, r6, #32
     456:	4635      	mov	r5, r6
     458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
     45a:	6020      	str	r0, [r4, #0]
     45c:	6061      	str	r1, [r4, #4]
     45e:	60a2      	str	r2, [r4, #8]
     460:	60e3      	str	r3, [r4, #12]
     462:	462e      	mov	r6, r5
     464:	3410      	adds	r4, #16
     466:	42bd      	cmp	r5, r7
     468:	d1f5      	bne.n	456 <SERCOM3_1_Handler+0xa>
     46a:	6828      	ldr	r0, [r5, #0]
     46c:	6020      	str	r0, [r4, #0]
     46e:	88aa      	ldrh	r2, [r5, #4]
     470:	79ab      	ldrb	r3, [r5, #6]
     472:	80a2      	strh	r2, [r4, #4]
     474:	71a3      	strb	r3, [r4, #6]
	SerialDebugPrint(printBuff,sizeof(printBuff));
     476:	2128      	movs	r1, #40	; 0x28
     478:	4804      	ldr	r0, [pc, #16]	; (48c <SERCOM3_1_Handler+0x40>)
     47a:	4b05      	ldr	r3, [pc, #20]	; (490 <SERCOM3_1_Handler+0x44>)
     47c:	4798      	blx	r3
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_TXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
     47e:	2202      	movs	r2, #2
     480:	4b04      	ldr	r3, [pc, #16]	; (494 <SERCOM3_1_Handler+0x48>)
     482:	761a      	strb	r2, [r3, #24]
     484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     486:	bf00      	nop
     488:	00002bf0 	.word	0x00002bf0
     48c:	20000fe0 	.word	0x20000fe0
     490:	00000661 	.word	0x00000661
     494:	41014000 	.word	0x41014000

00000498 <SERCOM3_2_Handler>:
**
** Description:        RXC : Receive Complete Interrupt
**
**===========================================================================*/
void SERCOM3_2_Handler( void )
{
     498:	b538      	push	{r3, r4, r5, lr}
	uint8_t rcvdChar = 0;
	while (!_usart_async_is_byte_received(&MODEM_DATA));
     49a:	4d07      	ldr	r5, [pc, #28]	; (4b8 <SERCOM3_2_Handler+0x20>)
     49c:	4c07      	ldr	r4, [pc, #28]	; (4bc <SERCOM3_2_Handler+0x24>)
     49e:	4628      	mov	r0, r5
     4a0:	47a0      	blx	r4
     4a2:	2800      	cmp	r0, #0
     4a4:	d0fb      	beq.n	49e <SERCOM3_2_Handler+0x6>
	rcvdChar = _usart_async_read_byte(&MODEM_DATA);
     4a6:	4804      	ldr	r0, [pc, #16]	; (4b8 <SERCOM3_2_Handler+0x20>)
     4a8:	4b05      	ldr	r3, [pc, #20]	; (4c0 <SERCOM3_2_Handler+0x28>)
     4aa:	4798      	blx	r3
	ringbuffer_put(&RxRingBuffer, rcvdChar);
     4ac:	4601      	mov	r1, r0
     4ae:	4805      	ldr	r0, [pc, #20]	; (4c4 <SERCOM3_2_Handler+0x2c>)
     4b0:	4b05      	ldr	r3, [pc, #20]	; (4c8 <SERCOM3_2_Handler+0x30>)
     4b2:	4798      	blx	r3
     4b4:	bd38      	pop	{r3, r4, r5, pc}
     4b6:	bf00      	nop
     4b8:	20000000 	.word	0x20000000
     4bc:	00001d41 	.word	0x00001d41
     4c0:	00001d2f 	.word	0x00001d2f
     4c4:	20000fd0 	.word	0x20000fd0
     4c8:	0000137d 	.word	0x0000137d

000004cc <mdmCtrlr_SendDataToModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
uint32_t mdmCtrlr_SendDataToModem(const uint8_t *const TxData,const uint16_t length)
{
     4cc:	b570      	push	{r4, r5, r6, lr}
     4ce:	4605      	mov	r5, r0
     4d0:	460e      	mov	r6, r1
	_usart_async_enable(&MODEM_DATA);
     4d2:	4c05      	ldr	r4, [pc, #20]	; (4e8 <mdmCtrlr_SendDataToModem+0x1c>)
     4d4:	4620      	mov	r0, r4
     4d6:	4b05      	ldr	r3, [pc, #20]	; (4ec <mdmCtrlr_SendDataToModem+0x20>)
     4d8:	4798      	blx	r3
	return usart_async_write(&MODEM_DATA, TxData, length);
     4da:	4632      	mov	r2, r6
     4dc:	4629      	mov	r1, r5
     4de:	4620      	mov	r0, r4
     4e0:	4b03      	ldr	r3, [pc, #12]	; (4f0 <mdmCtrlr_SendDataToModem+0x24>)
     4e2:	4798      	blx	r3
}
     4e4:	bd70      	pop	{r4, r5, r6, pc}
     4e6:	bf00      	nop
     4e8:	20000000 	.word	0x20000000
     4ec:	00001d15 	.word	0x00001d15
     4f0:	000005dd 	.word	0x000005dd

000004f4 <mdmCtrlr_ReadResponseFromModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
void mdmCtrlr_ReadResponseFromModem(uint8_t *const buf, const uint16_t length)
{
     4f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     4f8:	b082      	sub	sp, #8
     4fa:	4606      	mov	r6, r0
     4fc:	460d      	mov	r5, r1
	uint8_t readCnt = 0;
	if (ringbuffer_num(&RxRingBuffer) >= length)
     4fe:	480e      	ldr	r0, [pc, #56]	; (538 <mdmCtrlr_ReadResponseFromModem+0x44>)
     500:	4b0e      	ldr	r3, [pc, #56]	; (53c <mdmCtrlr_ReadResponseFromModem+0x48>)
     502:	4798      	blx	r3
     504:	42a8      	cmp	r0, r5
     506:	d202      	bcs.n	50e <mdmCtrlr_ReadResponseFromModem+0x1a>
		{
			ringbuffer_get(&RxRingBuffer, &buf[readCnt++]);
		}
		CRITICAL_SECTION_LEAVE()
	}	
}
     508:	b002      	add	sp, #8
     50a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		CRITICAL_SECTION_ENTER()
     50e:	a801      	add	r0, sp, #4
     510:	4b0b      	ldr	r3, [pc, #44]	; (540 <mdmCtrlr_ReadResponseFromModem+0x4c>)
     512:	4798      	blx	r3
		while (readCnt < length)
     514:	b165      	cbz	r5, 530 <mdmCtrlr_ReadResponseFromModem+0x3c>
     516:	2100      	movs	r1, #0
			ringbuffer_get(&RxRingBuffer, &buf[readCnt++]);
     518:	f8df 801c 	ldr.w	r8, [pc, #28]	; 538 <mdmCtrlr_ReadResponseFromModem+0x44>
     51c:	4f09      	ldr	r7, [pc, #36]	; (544 <mdmCtrlr_ReadResponseFromModem+0x50>)
     51e:	1c4c      	adds	r4, r1, #1
     520:	b2e4      	uxtb	r4, r4
     522:	4431      	add	r1, r6
     524:	4640      	mov	r0, r8
     526:	47b8      	blx	r7
     528:	4621      	mov	r1, r4
		while (readCnt < length)
     52a:	b2a4      	uxth	r4, r4
     52c:	42a5      	cmp	r5, r4
     52e:	d8f6      	bhi.n	51e <mdmCtrlr_ReadResponseFromModem+0x2a>
		CRITICAL_SECTION_LEAVE()
     530:	a801      	add	r0, sp, #4
     532:	4b05      	ldr	r3, [pc, #20]	; (548 <mdmCtrlr_ReadResponseFromModem+0x54>)
     534:	4798      	blx	r3
}
     536:	e7e7      	b.n	508 <mdmCtrlr_ReadResponseFromModem+0x14>
     538:	20000fd0 	.word	0x20000fd0
     53c:	000013bd 	.word	0x000013bd
     540:	00000fb9 	.word	0x00000fb9
     544:	00001339 	.word	0x00001339
     548:	00000fc7 	.word	0x00000fc7

0000054c <modemPowerInit>:

/* Perform the HL7618RD modem power on sequence */
/* I FEEL LIKE SOMETHING WRONG HERE */

void modemPowerInit(void)
{
     54c:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     54e:	4c1d      	ldr	r4, [pc, #116]	; (5c4 <modemPowerInit+0x78>)
     550:	f44f 3580 	mov.w	r5, #65536	; 0x10000
     554:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     558:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     55c:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
     560:	4919      	ldr	r1, [pc, #100]	; (5c8 <modemPowerInit+0x7c>)
     562:	f8c4 10a8 	str.w	r1, [r4, #168]	; 0xa8
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     566:	f894 20d0 	ldrb.w	r2, [r4, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
     56a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     56e:	f884 20d0 	strb.w	r2, [r4, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     572:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     576:	f44f 2000 	mov.w	r0, #524288	; 0x80000
     57a:	60a0      	str	r0, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     57c:	62a3      	str	r3, [r4, #40]	; 0x28
     57e:	4a13      	ldr	r2, [pc, #76]	; (5cc <modemPowerInit+0x80>)
     580:	62a2      	str	r2, [r4, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     582:	f894 2053 	ldrb.w	r2, [r4, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     586:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     58a:	f884 2053 	strb.w	r2, [r4, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     58e:	6160      	str	r0, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     590:	60a5      	str	r5, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     592:	62a3      	str	r3, [r4, #40]	; 0x28
     594:	62a1      	str	r1, [r4, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     596:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     59a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     59e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5a2:	6165      	str	r5, [r4, #20]

	gpio_set_pin_direction(MODEM_DTR, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(MODEM_DTR, GPIO_PIN_FUNCTION_OFF);
	//gpio_set_pin_pull_mode(MODEM_DTR, GPIO_PULL_UP);
	gpio_set_pin_level(MODEM_DTR,false);
	delay_ms(500);
     5a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     5a8:	4e09      	ldr	r6, [pc, #36]	; (5d0 <modemPowerInit+0x84>)
     5aa:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     5ac:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
	
	/* Give a short 50 ms positive pulse on MODEM ON Pin */
	gpio_set_pin_level(MODEM_ON,true);
	delay_ms(50);
     5b0:	2032      	movs	r0, #50	; 0x32
     5b2:	47b0      	blx	r6
	
	/* make MODEM ON to default level */
	//gpio_set_pin_level(MODEM_ON,false);
	delay_ms(3000);
     5b4:	f640 30b8 	movw	r0, #3000	; 0xbb8
     5b8:	47b0      	blx	r6
	
	SerialDebugPrint((uint8_t*)"Modem Power On initialization Completed\r\n",41);
     5ba:	2129      	movs	r1, #41	; 0x29
     5bc:	4805      	ldr	r0, [pc, #20]	; (5d4 <modemPowerInit+0x88>)
     5be:	4b06      	ldr	r3, [pc, #24]	; (5d8 <modemPowerInit+0x8c>)
     5c0:	4798      	blx	r3
     5c2:	bd70      	pop	{r4, r5, r6, pc}
     5c4:	41008000 	.word	0x41008000
     5c8:	c0000001 	.word	0xc0000001
     5cc:	c0000008 	.word	0xc0000008
     5d0:	00001029 	.word	0x00001029
     5d4:	00002c38 	.word	0x00002c38
     5d8:	00000661 	.word	0x00000661

000005dc <usart_async_write>:
 *  Author: anilj
 */ 
#include "Apps/UartDriver/include/UartDriver.h"
uint8_t TxBuf[10] = {0};
int32_t usart_async_write(struct _usart_async_device *const device,const uint8_t *const buf, const uint16_t length)
{
     5dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     5e0:	4604      	mov	r4, r0
     5e2:	460e      	mov	r6, r1
     5e4:	4691      	mov	r9, r2
	uint32_t offset = 0;
	
	while (!_usart_async_is_byte_sent(device));
     5e6:	4d0e      	ldr	r5, [pc, #56]	; (620 <usart_async_write+0x44>)
     5e8:	4620      	mov	r0, r4
     5ea:	47a8      	blx	r5
     5ec:	2800      	cmp	r0, #0
     5ee:	d0fb      	beq.n	5e8 <usart_async_write+0xc>
     5f0:	3e01      	subs	r6, #1
     5f2:	f8df 8030 	ldr.w	r8, [pc, #48]	; 624 <usart_async_write+0x48>
     5f6:	2700      	movs	r7, #0
	
	do {
		TxBuf[offset] = buf[offset];
		_usart_async_write_byte(device, buf[offset]);
     5f8:	f8df a02c 	ldr.w	sl, [pc, #44]	; 628 <usart_async_write+0x4c>
		while (!_usart_async_is_byte_sent(device))
     5fc:	4d08      	ldr	r5, [pc, #32]	; (620 <usart_async_write+0x44>)
		TxBuf[offset] = buf[offset];
     5fe:	7873      	ldrb	r3, [r6, #1]
     600:	f808 3b01 	strb.w	r3, [r8], #1
		_usart_async_write_byte(device, buf[offset]);
     604:	f816 1f01 	ldrb.w	r1, [r6, #1]!
     608:	4620      	mov	r0, r4
     60a:	47d0      	blx	sl
		while (!_usart_async_is_byte_sent(device))
     60c:	4620      	mov	r0, r4
     60e:	47a8      	blx	r5
     610:	2800      	cmp	r0, #0
     612:	d0fb      	beq.n	60c <usart_async_write+0x30>
		;
	} while (++offset < length);
     614:	3701      	adds	r7, #1
     616:	454f      	cmp	r7, r9
     618:	d3f1      	bcc.n	5fe <usart_async_write+0x22>

	return (int32_t)offset;
}
     61a:	4638      	mov	r0, r7
     61c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     620:	00001d37 	.word	0x00001d37
     624:	2000010c 	.word	0x2000010c
     628:	00001d29 	.word	0x00001d29

0000062c <SerialDebugTxByteSentCallBack>:
     62c:	2302      	movs	r3, #2
     62e:	7603      	strb	r3, [r0, #24]
     630:	4770      	bx	lr

00000632 <SerialDebugErrorCallBack>:
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
     632:	2380      	movs	r3, #128	; 0x80
     634:	7603      	strb	r3, [r0, #24]
     636:	4770      	bx	lr

00000638 <SerialDebugPrintInit>:
	.usart_cb.rx_done_cb = NULL,
	.usart_cb.error_cb = SerialDebugErrorCallBack,
};

void SerialDebugPrintInit(void)
{
     638:	b510      	push	{r4, lr}
	uint32_t initStatus;
	
	initStatus = _usart_async_init(&DEBUG_PRINT,SERCOM5);
     63a:	4c05      	ldr	r4, [pc, #20]	; (650 <SerialDebugPrintInit+0x18>)
     63c:	4905      	ldr	r1, [pc, #20]	; (654 <SerialDebugPrintInit+0x1c>)
     63e:	4620      	mov	r0, r4
     640:	4b05      	ldr	r3, [pc, #20]	; (658 <SerialDebugPrintInit+0x20>)
     642:	4798      	blx	r3
	{
		/* SERCOM5 initialization failed */	
	}
	
	/* Enable only the UART RX Interrupt */
	_usart_async_set_irq_state(&DEBUG_PRINT,USART_ASYNC_RX_DONE,true);
     644:	2201      	movs	r2, #1
     646:	4611      	mov	r1, r2
     648:	4620      	mov	r0, r4
     64a:	4b04      	ldr	r3, [pc, #16]	; (65c <SerialDebugPrintInit+0x24>)
     64c:	4798      	blx	r3
     64e:	bd10      	pop	{r4, pc}
     650:	2000001c 	.word	0x2000001c
     654:	43000400 	.word	0x43000400
     658:	00001cb1 	.word	0x00001cb1
     65c:	00001d4d 	.word	0x00001d4d

00000660 <SerialDebugPrint>:
}


void SerialDebugPrint(const uint8_t *const dataToPrint,const uint16_t length)
{
     660:	b570      	push	{r4, r5, r6, lr}
     662:	4605      	mov	r5, r0
     664:	460e      	mov	r6, r1
	_usart_async_enable(&DEBUG_PRINT);
     666:	4c05      	ldr	r4, [pc, #20]	; (67c <SerialDebugPrint+0x1c>)
     668:	4620      	mov	r0, r4
     66a:	4b05      	ldr	r3, [pc, #20]	; (680 <SerialDebugPrint+0x20>)
     66c:	4798      	blx	r3
	
	usart_async_write(&DEBUG_PRINT, dataToPrint, length);
     66e:	4632      	mov	r2, r6
     670:	4629      	mov	r1, r5
     672:	4620      	mov	r0, r4
     674:	4b03      	ldr	r3, [pc, #12]	; (684 <SerialDebugPrint+0x24>)
     676:	4798      	blx	r3
     678:	bd70      	pop	{r4, r5, r6, pc}
     67a:	bf00      	nop
     67c:	2000001c 	.word	0x2000001c
     680:	00001d15 	.word	0x00001d15
     684:	000005dd 	.word	0x000005dd

00000688 <SerialDebugTxDoneCallBack>:
{
     688:	b510      	push	{r4, lr}
     68a:	4604      	mov	r4, r0
	SerialDebugPrint((uint8_t*)"Tx serial Debug Done\r\n",22);
     68c:	2116      	movs	r1, #22
     68e:	4803      	ldr	r0, [pc, #12]	; (69c <SerialDebugTxDoneCallBack+0x14>)
     690:	4b03      	ldr	r3, [pc, #12]	; (6a0 <SerialDebugTxDoneCallBack+0x18>)
     692:	4798      	blx	r3
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
     694:	2301      	movs	r3, #1
     696:	7623      	strb	r3, [r4, #24]
     698:	bd10      	pop	{r4, pc}
     69a:	bf00      	nop
     69c:	00002c94 	.word	0x00002c94
     6a0:	00000661 	.word	0x00000661

000006a4 <SERCOM5_2_Handler>:
/* UART Rx Interrupt Handler */ 
/*
 **** Just echo back the char entered on the serial terminal****
 */
void SERCOM5_2_Handler( void )
{
     6a4:	b538      	push	{r3, r4, r5, lr}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_RXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
     6a6:	2204      	movs	r2, #4
     6a8:	4b0b      	ldr	r3, [pc, #44]	; (6d8 <SERCOM5_2_Handler+0x34>)
     6aa:	761a      	strb	r2, [r3, #24]
	//SerialDebugPrint((uint8_t*)"Serial Rx Complete CallBack\r\n",19);
	hri_sercomusart_clear_interrupt_RXC_bit(SERCOM5);
	
	while (!_usart_async_is_byte_received(&DEBUG_PRINT));
     6ac:	4d0b      	ldr	r5, [pc, #44]	; (6dc <SERCOM5_2_Handler+0x38>)
     6ae:	4c0c      	ldr	r4, [pc, #48]	; (6e0 <SERCOM5_2_Handler+0x3c>)
     6b0:	4628      	mov	r0, r5
     6b2:	47a0      	blx	r4
     6b4:	2800      	cmp	r0, #0
     6b6:	d0fb      	beq.n	6b0 <SERCOM5_2_Handler+0xc>
	
	rcvdChar[0] = _usart_async_read_byte(&DEBUG_PRINT);
     6b8:	4808      	ldr	r0, [pc, #32]	; (6dc <SERCOM5_2_Handler+0x38>)
     6ba:	4b0a      	ldr	r3, [pc, #40]	; (6e4 <SERCOM5_2_Handler+0x40>)
     6bc:	4798      	blx	r3
     6be:	490a      	ldr	r1, [pc, #40]	; (6e8 <SERCOM5_2_Handler+0x44>)
     6c0:	7008      	strb	r0, [r1, #0]
	rcvdChar[1] = '\0';
     6c2:	2300      	movs	r3, #0
     6c4:	704b      	strb	r3, [r1, #1]
	sprintf((char*)printBuf,"%s",rcvdChar);
     6c6:	4c09      	ldr	r4, [pc, #36]	; (6ec <SERCOM5_2_Handler+0x48>)
     6c8:	4620      	mov	r0, r4
     6ca:	4b09      	ldr	r3, [pc, #36]	; (6f0 <SERCOM5_2_Handler+0x4c>)
     6cc:	4798      	blx	r3
	SerialDebugPrint(printBuf,sizeof(printBuf));
     6ce:	2105      	movs	r1, #5
     6d0:	4620      	mov	r0, r4
     6d2:	4b08      	ldr	r3, [pc, #32]	; (6f4 <SERCOM5_2_Handler+0x50>)
     6d4:	4798      	blx	r3
     6d6:	bd38      	pop	{r3, r4, r5, pc}
     6d8:	43000400 	.word	0x43000400
     6dc:	2000001c 	.word	0x2000001c
     6e0:	00001d41 	.word	0x00001d41
     6e4:	00001d2f 	.word	0x00001d2f
     6e8:	20001020 	.word	0x20001020
     6ec:	20001024 	.word	0x20001024
     6f0:	00002a9d 	.word	0x00002a9d
     6f4:	00000661 	.word	0x00000661

000006f8 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
**/
void atmel_start_init(void)
{
     6f8:	b508      	push	{r3, lr}
	system_init();
     6fa:	4b01      	ldr	r3, [pc, #4]	; (700 <atmel_start_init+0x8>)
     6fc:	4798      	blx	r3
     6fe:	bd08      	pop	{r3, pc}
     700:	00000e39 	.word	0x00000e39

00000704 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     704:	e7fe      	b.n	704 <Dummy_Handler>
	...

00000708 <Reset_Handler>:
{
     708:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     70a:	4b1c      	ldr	r3, [pc, #112]	; (77c <Reset_Handler+0x74>)
     70c:	4a1c      	ldr	r2, [pc, #112]	; (780 <Reset_Handler+0x78>)
     70e:	429a      	cmp	r2, r3
     710:	d010      	beq.n	734 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     712:	4b1c      	ldr	r3, [pc, #112]	; (784 <Reset_Handler+0x7c>)
     714:	4a19      	ldr	r2, [pc, #100]	; (77c <Reset_Handler+0x74>)
     716:	429a      	cmp	r2, r3
     718:	d20c      	bcs.n	734 <Reset_Handler+0x2c>
     71a:	3b01      	subs	r3, #1
     71c:	1a9b      	subs	r3, r3, r2
     71e:	f023 0303 	bic.w	r3, r3, #3
     722:	3304      	adds	r3, #4
     724:	4413      	add	r3, r2
     726:	4916      	ldr	r1, [pc, #88]	; (780 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     728:	f851 0b04 	ldr.w	r0, [r1], #4
     72c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     730:	429a      	cmp	r2, r3
     732:	d1f9      	bne.n	728 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     734:	4b14      	ldr	r3, [pc, #80]	; (788 <Reset_Handler+0x80>)
     736:	4a15      	ldr	r2, [pc, #84]	; (78c <Reset_Handler+0x84>)
     738:	429a      	cmp	r2, r3
     73a:	d20a      	bcs.n	752 <Reset_Handler+0x4a>
     73c:	3b01      	subs	r3, #1
     73e:	1a9b      	subs	r3, r3, r2
     740:	f023 0303 	bic.w	r3, r3, #3
     744:	3304      	adds	r3, #4
     746:	4413      	add	r3, r2
                *pDest++ = 0;
     748:	2100      	movs	r1, #0
     74a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     74e:	4293      	cmp	r3, r2
     750:	d1fb      	bne.n	74a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     752:	4b0f      	ldr	r3, [pc, #60]	; (790 <Reset_Handler+0x88>)
     754:	4a0f      	ldr	r2, [pc, #60]	; (794 <Reset_Handler+0x8c>)
     756:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     75a:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     75c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     760:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     764:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     768:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     76c:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     770:	4b09      	ldr	r3, [pc, #36]	; (798 <Reset_Handler+0x90>)
     772:	4798      	blx	r3
        main();
     774:	4b09      	ldr	r3, [pc, #36]	; (79c <Reset_Handler+0x94>)
     776:	4798      	blx	r3
     778:	e7fe      	b.n	778 <Reset_Handler+0x70>
     77a:	bf00      	nop
     77c:	20000000 	.word	0x20000000
     780:	00003234 	.word	0x00003234
     784:	200000f0 	.word	0x200000f0
     788:	20001224 	.word	0x20001224
     78c:	200000f0 	.word	0x200000f0
     790:	e000ed00 	.word	0xe000ed00
     794:	00000000 	.word	0x00000000
     798:	00002a45 	.word	0x00002a45
     79c:	000026ed 	.word	0x000026ed

000007a0 <AC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBCMASK_AC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_AC;
     7a0:	4a04      	ldr	r2, [pc, #16]	; (7b4 <AC_0_CLOCK_init+0x14>)
     7a2:	69d3      	ldr	r3, [r2, #28]
     7a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     7a8:	61d3      	str	r3, [r2, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     7aa:	2240      	movs	r2, #64	; 0x40
     7ac:	4b02      	ldr	r3, [pc, #8]	; (7b8 <AC_0_CLOCK_init+0x18>)
     7ae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
     7b2:	4770      	bx	lr
     7b4:	40000800 	.word	0x40000800
     7b8:	40001c00 	.word	0x40001c00

000007bc <AC_0_init>:
	hri_mclk_set_APBCMASK_AC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, AC_GCLK_ID, CONF_GCLK_AC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void AC_0_init(void)
{
     7bc:	b508      	push	{r3, lr}
	AC_0_CLOCK_init();
     7be:	4b03      	ldr	r3, [pc, #12]	; (7cc <AC_0_init+0x10>)
     7c0:	4798      	blx	r3
	ac_sync_init(&AC_0, AC);
     7c2:	4903      	ldr	r1, [pc, #12]	; (7d0 <AC_0_init+0x14>)
     7c4:	4803      	ldr	r0, [pc, #12]	; (7d4 <AC_0_init+0x18>)
     7c6:	4b04      	ldr	r3, [pc, #16]	; (7d8 <AC_0_init+0x1c>)
     7c8:	4798      	blx	r3
     7ca:	bd08      	pop	{r3, pc}
     7cc:	000007a1 	.word	0x000007a1
     7d0:	42002000 	.word	0x42002000
     7d4:	200010cc 	.word	0x200010cc
     7d8:	00000f59 	.word	0x00000f59

000007dc <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     7dc:	4b5d      	ldr	r3, [pc, #372]	; (954 <ADC_0_PORT_init+0x178>)
     7de:	2204      	movs	r2, #4
     7e0:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     7e2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     7e6:	629a      	str	r2, [r3, #40]	; 0x28
     7e8:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     7ec:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7ee:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
     7f2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7f6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7fa:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7fe:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     802:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     806:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     80a:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     80e:	2108      	movs	r1, #8
     810:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     812:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     816:	6299      	str	r1, [r3, #40]	; 0x28
     818:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     81a:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
     81e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     822:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     826:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     82a:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     82e:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     832:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     836:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     83a:	f44f 7180 	mov.w	r1, #256	; 0x100
     83e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     842:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     846:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     84a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     84e:	f893 10c8 	ldrb.w	r1, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     852:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     856:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     85a:	f883 10c8 	strb.w	r1, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     85e:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     862:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     866:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     86a:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     86e:	f44f 7100 	mov.w	r1, #512	; 0x200
     872:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     876:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     87a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     87e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     882:	f893 10c9 	ldrb.w	r1, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     886:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     88a:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     88e:	f883 10c9 	strb.w	r1, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     892:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     896:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     89a:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     89e:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     8a2:	2110      	movs	r1, #16
     8a4:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8a6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     8aa:	6299      	str	r1, [r3, #40]	; 0x28
     8ac:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8ae:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
     8b2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8b6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8ba:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8be:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     8c2:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8c6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8ca:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     8ce:	2120      	movs	r1, #32
     8d0:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8d2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     8d6:	6299      	str	r1, [r3, #40]	; 0x28
     8d8:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     8da:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     8de:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     8e2:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     8e6:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     8ea:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     8ee:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     8f2:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8f6:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     8fa:	2140      	movs	r1, #64	; 0x40
     8fc:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     8fe:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     902:	6299      	str	r1, [r3, #40]	; 0x28
     904:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     906:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
     90a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     90e:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     912:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     916:	f893 1033 	ldrb.w	r1, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     91a:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     91e:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     922:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     926:	2180      	movs	r1, #128	; 0x80
     928:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     92a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     92e:	6299      	str	r1, [r3, #40]	; 0x28
     930:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     932:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     936:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     93a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     93e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     942:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     946:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     94a:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     94e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
     952:	4770      	bx	lr
     954:	41008000 	.word	0x41008000

00000958 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     958:	4a04      	ldr	r2, [pc, #16]	; (96c <ADC_0_CLOCK_init+0x14>)
     95a:	6a13      	ldr	r3, [r2, #32]
     95c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     960:	6213      	str	r3, [r2, #32]
     962:	2241      	movs	r2, #65	; 0x41
     964:	4b02      	ldr	r3, [pc, #8]	; (970 <ADC_0_CLOCK_init+0x18>)
     966:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
     96a:	4770      	bx	lr
     96c:	40000800 	.word	0x40000800
     970:	40001c00 	.word	0x40001c00

00000974 <ADC_0_init>:
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_0_init(void)
{
     974:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
     976:	4b05      	ldr	r3, [pc, #20]	; (98c <ADC_0_init+0x18>)
     978:	4798      	blx	r3
	ADC_0_PORT_init();
     97a:	4b05      	ldr	r3, [pc, #20]	; (990 <ADC_0_init+0x1c>)
     97c:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
     97e:	2200      	movs	r2, #0
     980:	4904      	ldr	r1, [pc, #16]	; (994 <ADC_0_init+0x20>)
     982:	4805      	ldr	r0, [pc, #20]	; (998 <ADC_0_init+0x24>)
     984:	4b05      	ldr	r3, [pc, #20]	; (99c <ADC_0_init+0x28>)
     986:	4798      	blx	r3
     988:	bd08      	pop	{r3, pc}
     98a:	bf00      	nop
     98c:	00000959 	.word	0x00000959
     990:	000007dd 	.word	0x000007dd
     994:	43001c00 	.word	0x43001c00
     998:	200010dc 	.word	0x200010dc
     99c:	00000f89 	.word	0x00000f89

000009a0 <ADC_1_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     9a0:	4a04      	ldr	r2, [pc, #16]	; (9b4 <ADC_1_CLOCK_init+0x14>)
     9a2:	6a13      	ldr	r3, [r2, #32]
     9a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     9a8:	6213      	str	r3, [r2, #32]
     9aa:	2240      	movs	r2, #64	; 0x40
     9ac:	4b02      	ldr	r3, [pc, #8]	; (9b8 <ADC_1_CLOCK_init+0x18>)
     9ae:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
     9b2:	4770      	bx	lr
     9b4:	40000800 	.word	0x40000800
     9b8:	40001c00 	.word	0x40001c00

000009bc <ADC_1_init>:
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_1_init(void)
{
     9bc:	b508      	push	{r3, lr}
	ADC_1_CLOCK_init();
     9be:	4b04      	ldr	r3, [pc, #16]	; (9d0 <ADC_1_init+0x14>)
     9c0:	4798      	blx	r3
	ADC_1_PORT_init();
	adc_sync_init(&ADC_1, ADC1, (void *)NULL);
     9c2:	2200      	movs	r2, #0
     9c4:	4903      	ldr	r1, [pc, #12]	; (9d4 <ADC_1_init+0x18>)
     9c6:	4804      	ldr	r0, [pc, #16]	; (9d8 <ADC_1_init+0x1c>)
     9c8:	4b04      	ldr	r3, [pc, #16]	; (9dc <ADC_1_init+0x20>)
     9ca:	4798      	blx	r3
     9cc:	bd08      	pop	{r3, pc}
     9ce:	bf00      	nop
     9d0:	000009a1 	.word	0x000009a1
     9d4:	43002000 	.word	0x43002000
     9d8:	20001194 	.word	0x20001194
     9dc:	00000f89 	.word	0x00000f89

000009e0 <DAC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_DAC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_DAC;
     9e0:	4a04      	ldr	r2, [pc, #16]	; (9f4 <DAC_0_CLOCK_init+0x14>)
     9e2:	6a13      	ldr	r3, [r2, #32]
     9e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     9e8:	6213      	str	r3, [r2, #32]
     9ea:	2240      	movs	r2, #64	; 0x40
     9ec:	4b02      	ldr	r3, [pc, #8]	; (9f8 <DAC_0_CLOCK_init+0x18>)
     9ee:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     9f2:	4770      	bx	lr
     9f4:	40000800 	.word	0x40000800
     9f8:	40001c00 	.word	0x40001c00

000009fc <DAC_0_init>:
	hri_mclk_set_APBDMASK_DAC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, DAC_GCLK_ID, CONF_GCLK_DAC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void DAC_0_init(void)
{
     9fc:	b508      	push	{r3, lr}
	DAC_0_CLOCK_init();
     9fe:	4b03      	ldr	r3, [pc, #12]	; (a0c <DAC_0_init+0x10>)
     a00:	4798      	blx	r3
	dac_sync_init(&DAC_0, DAC);
     a02:	4903      	ldr	r1, [pc, #12]	; (a10 <DAC_0_init+0x14>)
     a04:	4803      	ldr	r0, [pc, #12]	; (a14 <DAC_0_init+0x18>)
     a06:	4b04      	ldr	r3, [pc, #16]	; (a18 <DAC_0_init+0x1c>)
     a08:	4798      	blx	r3
     a0a:	bd08      	pop	{r3, pc}
     a0c:	000009e1 	.word	0x000009e1
     a10:	43002400 	.word	0x43002400
     a14:	20001104 	.word	0x20001104
     a18:	00000fd5 	.word	0x00000fd5

00000a1c <EXTERNAL_IRQ_0_init>:
	DAC_0_PORT_init();
}

void EXTERNAL_IRQ_0_init(void)
{
     a1c:	b508      	push	{r3, lr}
     a1e:	2240      	movs	r2, #64	; 0x40
     a20:	4b05      	ldr	r3, [pc, #20]	; (a38 <EXTERNAL_IRQ_0_init+0x1c>)
     a22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     a26:	4a05      	ldr	r2, [pc, #20]	; (a3c <EXTERNAL_IRQ_0_init+0x20>)
     a28:	6953      	ldr	r3, [r2, #20]
     a2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     a2e:	6153      	str	r3, [r2, #20]
	hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBAMASK_EIC_bit(MCLK);

	ext_irq_init();
     a30:	4b03      	ldr	r3, [pc, #12]	; (a40 <EXTERNAL_IRQ_0_init+0x24>)
     a32:	4798      	blx	r3
     a34:	bd08      	pop	{r3, pc}
     a36:	bf00      	nop
     a38:	40001c00 	.word	0x40001c00
     a3c:	40000800 	.word	0x40000800
     a40:	0000108d 	.word	0x0000108d

00000a44 <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     a44:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     a46:	4a04      	ldr	r2, [pc, #16]	; (a58 <EVENT_SYSTEM_0_init+0x14>)
     a48:	6993      	ldr	r3, [r2, #24]
     a4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     a4e:	6193      	str	r3, [r2, #24]

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);
	event_system_init();
     a50:	4b02      	ldr	r3, [pc, #8]	; (a5c <EVENT_SYSTEM_0_init+0x18>)
     a52:	4798      	blx	r3
     a54:	bd08      	pop	{r3, pc}
     a56:	bf00      	nop
     a58:	40000800 	.word	0x40000800
     a5c:	00001049 	.word	0x00001049

00000a60 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     a60:	4a02      	ldr	r2, [pc, #8]	; (a6c <FLASH_0_CLOCK_init+0xc>)
     a62:	6913      	ldr	r3, [r2, #16]
     a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     a68:	6113      	str	r3, [r2, #16]
     a6a:	4770      	bx	lr
     a6c:	40000800 	.word	0x40000800

00000a70 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     a70:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     a72:	4b03      	ldr	r3, [pc, #12]	; (a80 <FLASH_0_init+0x10>)
     a74:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     a76:	4903      	ldr	r1, [pc, #12]	; (a84 <FLASH_0_init+0x14>)
     a78:	4803      	ldr	r0, [pc, #12]	; (a88 <FLASH_0_init+0x18>)
     a7a:	4b04      	ldr	r3, [pc, #16]	; (a8c <FLASH_0_init+0x1c>)
     a7c:	4798      	blx	r3
     a7e:	bd08      	pop	{r3, pc}
     a80:	00000a61 	.word	0x00000a61
     a84:	41004000 	.word	0x41004000
     a88:	20001090 	.word	0x20001090
     a8c:	000010c5 	.word	0x000010c5

00000a90 <ModemData_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a90:	4b10      	ldr	r3, [pc, #64]	; (ad4 <ModemData_PORT_init+0x44>)
     a92:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
     a96:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a9a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     aa2:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     aa6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     aaa:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     aae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ab2:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
     ab6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     aba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     abe:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ac2:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     ac6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     aca:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ace:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
     ad2:	4770      	bx	lr
     ad4:	41008000 	.word	0x41008000

00000ad8 <ModemData_CLOCK_init>:
     ad8:	4b06      	ldr	r3, [pc, #24]	; (af4 <ModemData_CLOCK_init+0x1c>)
     ada:	2240      	movs	r2, #64	; 0x40
     adc:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     ae0:	224a      	movs	r2, #74	; 0x4a
     ae2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     ae6:	4a04      	ldr	r2, [pc, #16]	; (af8 <ModemData_CLOCK_init+0x20>)
     ae8:	6993      	ldr	r3, [r2, #24]
     aea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     aee:	6193      	str	r3, [r2, #24]
     af0:	4770      	bx	lr
     af2:	bf00      	nop
     af4:	40001c00 	.word	0x40001c00
     af8:	40000800 	.word	0x40000800

00000afc <ModemData_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void ModemData_init(void)
{
     afc:	b508      	push	{r3, lr}
	ModemData_CLOCK_init();
     afe:	4b03      	ldr	r3, [pc, #12]	; (b0c <ModemData_init+0x10>)
     b00:	4798      	blx	r3
	mdmCtrlr_DataCommInit();
     b02:	4b03      	ldr	r3, [pc, #12]	; (b10 <ModemData_init+0x14>)
     b04:	4798      	blx	r3
	//usart_sync_init(&USART_3, SERCOM3, (void *)NULL);
	//ModemUsartOsInit();
	ModemData_PORT_init();
     b06:	4b03      	ldr	r3, [pc, #12]	; (b14 <ModemData_init+0x18>)
     b08:	4798      	blx	r3
     b0a:	bd08      	pop	{r3, pc}
     b0c:	00000ad9 	.word	0x00000ad9
     b10:	0000035d 	.word	0x0000035d
     b14:	00000a91 	.word	0x00000a91

00000b18 <SerialDebug_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b18:	4b10      	ldr	r3, [pc, #64]	; (b5c <SerialDebug_PORT_init+0x44>)
     b1a:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     b1e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b22:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b26:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b2a:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b2e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b32:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b36:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b3a:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
	tmp &= ~PORT_PINCFG_PMUXEN;
     b3e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b42:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b46:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b4a:	f893 20bb 	ldrb.w	r2, [r3, #187]	; 0xbb
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b4e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b52:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b56:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
     b5a:	4770      	bx	lr
     b5c:	41008000 	.word	0x41008000

00000b60 <SerialDebug_CLOCK_init>:
     b60:	4b06      	ldr	r3, [pc, #24]	; (b7c <SerialDebug_CLOCK_init+0x1c>)
     b62:	2240      	movs	r2, #64	; 0x40
     b64:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     b68:	224a      	movs	r2, #74	; 0x4a
     b6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     b6e:	4a04      	ldr	r2, [pc, #16]	; (b80 <SerialDebug_CLOCK_init+0x20>)
     b70:	6a13      	ldr	r3, [r2, #32]
     b72:	f043 0302 	orr.w	r3, r3, #2
     b76:	6213      	str	r3, [r2, #32]
     b78:	4770      	bx	lr
     b7a:	bf00      	nop
     b7c:	40001c00 	.word	0x40001c00
     b80:	40000800 	.word	0x40000800

00000b84 <SerialDebug_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SerialDebug_init(void)
{
     b84:	b508      	push	{r3, lr}
	SerialDebug_CLOCK_init();
     b86:	4b03      	ldr	r3, [pc, #12]	; (b94 <SerialDebug_init+0x10>)
     b88:	4798      	blx	r3
	SerialDebugPrintInit();
     b8a:	4b03      	ldr	r3, [pc, #12]	; (b98 <SerialDebug_init+0x14>)
     b8c:	4798      	blx	r3
	SerialDebug_PORT_init();
     b8e:	4b03      	ldr	r3, [pc, #12]	; (b9c <SerialDebug_init+0x18>)
     b90:	4798      	blx	r3
     b92:	bd08      	pop	{r3, pc}
     b94:	00000b61 	.word	0x00000b61
     b98:	00000639 	.word	0x00000639
     b9c:	00000b19 	.word	0x00000b19

00000ba0 <delay_driver_init>:
}

void delay_driver_init(void)
{
     ba0:	b508      	push	{r3, lr}
	delay_init(SysTick);
     ba2:	4802      	ldr	r0, [pc, #8]	; (bac <delay_driver_init+0xc>)
     ba4:	4b02      	ldr	r3, [pc, #8]	; (bb0 <delay_driver_init+0x10>)
     ba6:	4798      	blx	r3
     ba8:	bd08      	pop	{r3, pc}
     baa:	bf00      	nop
     bac:	e000e010 	.word	0xe000e010
     bb0:	00001015 	.word	0x00001015

00000bb4 <PWM_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     bb4:	4a04      	ldr	r2, [pc, #16]	; (bc8 <PWM_0_CLOCK_init+0x14>)
     bb6:	6953      	ldr	r3, [r2, #20]
     bb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     bbc:	6153      	str	r3, [r2, #20]
     bbe:	2240      	movs	r2, #64	; 0x40
     bc0:	4b02      	ldr	r3, [pc, #8]	; (bcc <PWM_0_CLOCK_init+0x18>)
     bc2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
     bc6:	4770      	bx	lr
     bc8:	40000800 	.word	0x40000800
     bcc:	40001c00 	.word	0x40001c00

00000bd0 <PWM_0_init>:
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_0_init(void)
{
     bd0:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
     bd2:	4b05      	ldr	r3, [pc, #20]	; (be8 <PWM_0_init+0x18>)
     bd4:	4798      	blx	r3
	PWM_0_PORT_init();
	pwm_init(&PWM_0, TC0, _tc_get_pwm());
     bd6:	4b05      	ldr	r3, [pc, #20]	; (bec <PWM_0_init+0x1c>)
     bd8:	4798      	blx	r3
     bda:	4602      	mov	r2, r0
     bdc:	4904      	ldr	r1, [pc, #16]	; (bf0 <PWM_0_init+0x20>)
     bde:	4805      	ldr	r0, [pc, #20]	; (bf4 <PWM_0_init+0x24>)
     be0:	4b05      	ldr	r3, [pc, #20]	; (bf8 <PWM_0_init+0x28>)
     be2:	4798      	blx	r3
     be4:	bd08      	pop	{r3, pc}
     be6:	bf00      	nop
     be8:	00000bb5 	.word	0x00000bb5
     bec:	00002605 	.word	0x00002605
     bf0:	40003800 	.word	0x40003800
     bf4:	20001058 	.word	0x20001058
     bf8:	00001121 	.word	0x00001121

00000bfc <PWM_1_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
     bfc:	4a04      	ldr	r2, [pc, #16]	; (c10 <PWM_1_CLOCK_init+0x14>)
     bfe:	6953      	ldr	r3, [r2, #20]
     c00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
     c04:	6153      	str	r3, [r2, #20]
     c06:	2240      	movs	r2, #64	; 0x40
     c08:	4b02      	ldr	r3, [pc, #8]	; (c14 <PWM_1_CLOCK_init+0x18>)
     c0a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
     c0e:	4770      	bx	lr
     c10:	40000800 	.word	0x40000800
     c14:	40001c00 	.word	0x40001c00

00000c18 <PWM_1_init>:
	hri_mclk_set_APBAMASK_TC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC1_GCLK_ID, CONF_GCLK_TC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_1_init(void)
{
     c18:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
     c1a:	4b05      	ldr	r3, [pc, #20]	; (c30 <PWM_1_init+0x18>)
     c1c:	4798      	blx	r3
	PWM_1_PORT_init();
	pwm_init(&PWM_1, TC1, _tc_get_pwm());
     c1e:	4b05      	ldr	r3, [pc, #20]	; (c34 <PWM_1_init+0x1c>)
     c20:	4798      	blx	r3
     c22:	4602      	mov	r2, r0
     c24:	4904      	ldr	r1, [pc, #16]	; (c38 <PWM_1_init+0x20>)
     c26:	4805      	ldr	r0, [pc, #20]	; (c3c <PWM_1_init+0x24>)
     c28:	4b05      	ldr	r3, [pc, #20]	; (c40 <PWM_1_init+0x28>)
     c2a:	4798      	blx	r3
     c2c:	bd08      	pop	{r3, pc}
     c2e:	bf00      	nop
     c30:	00000bfd 	.word	0x00000bfd
     c34:	00002605 	.word	0x00002605
     c38:	40003c00 	.word	0x40003c00
     c3c:	20001178 	.word	0x20001178
     c40:	00001121 	.word	0x00001121

00000c44 <PWM_2_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
     c44:	4a04      	ldr	r2, [pc, #16]	; (c58 <PWM_2_CLOCK_init+0x14>)
     c46:	6993      	ldr	r3, [r2, #24]
     c48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     c4c:	6193      	str	r3, [r2, #24]
     c4e:	2240      	movs	r2, #64	; 0x40
     c50:	4b02      	ldr	r3, [pc, #8]	; (c5c <PWM_2_CLOCK_init+0x18>)
     c52:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
     c56:	4770      	bx	lr
     c58:	40000800 	.word	0x40000800
     c5c:	40001c00 	.word	0x40001c00

00000c60 <PWM_2_init>:
	hri_mclk_set_APBBMASK_TC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_2_init(void)
{
     c60:	b508      	push	{r3, lr}
	PWM_2_CLOCK_init();
     c62:	4b05      	ldr	r3, [pc, #20]	; (c78 <PWM_2_init+0x18>)
     c64:	4798      	blx	r3
	PWM_2_PORT_init();
	pwm_init(&PWM_2, TC2, _tc_get_pwm());
     c66:	4b05      	ldr	r3, [pc, #20]	; (c7c <PWM_2_init+0x1c>)
     c68:	4798      	blx	r3
     c6a:	4602      	mov	r2, r0
     c6c:	4904      	ldr	r1, [pc, #16]	; (c80 <PWM_2_init+0x20>)
     c6e:	4805      	ldr	r0, [pc, #20]	; (c84 <PWM_2_init+0x24>)
     c70:	4b05      	ldr	r3, [pc, #20]	; (c88 <PWM_2_init+0x28>)
     c72:	4798      	blx	r3
     c74:	bd08      	pop	{r3, pc}
     c76:	bf00      	nop
     c78:	00000c45 	.word	0x00000c45
     c7c:	00002605 	.word	0x00002605
     c80:	4101a000 	.word	0x4101a000
     c84:	20001074 	.word	0x20001074
     c88:	00001121 	.word	0x00001121

00000c8c <TIMER_3_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC0;
     c8c:	4a04      	ldr	r2, [pc, #16]	; (ca0 <TIMER_3_CLOCK_init+0x14>)
     c8e:	6993      	ldr	r3, [r2, #24]
     c90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     c94:	6193      	str	r3, [r2, #24]
     c96:	2240      	movs	r2, #64	; 0x40
     c98:	4b02      	ldr	r3, [pc, #8]	; (ca4 <TIMER_3_CLOCK_init+0x18>)
     c9a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
     c9e:	4770      	bx	lr
     ca0:	40000800 	.word	0x40000800
     ca4:	40001c00 	.word	0x40001c00

00000ca8 <TIMER_3_init>:
	hri_mclk_set_APBBMASK_TCC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_3_init(void)
{
     ca8:	b508      	push	{r3, lr}
	TIMER_3_CLOCK_init();
     caa:	4b05      	ldr	r3, [pc, #20]	; (cc0 <TIMER_3_init+0x18>)
     cac:	4798      	blx	r3
	timer_init(&TIMER_3, TCC0, _tcc_get_timer());
     cae:	4b05      	ldr	r3, [pc, #20]	; (cc4 <TIMER_3_init+0x1c>)
     cb0:	4798      	blx	r3
     cb2:	4602      	mov	r2, r0
     cb4:	4904      	ldr	r1, [pc, #16]	; (cc8 <TIMER_3_init+0x20>)
     cb6:	4805      	ldr	r0, [pc, #20]	; (ccc <TIMER_3_init+0x24>)
     cb8:	4b05      	ldr	r3, [pc, #20]	; (cd0 <TIMER_3_init+0x28>)
     cba:	4798      	blx	r3
     cbc:	bd08      	pop	{r3, pc}
     cbe:	bf00      	nop
     cc0:	00000c8d 	.word	0x00000c8d
     cc4:	000020bd 	.word	0x000020bd
     cc8:	41016000 	.word	0x41016000
     ccc:	20001198 	.word	0x20001198
     cd0:	0000123d 	.word	0x0000123d

00000cd4 <TIMER_4_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC1;
     cd4:	4a04      	ldr	r2, [pc, #16]	; (ce8 <TIMER_4_CLOCK_init+0x14>)
     cd6:	6993      	ldr	r3, [r2, #24]
     cd8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     cdc:	6193      	str	r3, [r2, #24]
     cde:	2240      	movs	r2, #64	; 0x40
     ce0:	4b02      	ldr	r3, [pc, #8]	; (cec <TIMER_4_CLOCK_init+0x18>)
     ce2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
     ce6:	4770      	bx	lr
     ce8:	40000800 	.word	0x40000800
     cec:	40001c00 	.word	0x40001c00

00000cf0 <TIMER_4_init>:
	hri_mclk_set_APBBMASK_TCC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC1_GCLK_ID, CONF_GCLK_TCC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_4_init(void)
{
     cf0:	b508      	push	{r3, lr}
	TIMER_4_CLOCK_init();
     cf2:	4b05      	ldr	r3, [pc, #20]	; (d08 <TIMER_4_init+0x18>)
     cf4:	4798      	blx	r3
	timer_init(&TIMER_4, TCC1, _tcc_get_timer());
     cf6:	4b05      	ldr	r3, [pc, #20]	; (d0c <TIMER_4_init+0x1c>)
     cf8:	4798      	blx	r3
     cfa:	4602      	mov	r2, r0
     cfc:	4904      	ldr	r1, [pc, #16]	; (d10 <TIMER_4_init+0x20>)
     cfe:	4805      	ldr	r0, [pc, #20]	; (d14 <TIMER_4_init+0x24>)
     d00:	4b05      	ldr	r3, [pc, #20]	; (d18 <TIMER_4_init+0x28>)
     d02:	4798      	blx	r3
     d04:	bd08      	pop	{r3, pc}
     d06:	bf00      	nop
     d08:	00000cd5 	.word	0x00000cd5
     d0c:	000020bd 	.word	0x000020bd
     d10:	41018000 	.word	0x41018000
     d14:	200010e0 	.word	0x200010e0
     d18:	0000123d 	.word	0x0000123d

00000d1c <TIMER_5_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC2;
     d1c:	4a04      	ldr	r2, [pc, #16]	; (d30 <TIMER_5_CLOCK_init+0x14>)
     d1e:	69d3      	ldr	r3, [r2, #28]
     d20:	f043 0308 	orr.w	r3, r3, #8
     d24:	61d3      	str	r3, [r2, #28]
     d26:	2240      	movs	r2, #64	; 0x40
     d28:	4b02      	ldr	r3, [pc, #8]	; (d34 <TIMER_5_CLOCK_init+0x18>)
     d2a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
     d2e:	4770      	bx	lr
     d30:	40000800 	.word	0x40000800
     d34:	40001c00 	.word	0x40001c00

00000d38 <TIMER_5_init>:
	hri_mclk_set_APBCMASK_TCC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC2_GCLK_ID, CONF_GCLK_TCC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_5_init(void)
{
     d38:	b508      	push	{r3, lr}
	TIMER_5_CLOCK_init();
     d3a:	4b05      	ldr	r3, [pc, #20]	; (d50 <TIMER_5_init+0x18>)
     d3c:	4798      	blx	r3
	timer_init(&TIMER_5, TCC2, _tcc_get_timer());
     d3e:	4b05      	ldr	r3, [pc, #20]	; (d54 <TIMER_5_init+0x1c>)
     d40:	4798      	blx	r3
     d42:	4602      	mov	r2, r0
     d44:	4904      	ldr	r1, [pc, #16]	; (d58 <TIMER_5_init+0x20>)
     d46:	4805      	ldr	r0, [pc, #20]	; (d5c <TIMER_5_init+0x24>)
     d48:	4b05      	ldr	r3, [pc, #20]	; (d60 <TIMER_5_init+0x28>)
     d4a:	4798      	blx	r3
     d4c:	bd08      	pop	{r3, pc}
     d4e:	bf00      	nop
     d50:	00000d1d 	.word	0x00000d1d
     d54:	000020bd 	.word	0x000020bd
     d58:	42000c00 	.word	0x42000c00
     d5c:	20001138 	.word	0x20001138
     d60:	0000123d 	.word	0x0000123d

00000d64 <TIMER_6_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC3;
     d64:	4a04      	ldr	r2, [pc, #16]	; (d78 <TIMER_6_CLOCK_init+0x14>)
     d66:	69d3      	ldr	r3, [r2, #28]
     d68:	f043 0310 	orr.w	r3, r3, #16
     d6c:	61d3      	str	r3, [r2, #28]
     d6e:	2240      	movs	r2, #64	; 0x40
     d70:	4b02      	ldr	r3, [pc, #8]	; (d7c <TIMER_6_CLOCK_init+0x18>)
     d72:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
     d76:	4770      	bx	lr
     d78:	40000800 	.word	0x40000800
     d7c:	40001c00 	.word	0x40001c00

00000d80 <TIMER_6_init>:
	hri_mclk_set_APBCMASK_TCC3_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC3_GCLK_ID, CONF_GCLK_TCC3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_6_init(void)
{
     d80:	b508      	push	{r3, lr}
	TIMER_6_CLOCK_init();
     d82:	4b05      	ldr	r3, [pc, #20]	; (d98 <TIMER_6_init+0x18>)
     d84:	4798      	blx	r3
	timer_init(&TIMER_6, TCC3, _tcc_get_timer());
     d86:	4b05      	ldr	r3, [pc, #20]	; (d9c <TIMER_6_init+0x1c>)
     d88:	4798      	blx	r3
     d8a:	4602      	mov	r2, r0
     d8c:	4904      	ldr	r1, [pc, #16]	; (da0 <TIMER_6_init+0x20>)
     d8e:	4805      	ldr	r0, [pc, #20]	; (da4 <TIMER_6_init+0x24>)
     d90:	4b05      	ldr	r3, [pc, #20]	; (da8 <TIMER_6_init+0x28>)
     d92:	4798      	blx	r3
     d94:	bd08      	pop	{r3, pc}
     d96:	bf00      	nop
     d98:	00000d65 	.word	0x00000d65
     d9c:	000020bd 	.word	0x000020bd
     da0:	42001000 	.word	0x42001000
     da4:	20001158 	.word	0x20001158
     da8:	0000123d 	.word	0x0000123d

00000dac <TIMER_7_CLOCK_init>:
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_TCC4;
     dac:	4a04      	ldr	r2, [pc, #16]	; (dc0 <TIMER_7_CLOCK_init+0x14>)
     dae:	6a13      	ldr	r3, [r2, #32]
     db0:	f043 0310 	orr.w	r3, r3, #16
     db4:	6213      	str	r3, [r2, #32]
     db6:	2240      	movs	r2, #64	; 0x40
     db8:	4b02      	ldr	r3, [pc, #8]	; (dc4 <TIMER_7_CLOCK_init+0x18>)
     dba:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
     dbe:	4770      	bx	lr
     dc0:	40000800 	.word	0x40000800
     dc4:	40001c00 	.word	0x40001c00

00000dc8 <TIMER_7_init>:
	hri_mclk_set_APBDMASK_TCC4_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC4_GCLK_ID, CONF_GCLK_TCC4_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_7_init(void)
{
     dc8:	b508      	push	{r3, lr}
	TIMER_7_CLOCK_init();
     dca:	4b05      	ldr	r3, [pc, #20]	; (de0 <TIMER_7_init+0x18>)
     dcc:	4798      	blx	r3
	timer_init(&TIMER_7, TCC4, _tcc_get_timer());
     dce:	4b05      	ldr	r3, [pc, #20]	; (de4 <TIMER_7_init+0x1c>)
     dd0:	4798      	blx	r3
     dd2:	4602      	mov	r2, r0
     dd4:	4904      	ldr	r1, [pc, #16]	; (de8 <TIMER_7_init+0x20>)
     dd6:	4805      	ldr	r0, [pc, #20]	; (dec <TIMER_7_init+0x24>)
     dd8:	4b05      	ldr	r3, [pc, #20]	; (df0 <TIMER_7_init+0x28>)
     dda:	4798      	blx	r3
     ddc:	bd08      	pop	{r3, pc}
     dde:	bf00      	nop
     de0:	00000dad 	.word	0x00000dad
     de4:	000020bd 	.word	0x000020bd
     de8:	43001000 	.word	0x43001000
     dec:	200010ac 	.word	0x200010ac
     df0:	0000123d 	.word	0x0000123d

00000df4 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     df4:	4a02      	ldr	r2, [pc, #8]	; (e00 <WDT_0_CLOCK_init+0xc>)
     df6:	6953      	ldr	r3, [r2, #20]
     df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     dfc:	6153      	str	r3, [r2, #20]
     dfe:	4770      	bx	lr
     e00:	40000800 	.word	0x40000800

00000e04 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     e04:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <WDT_0_init+0x1c>)
     e08:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     e0a:	2252      	movs	r2, #82	; 0x52
     e0c:	4905      	ldr	r1, [pc, #20]	; (e24 <WDT_0_init+0x20>)
     e0e:	2001      	movs	r0, #1
     e10:	4b05      	ldr	r3, [pc, #20]	; (e28 <WDT_0_init+0x24>)
     e12:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     e14:	4805      	ldr	r0, [pc, #20]	; (e2c <WDT_0_init+0x28>)
     e16:	4b06      	ldr	r3, [pc, #24]	; (e30 <WDT_0_init+0x2c>)
     e18:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     e1a:	4b06      	ldr	r3, [pc, #24]	; (e34 <WDT_0_init+0x30>)
     e1c:	4798      	blx	r3
     e1e:	bd08      	pop	{r3, pc}
     e20:	00000df5 	.word	0x00000df5
     e24:	00002cb8 	.word	0x00002cb8
     e28:	00001281 	.word	0x00001281
     e2c:	20001100 	.word	0x20001100
     e30:	40002000 	.word	0x40002000
     e34:	00002681 	.word	0x00002681

00000e38 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     e3c:	4b28      	ldr	r3, [pc, #160]	; (ee0 <system_init+0xa8>)
     e3e:	4798      	blx	r3
	init_mcu();

	AC_0_init();
     e40:	4b28      	ldr	r3, [pc, #160]	; (ee4 <system_init+0xac>)
     e42:	4798      	blx	r3

	ADC_0_init();
     e44:	4b28      	ldr	r3, [pc, #160]	; (ee8 <system_init+0xb0>)
     e46:	4798      	blx	r3

	ADC_1_init();
     e48:	4b28      	ldr	r3, [pc, #160]	; (eec <system_init+0xb4>)
     e4a:	4798      	blx	r3

	DAC_0_init();
     e4c:	4b28      	ldr	r3, [pc, #160]	; (ef0 <system_init+0xb8>)
     e4e:	4798      	blx	r3

	EXTERNAL_IRQ_0_init();
     e50:	4b28      	ldr	r3, [pc, #160]	; (ef4 <system_init+0xbc>)
     e52:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
     e54:	4b28      	ldr	r3, [pc, #160]	; (ef8 <system_init+0xc0>)
     e56:	4798      	blx	r3

	FLASH_0_init();
     e58:	4b28      	ldr	r3, [pc, #160]	; (efc <system_init+0xc4>)
     e5a:	4798      	blx	r3

	SerialDebug_init();
     e5c:	4b28      	ldr	r3, [pc, #160]	; (f00 <system_init+0xc8>)
     e5e:	4798      	blx	r3
	
	ModemData_init();
     e60:	4b28      	ldr	r3, [pc, #160]	; (f04 <system_init+0xcc>)
     e62:	4798      	blx	r3

	delay_driver_init();
     e64:	4b28      	ldr	r3, [pc, #160]	; (f08 <system_init+0xd0>)
     e66:	4798      	blx	r3

	PWM_0_init();
     e68:	4b28      	ldr	r3, [pc, #160]	; (f0c <system_init+0xd4>)
     e6a:	4798      	blx	r3

	PWM_1_init();
     e6c:	4b28      	ldr	r3, [pc, #160]	; (f10 <system_init+0xd8>)
     e6e:	4798      	blx	r3

	PWM_2_init();
     e70:	4b28      	ldr	r3, [pc, #160]	; (f14 <system_init+0xdc>)
     e72:	4798      	blx	r3
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
     e74:	4c28      	ldr	r4, [pc, #160]	; (f18 <system_init+0xe0>)
     e76:	69a3      	ldr	r3, [r4, #24]
     e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     e7c:	61a3      	str	r3, [r4, #24]
     e7e:	4f27      	ldr	r7, [pc, #156]	; (f1c <system_init+0xe4>)
     e80:	f04f 0840 	mov.w	r8, #64	; 0x40
     e84:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_0, TC3, _tc_get_timer());
     e88:	4e25      	ldr	r6, [pc, #148]	; (f20 <system_init+0xe8>)
     e8a:	47b0      	blx	r6
     e8c:	4602      	mov	r2, r0
     e8e:	4925      	ldr	r1, [pc, #148]	; (f24 <system_init+0xec>)
     e90:	4825      	ldr	r0, [pc, #148]	; (f28 <system_init+0xf0>)
     e92:	4d26      	ldr	r5, [pc, #152]	; (f2c <system_init+0xf4>)
     e94:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4;
     e96:	69e3      	ldr	r3, [r4, #28]
     e98:	f043 0320 	orr.w	r3, r3, #32
     e9c:	61e3      	str	r3, [r4, #28]
     e9e:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_1, TC4, _tc_get_timer());
     ea2:	47b0      	blx	r6
     ea4:	4602      	mov	r2, r0
     ea6:	4922      	ldr	r1, [pc, #136]	; (f30 <system_init+0xf8>)
     ea8:	4822      	ldr	r0, [pc, #136]	; (f34 <system_init+0xfc>)
     eaa:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC5;
     eac:	69e3      	ldr	r3, [r4, #28]
     eae:	ea43 0308 	orr.w	r3, r3, r8
     eb2:	61e3      	str	r3, [r4, #28]
     eb4:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_2, TC5, _tc_get_timer());
     eb8:	47b0      	blx	r6
     eba:	4602      	mov	r2, r0
     ebc:	491e      	ldr	r1, [pc, #120]	; (f38 <system_init+0x100>)
     ebe:	481f      	ldr	r0, [pc, #124]	; (f3c <system_init+0x104>)
     ec0:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
     ec2:	4b1f      	ldr	r3, [pc, #124]	; (f40 <system_init+0x108>)
     ec4:	4798      	blx	r3

	TIMER_4_init();
     ec6:	4b1f      	ldr	r3, [pc, #124]	; (f44 <system_init+0x10c>)
     ec8:	4798      	blx	r3

	TIMER_5_init();
     eca:	4b1f      	ldr	r3, [pc, #124]	; (f48 <system_init+0x110>)
     ecc:	4798      	blx	r3

	TIMER_6_init();
     ece:	4b1f      	ldr	r3, [pc, #124]	; (f4c <system_init+0x114>)
     ed0:	4798      	blx	r3

	TIMER_7_init();
     ed2:	4b1f      	ldr	r3, [pc, #124]	; (f50 <system_init+0x118>)
     ed4:	4798      	blx	r3

	WDT_0_init();
     ed6:	4b1f      	ldr	r3, [pc, #124]	; (f54 <system_init+0x11c>)
     ed8:	4798      	blx	r3
     eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     ede:	bf00      	nop
     ee0:	00001585 	.word	0x00001585
     ee4:	000007bd 	.word	0x000007bd
     ee8:	00000975 	.word	0x00000975
     eec:	000009bd 	.word	0x000009bd
     ef0:	000009fd 	.word	0x000009fd
     ef4:	00000a1d 	.word	0x00000a1d
     ef8:	00000a45 	.word	0x00000a45
     efc:	00000a71 	.word	0x00000a71
     f00:	00000b85 	.word	0x00000b85
     f04:	00000afd 	.word	0x00000afd
     f08:	00000ba1 	.word	0x00000ba1
     f0c:	00000bd1 	.word	0x00000bd1
     f10:	00000c19 	.word	0x00000c19
     f14:	00000c61 	.word	0x00000c61
     f18:	40000800 	.word	0x40000800
     f1c:	40001c00 	.word	0x40001c00
     f20:	000025fd 	.word	0x000025fd
     f24:	4101c000 	.word	0x4101c000
     f28:	200011b8 	.word	0x200011b8
     f2c:	0000123d 	.word	0x0000123d
     f30:	42001400 	.word	0x42001400
     f34:	20001118 	.word	0x20001118
     f38:	42001800 	.word	0x42001800
     f3c:	20001038 	.word	0x20001038
     f40:	00000ca9 	.word	0x00000ca9
     f44:	00000cf1 	.word	0x00000cf1
     f48:	00000d39 	.word	0x00000d39
     f4c:	00000d81 	.word	0x00000d81
     f50:	00000dc9 	.word	0x00000dc9
     f54:	00000e05 	.word	0x00000e05

00000f58 <ac_sync_init>:

/**
 * \brief Initialize the AC HAL instance and hardware.
 */
int32_t ac_sync_init(struct ac_sync_descriptor *const descr, void *const hw)
{
     f58:	b538      	push	{r3, r4, r5, lr}
     f5a:	460c      	mov	r4, r1
	ASSERT(descr && hw);
     f5c:	4605      	mov	r5, r0
     f5e:	b158      	cbz	r0, f78 <ac_sync_init+0x20>
     f60:	1c08      	adds	r0, r1, #0
     f62:	bf18      	it	ne
     f64:	2001      	movne	r0, #1
     f66:	223b      	movs	r2, #59	; 0x3b
     f68:	4904      	ldr	r1, [pc, #16]	; (f7c <ac_sync_init+0x24>)
     f6a:	4b05      	ldr	r3, [pc, #20]	; (f80 <ac_sync_init+0x28>)
     f6c:	4798      	blx	r3

	return _ac_sync_init(&descr->device, hw);
     f6e:	4621      	mov	r1, r4
     f70:	4628      	mov	r0, r5
     f72:	4b04      	ldr	r3, [pc, #16]	; (f84 <ac_sync_init+0x2c>)
     f74:	4798      	blx	r3
}
     f76:	bd38      	pop	{r3, r4, r5, pc}
     f78:	2000      	movs	r0, #0
     f7a:	e7f4      	b.n	f66 <ac_sync_init+0xe>
     f7c:	00002cd4 	.word	0x00002cd4
     f80:	00001281 	.word	0x00001281
     f84:	0000144d 	.word	0x0000144d

00000f88 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
     f88:	b538      	push	{r3, r4, r5, lr}
     f8a:	460c      	mov	r4, r1
	ASSERT(descr && hw);
     f8c:	4605      	mov	r5, r0
     f8e:	b158      	cbz	r0, fa8 <adc_sync_init+0x20>
     f90:	1c08      	adds	r0, r1, #0
     f92:	bf18      	it	ne
     f94:	2001      	movne	r0, #1
     f96:	2243      	movs	r2, #67	; 0x43
     f98:	4904      	ldr	r1, [pc, #16]	; (fac <adc_sync_init+0x24>)
     f9a:	4b05      	ldr	r3, [pc, #20]	; (fb0 <adc_sync_init+0x28>)
     f9c:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
     f9e:	4621      	mov	r1, r4
     fa0:	4628      	mov	r0, r5
     fa2:	4b04      	ldr	r3, [pc, #16]	; (fb4 <adc_sync_init+0x2c>)
     fa4:	4798      	blx	r3
}
     fa6:	bd38      	pop	{r3, r4, r5, pc}
     fa8:	2000      	movs	r0, #0
     faa:	e7f4      	b.n	f96 <adc_sync_init+0xe>
     fac:	00002cf0 	.word	0x00002cf0
     fb0:	00001281 	.word	0x00001281
     fb4:	00001525 	.word	0x00001525

00000fb8 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     fb8:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     fbc:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     fbe:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     fc0:	f3bf 8f5f 	dmb	sy
     fc4:	4770      	bx	lr

00000fc6 <atomic_leave_critical>:
     fc6:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     fca:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     fcc:	f383 8810 	msr	PRIMASK, r3
     fd0:	4770      	bx	lr
	...

00000fd4 <dac_sync_init>:

/**
 * \brief Initialize the DAC HAL instance and hardware.
 */
int32_t dac_sync_init(struct dac_sync_descriptor *const descr, void *const hw)
{
     fd4:	b538      	push	{r3, r4, r5, lr}
     fd6:	460d      	mov	r5, r1
	uint8_t i;
	int32_t rc;

	ASSERT(descr && hw);
     fd8:	4604      	mov	r4, r0
     fda:	b198      	cbz	r0, 1004 <dac_sync_init+0x30>
     fdc:	1c08      	adds	r0, r1, #0
     fde:	bf18      	it	ne
     fe0:	2001      	movne	r0, #1
     fe2:	223c      	movs	r2, #60	; 0x3c
     fe4:	4908      	ldr	r1, [pc, #32]	; (1008 <dac_sync_init+0x34>)
     fe6:	4b09      	ldr	r3, [pc, #36]	; (100c <dac_sync_init+0x38>)
     fe8:	4798      	blx	r3

	rc = _dac_sync_init(&descr->device, hw);
     fea:	4629      	mov	r1, r5
     fec:	4620      	mov	r0, r4
     fee:	4b08      	ldr	r3, [pc, #32]	; (1010 <dac_sync_init+0x3c>)
     ff0:	4798      	blx	r3
	if (rc) {
     ff2:	4602      	mov	r2, r0
     ff4:	b920      	cbnz	r0, 1000 <dac_sync_init+0x2c>
		return rc;
	}

	for (i = 0; i < CHANNEL_NUM; i++) {
		descr->sel_ch[i].buffer = NULL;
     ff6:	2300      	movs	r3, #0
     ff8:	6063      	str	r3, [r4, #4]
		descr->sel_ch[i].length = 0;
     ffa:	60a3      	str	r3, [r4, #8]
		descr->sel_ch[i].buffer = NULL;
     ffc:	60e3      	str	r3, [r4, #12]
		descr->sel_ch[i].length = 0;
     ffe:	6123      	str	r3, [r4, #16]
	}

	return ERR_NONE;
}
    1000:	4610      	mov	r0, r2
    1002:	bd38      	pop	{r3, r4, r5, pc}
    1004:	2000      	movs	r0, #0
    1006:	e7ec      	b.n	fe2 <dac_sync_init+0xe>
    1008:	00002d0c 	.word	0x00002d0c
    100c:	00001281 	.word	0x00001281
    1010:	0000163d 	.word	0x0000163d

00001014 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    1014:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    1016:	4b02      	ldr	r3, [pc, #8]	; (1020 <delay_init+0xc>)
    1018:	6018      	str	r0, [r3, #0]
    101a:	4b02      	ldr	r3, [pc, #8]	; (1024 <delay_init+0x10>)
    101c:	4798      	blx	r3
    101e:	bd08      	pop	{r3, pc}
    1020:	20000118 	.word	0x20000118
    1024:	00001db9 	.word	0x00001db9

00001028 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    1028:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    102a:	4b04      	ldr	r3, [pc, #16]	; (103c <delay_ms+0x14>)
    102c:	681c      	ldr	r4, [r3, #0]
    102e:	4b04      	ldr	r3, [pc, #16]	; (1040 <delay_ms+0x18>)
    1030:	4798      	blx	r3
    1032:	4601      	mov	r1, r0
    1034:	4620      	mov	r0, r4
    1036:	4b03      	ldr	r3, [pc, #12]	; (1044 <delay_ms+0x1c>)
    1038:	4798      	blx	r3
    103a:	bd10      	pop	{r4, pc}
    103c:	20000118 	.word	0x20000118
    1040:	00001579 	.word	0x00001579
    1044:	00001dcd 	.word	0x00001dcd

00001048 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    1048:	b508      	push	{r3, lr}
	return _event_system_init();
    104a:	4b01      	ldr	r3, [pc, #4]	; (1050 <event_system_init+0x8>)
    104c:	4798      	blx	r3
}
    104e:	bd08      	pop	{r3, pc}
    1050:	00001879 	.word	0x00001879

00001054 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    1054:	b570      	push	{r4, r5, r6, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
    1056:	4b0c      	ldr	r3, [pc, #48]	; (1088 <process_ext_irq+0x34>)
    1058:	685c      	ldr	r4, [r3, #4]
    105a:	42a0      	cmp	r0, r4
    105c:	d00e      	beq.n	107c <process_ext_irq+0x28>
    105e:	2301      	movs	r3, #1
    1060:	2100      	movs	r1, #0
			}
			return;
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
    1062:	461e      	mov	r6, r3
		} else {
			upper = middle - 1;
    1064:	25ff      	movs	r5, #255	; 0xff
    1066:	e003      	b.n	1070 <process_ext_irq+0x1c>
    1068:	462b      	mov	r3, r5
		if (middle >= EXT_IRQ_AMOUNT) {
    106a:	185a      	adds	r2, r3, r1
    106c:	0852      	lsrs	r2, r2, #1
    106e:	d104      	bne.n	107a <process_ext_irq+0x26>
		if (ext_irqs[middle].pin < pin) {
    1070:	42a0      	cmp	r0, r4
    1072:	d9f9      	bls.n	1068 <process_ext_irq+0x14>
	while (upper >= lower) {
    1074:	b13b      	cbz	r3, 1086 <process_ext_irq+0x32>
			lower = middle + 1;
    1076:	4631      	mov	r1, r6
    1078:	e7f7      	b.n	106a <process_ext_irq+0x16>
    107a:	bd70      	pop	{r4, r5, r6, pc}
			if (ext_irqs[middle].cb) {
    107c:	4b02      	ldr	r3, [pc, #8]	; (1088 <process_ext_irq+0x34>)
    107e:	681b      	ldr	r3, [r3, #0]
    1080:	b10b      	cbz	r3, 1086 <process_ext_irq+0x32>
				ext_irqs[middle].cb();
    1082:	4798      	blx	r3
    1084:	bd70      	pop	{r4, r5, r6, pc}
    1086:	bd70      	pop	{r4, r5, r6, pc}
    1088:	2000011c 	.word	0x2000011c

0000108c <ext_irq_init>:
{
    108c:	b508      	push	{r3, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
    108e:	4b05      	ldr	r3, [pc, #20]	; (10a4 <ext_irq_init+0x18>)
    1090:	f04f 32ff 	mov.w	r2, #4294967295
    1094:	605a      	str	r2, [r3, #4]
		ext_irqs[i].cb  = NULL;
    1096:	2200      	movs	r2, #0
    1098:	601a      	str	r2, [r3, #0]
	return _ext_irq_init(process_ext_irq);
    109a:	4803      	ldr	r0, [pc, #12]	; (10a8 <ext_irq_init+0x1c>)
    109c:	4b03      	ldr	r3, [pc, #12]	; (10ac <ext_irq_init+0x20>)
    109e:	4798      	blx	r3
}
    10a0:	bd08      	pop	{r3, pc}
    10a2:	bf00      	nop
    10a4:	2000011c 	.word	0x2000011c
    10a8:	00001055 	.word	0x00001055
    10ac:	000017f9 	.word	0x000017f9

000010b0 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    10b0:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    10b2:	6943      	ldr	r3, [r0, #20]
    10b4:	b103      	cbz	r3, 10b8 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    10b6:	4798      	blx	r3
    10b8:	bd08      	pop	{r3, pc}

000010ba <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    10ba:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    10bc:	6983      	ldr	r3, [r0, #24]
    10be:	b103      	cbz	r3, 10c2 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    10c0:	4798      	blx	r3
    10c2:	bd08      	pop	{r3, pc}

000010c4 <flash_init>:
{
    10c4:	b538      	push	{r3, r4, r5, lr}
    10c6:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    10c8:	4604      	mov	r4, r0
    10ca:	b190      	cbz	r0, 10f2 <flash_init+0x2e>
    10cc:	1c08      	adds	r0, r1, #0
    10ce:	bf18      	it	ne
    10d0:	2001      	movne	r0, #1
    10d2:	2242      	movs	r2, #66	; 0x42
    10d4:	4908      	ldr	r1, [pc, #32]	; (10f8 <flash_init+0x34>)
    10d6:	4b09      	ldr	r3, [pc, #36]	; (10fc <flash_init+0x38>)
    10d8:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    10da:	4629      	mov	r1, r5
    10dc:	4620      	mov	r0, r4
    10de:	4b08      	ldr	r3, [pc, #32]	; (1100 <flash_init+0x3c>)
    10e0:	4798      	blx	r3
	if (rc) {
    10e2:	4603      	mov	r3, r0
    10e4:	b918      	cbnz	r0, 10ee <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    10e6:	4a07      	ldr	r2, [pc, #28]	; (1104 <flash_init+0x40>)
    10e8:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    10ea:	4a07      	ldr	r2, [pc, #28]	; (1108 <flash_init+0x44>)
    10ec:	6062      	str	r2, [r4, #4]
}
    10ee:	4618      	mov	r0, r3
    10f0:	bd38      	pop	{r3, r4, r5, pc}
    10f2:	2000      	movs	r0, #0
    10f4:	e7ed      	b.n	10d2 <flash_init+0xe>
    10f6:	bf00      	nop
    10f8:	00002d28 	.word	0x00002d28
    10fc:	00001281 	.word	0x00001281
    1100:	000019b5 	.word	0x000019b5
    1104:	000010b1 	.word	0x000010b1
    1108:	000010bb 	.word	0x000010bb

0000110c <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
    110c:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
    110e:	6943      	ldr	r3, [r0, #20]
    1110:	b103      	cbz	r3, 1114 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
    1112:	4798      	blx	r3
    1114:	bd08      	pop	{r3, pc}

00001116 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
    1116:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
    1118:	6983      	ldr	r3, [r0, #24]
    111a:	b103      	cbz	r3, 111e <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
    111c:	4798      	blx	r3
    111e:	bd08      	pop	{r3, pc}

00001120 <pwm_init>:
{
    1120:	b538      	push	{r3, r4, r5, lr}
    1122:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1124:	4604      	mov	r4, r0
    1126:	b180      	cbz	r0, 114a <pwm_init+0x2a>
    1128:	1c08      	adds	r0, r1, #0
    112a:	bf18      	it	ne
    112c:	2001      	movne	r0, #1
    112e:	223d      	movs	r2, #61	; 0x3d
    1130:	4907      	ldr	r1, [pc, #28]	; (1150 <pwm_init+0x30>)
    1132:	4b08      	ldr	r3, [pc, #32]	; (1154 <pwm_init+0x34>)
    1134:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
    1136:	4629      	mov	r1, r5
    1138:	4620      	mov	r0, r4
    113a:	4b07      	ldr	r3, [pc, #28]	; (1158 <pwm_init+0x38>)
    113c:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
    113e:	4b07      	ldr	r3, [pc, #28]	; (115c <pwm_init+0x3c>)
    1140:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
    1142:	4b07      	ldr	r3, [pc, #28]	; (1160 <pwm_init+0x40>)
    1144:	6063      	str	r3, [r4, #4]
}
    1146:	2000      	movs	r0, #0
    1148:	bd38      	pop	{r3, r4, r5, pc}
    114a:	2000      	movs	r0, #0
    114c:	e7ef      	b.n	112e <pwm_init+0xe>
    114e:	bf00      	nop
    1150:	00002d40 	.word	0x00002d40
    1154:	00001281 	.word	0x00001281
    1158:	000024e5 	.word	0x000024e5
    115c:	0000110d 	.word	0x0000110d
    1160:	00001117 	.word	0x00001117

00001164 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1166:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    1168:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    116a:	b12f      	cbz	r7, 1178 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    116c:	688d      	ldr	r5, [r1, #8]
    116e:	463c      	mov	r4, r7
    1170:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1172:	f1c2 0e01 	rsb	lr, r2, #1
    1176:	e00b      	b.n	1190 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    1178:	4b0e      	ldr	r3, [pc, #56]	; (11b4 <timer_add_timer_task+0x50>)
    117a:	4798      	blx	r3
		return;
    117c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    117e:	4473      	add	r3, lr
    1180:	68a0      	ldr	r0, [r4, #8]
    1182:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    1184:	42ab      	cmp	r3, r5
    1186:	d20a      	bcs.n	119e <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    1188:	6823      	ldr	r3, [r4, #0]
    118a:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    118c:	b153      	cbz	r3, 11a4 <timer_add_timer_task+0x40>
    118e:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    1190:	6863      	ldr	r3, [r4, #4]
    1192:	4293      	cmp	r3, r2
    1194:	d8f3      	bhi.n	117e <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    1196:	68a0      	ldr	r0, [r4, #8]
    1198:	4403      	add	r3, r0
    119a:	1a9b      	subs	r3, r3, r2
    119c:	e7f2      	b.n	1184 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    119e:	42a7      	cmp	r7, r4
    11a0:	d004      	beq.n	11ac <timer_add_timer_task+0x48>
    11a2:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    11a4:	4620      	mov	r0, r4
    11a6:	4b04      	ldr	r3, [pc, #16]	; (11b8 <timer_add_timer_task+0x54>)
    11a8:	4798      	blx	r3
    11aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    11ac:	4660      	mov	r0, ip
    11ae:	4b01      	ldr	r3, [pc, #4]	; (11b4 <timer_add_timer_task+0x50>)
    11b0:	4798      	blx	r3
    11b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    11b4:	000012a9 	.word	0x000012a9
    11b8:	000012d5 	.word	0x000012d5

000011bc <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    11bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    11c0:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    11c2:	6907      	ldr	r7, [r0, #16]
    11c4:	3701      	adds	r7, #1
    11c6:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    11c8:	7e03      	ldrb	r3, [r0, #24]
    11ca:	f013 0f01 	tst.w	r3, #1
    11ce:	d113      	bne.n	11f8 <timer_process_counted+0x3c>
    11d0:	7e03      	ldrb	r3, [r0, #24]
    11d2:	f013 0f02 	tst.w	r3, #2
    11d6:	d10f      	bne.n	11f8 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    11d8:	b354      	cbz	r4, 1230 <timer_process_counted+0x74>
    11da:	6863      	ldr	r3, [r4, #4]
    11dc:	1afb      	subs	r3, r7, r3
    11de:	68a2      	ldr	r2, [r4, #8]
    11e0:	4293      	cmp	r3, r2
    11e2:	d307      	bcc.n	11f4 <timer_process_counted+0x38>
    11e4:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    11e6:	f100 0814 	add.w	r8, r0, #20
    11ea:	f8df 9048 	ldr.w	r9, [pc, #72]	; 1234 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    11ee:	f8df a048 	ldr.w	sl, [pc, #72]	; 1238 <timer_process_counted+0x7c>
    11f2:	e012      	b.n	121a <timer_process_counted+0x5e>
    11f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    11f8:	7e03      	ldrb	r3, [r0, #24]
    11fa:	f043 0302 	orr.w	r3, r3, #2
    11fe:	7603      	strb	r3, [r0, #24]
		return;
    1200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1204:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1206:	68e3      	ldr	r3, [r4, #12]
    1208:	4620      	mov	r0, r4
    120a:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    120c:	b185      	cbz	r5, 1230 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    120e:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    1210:	686b      	ldr	r3, [r5, #4]
    1212:	1afb      	subs	r3, r7, r3
    1214:	68aa      	ldr	r2, [r5, #8]
    1216:	4293      	cmp	r3, r2
    1218:	d30a      	bcc.n	1230 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    121a:	4640      	mov	r0, r8
    121c:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    121e:	7c23      	ldrb	r3, [r4, #16]
    1220:	2b01      	cmp	r3, #1
    1222:	d1ef      	bne.n	1204 <timer_process_counted+0x48>
			tmp->time_label = time;
    1224:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1226:	463a      	mov	r2, r7
    1228:	4621      	mov	r1, r4
    122a:	4640      	mov	r0, r8
    122c:	47d0      	blx	sl
    122e:	e7e9      	b.n	1204 <timer_process_counted+0x48>
    1230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1234:	000012dd 	.word	0x000012dd
    1238:	00001165 	.word	0x00001165

0000123c <timer_init>:
{
    123c:	b570      	push	{r4, r5, r6, lr}
    123e:	460e      	mov	r6, r1
    1240:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    1242:	4604      	mov	r4, r0
    1244:	b190      	cbz	r0, 126c <timer_init+0x30>
    1246:	b199      	cbz	r1, 1270 <timer_init+0x34>
    1248:	1c10      	adds	r0, r2, #0
    124a:	bf18      	it	ne
    124c:	2001      	movne	r0, #1
    124e:	2245      	movs	r2, #69	; 0x45
    1250:	4908      	ldr	r1, [pc, #32]	; (1274 <timer_init+0x38>)
    1252:	4b09      	ldr	r3, [pc, #36]	; (1278 <timer_init+0x3c>)
    1254:	4798      	blx	r3
	descr->func = func;
    1256:	4620      	mov	r0, r4
    1258:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    125c:	682b      	ldr	r3, [r5, #0]
    125e:	4631      	mov	r1, r6
    1260:	4798      	blx	r3
	descr->time                           = 0;
    1262:	2000      	movs	r0, #0
    1264:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1266:	4b05      	ldr	r3, [pc, #20]	; (127c <timer_init+0x40>)
    1268:	6063      	str	r3, [r4, #4]
}
    126a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    126c:	2000      	movs	r0, #0
    126e:	e7ee      	b.n	124e <timer_init+0x12>
    1270:	2000      	movs	r0, #0
    1272:	e7ec      	b.n	124e <timer_init+0x12>
    1274:	00002d58 	.word	0x00002d58
    1278:	00001281 	.word	0x00001281
    127c:	000011bd 	.word	0x000011bd

00001280 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    1280:	b900      	cbnz	r0, 1284 <assert+0x4>
		__asm("BKPT #0");
    1282:	be00      	bkpt	0x0000
    1284:	4770      	bx	lr

00001286 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    1286:	6803      	ldr	r3, [r0, #0]
    1288:	b14b      	cbz	r3, 129e <is_list_element+0x18>
		if (it == element) {
    128a:	428b      	cmp	r3, r1
    128c:	d009      	beq.n	12a2 <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    128e:	681b      	ldr	r3, [r3, #0]
    1290:	b11b      	cbz	r3, 129a <is_list_element+0x14>
		if (it == element) {
    1292:	4299      	cmp	r1, r3
    1294:	d1fb      	bne.n	128e <is_list_element+0x8>
			return true;
    1296:	2001      	movs	r0, #1
		}
	}

	return false;
}
    1298:	4770      	bx	lr
	return false;
    129a:	2000      	movs	r0, #0
    129c:	4770      	bx	lr
    129e:	2000      	movs	r0, #0
    12a0:	4770      	bx	lr
			return true;
    12a2:	2001      	movs	r0, #1
    12a4:	4770      	bx	lr
	...

000012a8 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    12a8:	b538      	push	{r3, r4, r5, lr}
    12aa:	4604      	mov	r4, r0
    12ac:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    12ae:	4b06      	ldr	r3, [pc, #24]	; (12c8 <list_insert_as_head+0x20>)
    12b0:	4798      	blx	r3
    12b2:	f080 0001 	eor.w	r0, r0, #1
    12b6:	2243      	movs	r2, #67	; 0x43
    12b8:	4904      	ldr	r1, [pc, #16]	; (12cc <list_insert_as_head+0x24>)
    12ba:	b2c0      	uxtb	r0, r0
    12bc:	4b04      	ldr	r3, [pc, #16]	; (12d0 <list_insert_as_head+0x28>)
    12be:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    12c0:	6823      	ldr	r3, [r4, #0]
    12c2:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    12c4:	6025      	str	r5, [r4, #0]
    12c6:	bd38      	pop	{r3, r4, r5, pc}
    12c8:	00001287 	.word	0x00001287
    12cc:	00002d70 	.word	0x00002d70
    12d0:	00001281 	.word	0x00001281

000012d4 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    12d4:	6803      	ldr	r3, [r0, #0]
    12d6:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    12d8:	6001      	str	r1, [r0, #0]
    12da:	4770      	bx	lr

000012dc <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    12dc:	6803      	ldr	r3, [r0, #0]
    12de:	b10b      	cbz	r3, 12e4 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    12e0:	681a      	ldr	r2, [r3, #0]
    12e2:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    12e4:	4618      	mov	r0, r3
    12e6:	4770      	bx	lr

000012e8 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    12e8:	b570      	push	{r4, r5, r6, lr}
    12ea:	460e      	mov	r6, r1
    12ec:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    12ee:	4604      	mov	r4, r0
    12f0:	b178      	cbz	r0, 1312 <ringbuffer_init+0x2a>
    12f2:	b181      	cbz	r1, 1316 <ringbuffer_init+0x2e>
    12f4:	b1a2      	cbz	r2, 1320 <ringbuffer_init+0x38>
    12f6:	2001      	movs	r0, #1
    12f8:	2232      	movs	r2, #50	; 0x32
    12fa:	490d      	ldr	r1, [pc, #52]	; (1330 <ringbuffer_init+0x48>)
    12fc:	4b0d      	ldr	r3, [pc, #52]	; (1334 <ringbuffer_init+0x4c>)
    12fe:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    1300:	1e6b      	subs	r3, r5, #1
    1302:	421d      	tst	r5, r3
    1304:	d109      	bne.n	131a <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    1306:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    1308:	2000      	movs	r0, #0
    130a:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    130c:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    130e:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    1310:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    1312:	2000      	movs	r0, #0
    1314:	e7f0      	b.n	12f8 <ringbuffer_init+0x10>
    1316:	2000      	movs	r0, #0
    1318:	e7ee      	b.n	12f8 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    131a:	f06f 000c 	mvn.w	r0, #12
    131e:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    1320:	2232      	movs	r2, #50	; 0x32
    1322:	4903      	ldr	r1, [pc, #12]	; (1330 <ringbuffer_init+0x48>)
    1324:	2000      	movs	r0, #0
    1326:	4b03      	ldr	r3, [pc, #12]	; (1334 <ringbuffer_init+0x4c>)
    1328:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    132a:	1e6b      	subs	r3, r5, #1
    132c:	e7eb      	b.n	1306 <ringbuffer_init+0x1e>
    132e:	bf00      	nop
    1330:	00002d90 	.word	0x00002d90
    1334:	00001281 	.word	0x00001281

00001338 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    1338:	b538      	push	{r3, r4, r5, lr}
    133a:	460d      	mov	r5, r1
	ASSERT(rb && data);
    133c:	4604      	mov	r4, r0
    133e:	b1a0      	cbz	r0, 136a <ringbuffer_get+0x32>
    1340:	1c08      	adds	r0, r1, #0
    1342:	bf18      	it	ne
    1344:	2001      	movne	r0, #1
    1346:	224a      	movs	r2, #74	; 0x4a
    1348:	490a      	ldr	r1, [pc, #40]	; (1374 <ringbuffer_get+0x3c>)
    134a:	4b0b      	ldr	r3, [pc, #44]	; (1378 <ringbuffer_get+0x40>)
    134c:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    134e:	68a3      	ldr	r3, [r4, #8]
    1350:	68e2      	ldr	r2, [r4, #12]
    1352:	429a      	cmp	r2, r3
    1354:	d00b      	beq.n	136e <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    1356:	6862      	ldr	r2, [r4, #4]
    1358:	4013      	ands	r3, r2
    135a:	6822      	ldr	r2, [r4, #0]
    135c:	5cd3      	ldrb	r3, [r2, r3]
    135e:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    1360:	68a3      	ldr	r3, [r4, #8]
    1362:	3301      	adds	r3, #1
    1364:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    1366:	2000      	movs	r0, #0
    1368:	bd38      	pop	{r3, r4, r5, pc}
    136a:	2000      	movs	r0, #0
    136c:	e7eb      	b.n	1346 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    136e:	f06f 0009 	mvn.w	r0, #9
}
    1372:	bd38      	pop	{r3, r4, r5, pc}
    1374:	00002d90 	.word	0x00002d90
    1378:	00001281 	.word	0x00001281

0000137c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    137c:	b538      	push	{r3, r4, r5, lr}
    137e:	460d      	mov	r5, r1
	ASSERT(rb);
    1380:	4604      	mov	r4, r0
    1382:	225b      	movs	r2, #91	; 0x5b
    1384:	490b      	ldr	r1, [pc, #44]	; (13b4 <ringbuffer_put+0x38>)
    1386:	3000      	adds	r0, #0
    1388:	bf18      	it	ne
    138a:	2001      	movne	r0, #1
    138c:	4b0a      	ldr	r3, [pc, #40]	; (13b8 <ringbuffer_put+0x3c>)
    138e:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    1390:	68e3      	ldr	r3, [r4, #12]
    1392:	6862      	ldr	r2, [r4, #4]
    1394:	4013      	ands	r3, r2
    1396:	6822      	ldr	r2, [r4, #0]
    1398:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    139a:	68e3      	ldr	r3, [r4, #12]
    139c:	6861      	ldr	r1, [r4, #4]
    139e:	68a2      	ldr	r2, [r4, #8]
    13a0:	1a9a      	subs	r2, r3, r2
    13a2:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    13a4:	bf84      	itt	hi
    13a6:	1a59      	subhi	r1, r3, r1
    13a8:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    13aa:	3301      	adds	r3, #1
    13ac:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    13ae:	2000      	movs	r0, #0
    13b0:	bd38      	pop	{r3, r4, r5, pc}
    13b2:	bf00      	nop
    13b4:	00002d90 	.word	0x00002d90
    13b8:	00001281 	.word	0x00001281

000013bc <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    13bc:	b510      	push	{r4, lr}
	ASSERT(rb);
    13be:	4604      	mov	r4, r0
    13c0:	2271      	movs	r2, #113	; 0x71
    13c2:	4905      	ldr	r1, [pc, #20]	; (13d8 <ringbuffer_num+0x1c>)
    13c4:	3000      	adds	r0, #0
    13c6:	bf18      	it	ne
    13c8:	2001      	movne	r0, #1
    13ca:	4b04      	ldr	r3, [pc, #16]	; (13dc <ringbuffer_num+0x20>)
    13cc:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    13ce:	68e0      	ldr	r0, [r4, #12]
    13d0:	68a3      	ldr	r3, [r4, #8]
}
    13d2:	1ac0      	subs	r0, r0, r3
    13d4:	bd10      	pop	{r4, pc}
    13d6:	bf00      	nop
    13d8:	00002d90 	.word	0x00002d90
    13dc:	00001281 	.word	0x00001281

000013e0 <_ac_init>:
 * \brief Initialize AC
 *
 * \param[in] hw The pointer to hardware instance
 */
static int32_t _ac_init(void *const hw)
{
    13e0:	b510      	push	{r4, lr}
    13e2:	4604      	mov	r4, r0
	ASSERT(hw == AC);
    13e4:	f44f 7281 	mov.w	r2, #258	; 0x102
    13e8:	4915      	ldr	r1, [pc, #84]	; (1440 <_ac_init+0x60>)
    13ea:	4816      	ldr	r0, [pc, #88]	; (1444 <_ac_init+0x64>)
    13ec:	4284      	cmp	r4, r0
    13ee:	bf14      	ite	ne
    13f0:	2000      	movne	r0, #0
    13f2:	2001      	moveq	r0, #1
    13f4:	4b14      	ldr	r3, [pc, #80]	; (1448 <_ac_init+0x68>)
    13f6:	4798      	blx	r3
typedef uint8_t  hri_ac_statusb_reg_t;
typedef uint8_t  hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw, hri_ac_syncbusy_reg_t reg)
{
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    13f8:	6a23      	ldr	r3, [r4, #32]
    13fa:	f013 0f01 	tst.w	r3, #1
    13fe:	d1fb      	bne.n	13f8 <_ac_init+0x18>
    1400:	6a23      	ldr	r3, [r4, #32]
    1402:	f013 0f03 	tst.w	r3, #3
    1406:	d1fb      	bne.n	1400 <_ac_init+0x20>

static inline bool hri_ac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST | AC_SYNCBUSY_ENABLE);
	tmp = ((Ac *)hw)->CTRLA.reg;
    1408:	7823      	ldrb	r3, [r4, #0]

	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST);
	if (hri_ac_get_CTRLA_ENABLE_bit(hw)) {
    140a:	f013 0f02 	tst.w	r3, #2
    140e:	d114      	bne.n	143a <_ac_init+0x5a>
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1410:	6a23      	ldr	r3, [r4, #32]
    1412:	f013 0f01 	tst.w	r3, #1
    1416:	d1fb      	bne.n	1410 <_ac_init+0x30>
	((Ac *)hw)->CTRLA.reg |= AC_CTRLA_SWRST;
    1418:	7823      	ldrb	r3, [r4, #0]
    141a:	f043 0301 	orr.w	r3, r3, #1
    141e:	7023      	strb	r3, [r4, #0]
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1420:	6a23      	ldr	r3, [r4, #32]
    1422:	f013 0f01 	tst.w	r3, #1
    1426:	d1fb      	bne.n	1420 <_ac_init+0x40>
}

static inline void hri_ac_write_COMPCTRL_reg(const void *const hw, uint8_t index, hri_ac_compctrl_reg_t data)
{
	AC_CRITICAL_SECTION_ENTER();
	((Ac *)hw)->COMPCTRL[index].reg = data;
    1428:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    142c:	6123      	str	r3, [r4, #16]
	((Ac *)hw)->SCALER[index].reg = data;
    142e:	2000      	movs	r0, #0
    1430:	7320      	strb	r0, [r4, #12]
	((Ac *)hw)->COMPCTRL[index].reg = data;
    1432:	6163      	str	r3, [r4, #20]
	((Ac *)hw)->SCALER[index].reg = data;
    1434:	7360      	strb	r0, [r4, #13]
	((Ac *)hw)->EVCTRL.reg = data;
    1436:	8060      	strh	r0, [r4, #2]
	hri_ac_write_SCALER_reg(hw, 0, _ac.comp_scaler0);
	hri_ac_write_COMPCTRL_reg(hw, 1, _ac.comp_ctrl1);
	hri_ac_write_SCALER_reg(hw, 1, _ac.comp_scaler1);
	hri_ac_write_EVCTRL_reg(hw, _ac.ev_ctrl);

	return ERR_NONE;
    1438:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    143a:	f06f 0010 	mvn.w	r0, #16
}
    143e:	bd10      	pop	{r4, pc}
    1440:	00002db4 	.word	0x00002db4
    1444:	42002000 	.word	0x42002000
    1448:	00001281 	.word	0x00001281

0000144c <_ac_sync_init>:
{
    144c:	b538      	push	{r3, r4, r5, lr}
    144e:	460c      	mov	r4, r1
	ASSERT(device);
    1450:	4605      	mov	r5, r0
    1452:	226c      	movs	r2, #108	; 0x6c
    1454:	4905      	ldr	r1, [pc, #20]	; (146c <_ac_sync_init+0x20>)
    1456:	3000      	adds	r0, #0
    1458:	bf18      	it	ne
    145a:	2001      	movne	r0, #1
    145c:	4b04      	ldr	r3, [pc, #16]	; (1470 <_ac_sync_init+0x24>)
    145e:	4798      	blx	r3
	device->hw = hw;
    1460:	602c      	str	r4, [r5, #0]
	return _ac_init(hw);
    1462:	4620      	mov	r0, r4
    1464:	4b03      	ldr	r3, [pc, #12]	; (1474 <_ac_sync_init+0x28>)
    1466:	4798      	blx	r3
}
    1468:	bd38      	pop	{r3, r4, r5, pc}
    146a:	bf00      	nop
    146c:	00002db4 	.word	0x00002db4
    1470:	00001281 	.word	0x00001281
    1474:	000013e1 	.word	0x000013e1

00001478 <_adc_init>:
typedef uint8_t  hri_adc_status_reg_t;
typedef uint8_t  hri_adc_swtrig_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1478:	6b03      	ldr	r3, [r0, #48]	; 0x30
    147a:	f013 0f01 	tst.w	r3, #1
    147e:	d1fb      	bne.n	1478 <_adc_init>
    1480:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1482:	f013 0f03 	tst.w	r3, #3
    1486:	d1fb      	bne.n	1480 <_adc_init+0x8>

static inline bool hri_adc_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    1488:	8803      	ldrh	r3, [r0, #0]
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);
	if (hri_adc_get_CTRLA_ENABLE_bit(hw)) {
    148a:	f013 0f02 	tst.w	r3, #2
    148e:	d12a      	bne.n	14e6 <_adc_init+0x6e>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1490:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1492:	f013 0f01 	tst.w	r3, #1
    1496:	d1fb      	bne.n	1490 <_adc_init+0x18>
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_SWRST;
    1498:	8803      	ldrh	r3, [r0, #0]
    149a:	b29b      	uxth	r3, r3
    149c:	f043 0301 	orr.w	r3, r3, #1
    14a0:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    14a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    14a4:	f013 0f01 	tst.w	r3, #1
    14a8:	d1fb      	bne.n	14a2 <_adc_init+0x2a>
		return ERR_DENIED;
	}
	hri_adc_set_CTRLA_SWRST_bit(hw);
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    14aa:	2216      	movs	r2, #22
    14ac:	4b0f      	ldr	r3, [pc, #60]	; (14ec <_adc_init+0x74>)
    14ae:	fb02 3101 	mla	r1, r2, r1, r3
    14b2:	888b      	ldrh	r3, [r1, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    14b4:	80c3      	strh	r3, [r0, #6]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    14b6:	798b      	ldrb	r3, [r1, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    14b8:	7203      	strb	r3, [r0, #8]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    14ba:	79cb      	ldrb	r3, [r1, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    14bc:	7083      	strb	r3, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    14be:	890b      	ldrh	r3, [r1, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    14c0:	8083      	strh	r3, [r0, #4]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    14c2:	7a8b      	ldrb	r3, [r1, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    14c4:	7283      	strb	r3, [r0, #10]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    14c6:	7acb      	ldrb	r3, [r1, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    14c8:	72c3      	strb	r3, [r0, #11]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    14ca:	898b      	ldrh	r3, [r1, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    14cc:	8183      	strh	r3, [r0, #12]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    14ce:	89cb      	ldrh	r3, [r1, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    14d0:	81c3      	strh	r3, [r0, #14]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    14d2:	8a0b      	ldrh	r3, [r1, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    14d4:	8203      	strh	r3, [r0, #16]
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    14d6:	8a4b      	ldrh	r3, [r1, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    14d8:	8243      	strh	r3, [r0, #18]
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    14da:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    14dc:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    14de:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    14e0:	8003      	strh	r3, [r0, #0]

	return ERR_NONE;
    14e2:	2000      	movs	r0, #0
    14e4:	4770      	bx	lr
		return ERR_DENIED;
    14e6:	f06f 0010 	mvn.w	r0, #16
}
    14ea:	4770      	bx	lr
    14ec:	00002dc8 	.word	0x00002dc8

000014f0 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    14f0:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    14f4:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    14f8:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    14fc:	b148      	cbz	r0, 1512 <_adc_get_regs+0x22>
    14fe:	2801      	cmp	r0, #1
    1500:	d009      	beq.n	1516 <_adc_get_regs+0x26>
{
    1502:	b508      	push	{r3, lr}
	ASSERT(false);
    1504:	2291      	movs	r2, #145	; 0x91
    1506:	4905      	ldr	r1, [pc, #20]	; (151c <_adc_get_regs+0x2c>)
    1508:	2000      	movs	r0, #0
    150a:	4b05      	ldr	r3, [pc, #20]	; (1520 <_adc_get_regs+0x30>)
    150c:	4798      	blx	r3
	return 0;
    150e:	2000      	movs	r0, #0
    1510:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    1512:	2000      	movs	r0, #0
    1514:	4770      	bx	lr
    1516:	2001      	movs	r0, #1
    1518:	4770      	bx	lr
    151a:	bf00      	nop
    151c:	00002df4 	.word	0x00002df4
    1520:	00001281 	.word	0x00001281

00001524 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    1524:	b538      	push	{r3, r4, r5, lr}
    1526:	460c      	mov	r4, r1
	ASSERT(device);
    1528:	4605      	mov	r5, r0
    152a:	22d5      	movs	r2, #213	; 0xd5
    152c:	4907      	ldr	r1, [pc, #28]	; (154c <_adc_sync_init+0x28>)
    152e:	3000      	adds	r0, #0
    1530:	bf18      	it	ne
    1532:	2001      	movne	r0, #1
    1534:	4b06      	ldr	r3, [pc, #24]	; (1550 <_adc_sync_init+0x2c>)
    1536:	4798      	blx	r3

	device->hw = hw;
    1538:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    153a:	4620      	mov	r0, r4
    153c:	4b05      	ldr	r3, [pc, #20]	; (1554 <_adc_sync_init+0x30>)
    153e:	4798      	blx	r3
    1540:	4601      	mov	r1, r0
    1542:	4620      	mov	r0, r4
    1544:	4b04      	ldr	r3, [pc, #16]	; (1558 <_adc_sync_init+0x34>)
    1546:	4798      	blx	r3
}
    1548:	bd38      	pop	{r3, r4, r5, pc}
    154a:	bf00      	nop
    154c:	00002df4 	.word	0x00002df4
    1550:	00001281 	.word	0x00001281
    1554:	000014f1 	.word	0x000014f1
    1558:	00001479 	.word	0x00001479

0000155c <_irq_set>:
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    155c:	0943      	lsrs	r3, r0, #5
    155e:	f000 001f 	and.w	r0, r0, #31
    1562:	2201      	movs	r2, #1
    1564:	fa02 f000 	lsl.w	r0, r2, r0
    1568:	3340      	adds	r3, #64	; 0x40
    156a:	4a02      	ldr	r2, [pc, #8]	; (1574 <_irq_set+0x18>)
    156c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    1570:	4770      	bx	lr
    1572:	bf00      	nop
    1574:	e000e100 	.word	0xe000e100

00001578 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    1578:	f64b 3380 	movw	r3, #48000	; 0xbb80
    157c:	fb03 f000 	mul.w	r0, r3, r0
    1580:	4770      	bx	lr
	...

00001584 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    1584:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    1586:	4a0c      	ldr	r2, [pc, #48]	; (15b8 <_init_chip+0x34>)
    1588:	8813      	ldrh	r3, [r2, #0]
    158a:	b29b      	uxth	r3, r3
    158c:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    158e:	4b0b      	ldr	r3, [pc, #44]	; (15bc <_init_chip+0x38>)
    1590:	4798      	blx	r3
	//_oscctrl_init_sources();
	_mclk_init();
    1592:	4b0b      	ldr	r3, [pc, #44]	; (15c0 <_init_chip+0x3c>)
    1594:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    1596:	f44f 6000 	mov.w	r0, #2048	; 0x800
    159a:	4c0a      	ldr	r4, [pc, #40]	; (15c4 <_init_chip+0x40>)
    159c:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    159e:	4b0a      	ldr	r3, [pc, #40]	; (15c8 <_init_chip+0x44>)
    15a0:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    15a2:	f240 70ff 	movw	r0, #2047	; 0x7ff
    15a6:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    15a8:	4a08      	ldr	r2, [pc, #32]	; (15cc <_init_chip+0x48>)
    15aa:	6913      	ldr	r3, [r2, #16]
    15ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    15b0:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    15b2:	4b07      	ldr	r3, [pc, #28]	; (15d0 <_init_chip+0x4c>)
    15b4:	4798      	blx	r3
    15b6:	bd10      	pop	{r4, pc}
    15b8:	41004000 	.word	0x41004000
    15bc:	00001a55 	.word	0x00001a55
    15c0:	0000197d 	.word	0x0000197d
    15c4:	000018d5 	.word	0x000018d5
    15c8:	00001a79 	.word	0x00001a79
    15cc:	40000800 	.word	0x40000800
    15d0:	000016dd 	.word	0x000016dd

000015d4 <_dac_init>:
 * \param[in] hw The pointer to DAC hardware instance
 *
 * \return The status of initialization
 */
static int32_t _dac_init(void *const hw)
{
    15d4:	b510      	push	{r4, lr}
    15d6:	4604      	mov	r4, r0
	ASSERT(hw == DAC);
    15d8:	22f3      	movs	r2, #243	; 0xf3
    15da:	4915      	ldr	r1, [pc, #84]	; (1630 <_dac_init+0x5c>)
    15dc:	4815      	ldr	r0, [pc, #84]	; (1634 <_dac_init+0x60>)
    15de:	4284      	cmp	r4, r0
    15e0:	bf14      	ite	ne
    15e2:	2000      	movne	r0, #0
    15e4:	2001      	moveq	r0, #1
    15e6:	4b14      	ldr	r3, [pc, #80]	; (1638 <_dac_init+0x64>)
    15e8:	4798      	blx	r3
typedef uint8_t  hri_dac_intflag_reg_t;
typedef uint8_t  hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw, hri_dac_syncbusy_reg_t reg)
{
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    15ea:	68a3      	ldr	r3, [r4, #8]
    15ec:	f013 0f01 	tst.w	r3, #1
    15f0:	d1fb      	bne.n	15ea <_dac_init+0x16>
    15f2:	68a3      	ldr	r3, [r4, #8]
    15f4:	f013 0f03 	tst.w	r3, #3
    15f8:	d1fb      	bne.n	15f2 <_dac_init+0x1e>

static inline bool hri_dac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST | DAC_SYNCBUSY_ENABLE);
	tmp = ((Dac *)hw)->CTRLA.reg;
    15fa:	7823      	ldrb	r3, [r4, #0]

	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST);
	if (hri_dac_get_CTRLA_ENABLE_bit(hw)) {
    15fc:	f013 0f02 	tst.w	r3, #2
    1600:	d113      	bne.n	162a <_dac_init+0x56>
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    1602:	68a3      	ldr	r3, [r4, #8]
    1604:	f013 0f01 	tst.w	r3, #1
    1608:	d1fb      	bne.n	1602 <_dac_init+0x2e>
	((Dac *)hw)->CTRLA.reg |= DAC_CTRLA_SWRST;
    160a:	7823      	ldrb	r3, [r4, #0]
    160c:	f043 0301 	orr.w	r3, r3, #1
    1610:	7023      	strb	r3, [r4, #0]
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    1612:	68a3      	ldr	r3, [r4, #8]
    1614:	f013 0f01 	tst.w	r3, #1
    1618:	d1fb      	bne.n	1612 <_dac_init+0x3e>
}

static inline void hri_dac_write_CTRLB_reg(const void *const hw, hri_dac_ctrlb_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->CTRLB.reg = data;
    161a:	2000      	movs	r0, #0
    161c:	7060      	strb	r0, [r4, #1]
}

static inline void hri_dac_write_EVCTRL_reg(const void *const hw, hri_dac_evctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->EVCTRL.reg = data;
    161e:	70a0      	strb	r0, [r4, #2]
}

static inline void hri_dac_write_DACCTRL_reg(const void *const hw, uint8_t index, hri_dac_dacctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DACCTRL[index].reg = data;
    1620:	81a0      	strh	r0, [r4, #12]
    1622:	81e0      	strh	r0, [r4, #14]
}

static inline void hri_dac_write_DBGCTRL_reg(const void *const hw, hri_dac_dbgctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DBGCTRL.reg = data;
    1624:	2301      	movs	r3, #1
    1626:	7623      	strb	r3, [r4, #24]
	hri_dac_write_EVCTRL_reg(hw, _dac.ev_ctrl);
	hri_dac_write_DACCTRL_reg(hw, 0, _dac.dac_ctrl0);
	hri_dac_write_DACCTRL_reg(hw, 1, _dac.dac_ctrl1);
	hri_dac_write_DBGCTRL_reg(hw, _dac.dbg_ctrl);

	return ERR_NONE;
    1628:	bd10      	pop	{r4, pc}
		return ERR_BUSY;
    162a:	f06f 0003 	mvn.w	r0, #3
}
    162e:	bd10      	pop	{r4, pc}
    1630:	00002e0c 	.word	0x00002e0c
    1634:	43002400 	.word	0x43002400
    1638:	00001281 	.word	0x00001281

0000163c <_dac_sync_init>:
{
    163c:	b538      	push	{r3, r4, r5, lr}
    163e:	460c      	mov	r4, r1
	ASSERT(device);
    1640:	4605      	mov	r5, r0
    1642:	2261      	movs	r2, #97	; 0x61
    1644:	4905      	ldr	r1, [pc, #20]	; (165c <_dac_sync_init+0x20>)
    1646:	3000      	adds	r0, #0
    1648:	bf18      	it	ne
    164a:	2001      	movne	r0, #1
    164c:	4b04      	ldr	r3, [pc, #16]	; (1660 <_dac_sync_init+0x24>)
    164e:	4798      	blx	r3
	device->hw = hw;
    1650:	602c      	str	r4, [r5, #0]
	return _dac_init(device->hw);
    1652:	4620      	mov	r0, r4
    1654:	4b03      	ldr	r3, [pc, #12]	; (1664 <_dac_sync_init+0x28>)
    1656:	4798      	blx	r3
}
    1658:	bd38      	pop	{r3, r4, r5, pc}
    165a:	bf00      	nop
    165c:	00002e0c 	.word	0x00002e0c
    1660:	00001281 	.word	0x00001281
    1664:	000015d5 	.word	0x000015d5

00001668 <_dmac_handler>:

/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    1668:	b508      	push	{r3, lr}
}

static inline hri_dmac_intpend_reg_t hri_dmac_get_INTPEND_reg(const void *const hw, hri_dmac_intpend_reg_t mask)
{
	uint16_t tmp;
	tmp = ((Dmac *)hw)->INTPEND.reg;
    166a:	4a1a      	ldr	r2, [pc, #104]	; (16d4 <_dmac_handler+0x6c>)
    166c:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    166e:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    1672:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    1676:	4818      	ldr	r0, [pc, #96]	; (16d8 <_dmac_handler+0x70>)
    1678:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = mask;
}

static inline bool hri_dmac_get_CHINTFLAG_TERR_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    167c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    1680:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    1684:	f012 0f01 	tst.w	r2, #1
    1688:	d10a      	bne.n	16a0 <_dmac_handler+0x38>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
}

static inline bool hri_dmac_get_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    168a:	011a      	lsls	r2, r3, #4
    168c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    1690:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    1694:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    1698:	f012 0f02 	tst.w	r2, #2
    169c:	d10b      	bne.n	16b6 <_dmac_handler+0x4e>
    169e:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    16a0:	011a      	lsls	r2, r3, #4
    16a2:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    16a6:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    16aa:	2101      	movs	r1, #1
    16ac:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    16b0:	6843      	ldr	r3, [r0, #4]
    16b2:	4798      	blx	r3
    16b4:	bd08      	pop	{r3, pc}
}

static inline void hri_dmac_clear_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    16b6:	011a      	lsls	r2, r3, #4
    16b8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    16bc:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    16c0:	2102      	movs	r1, #2
    16c2:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    16c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    16ca:	4a03      	ldr	r2, [pc, #12]	; (16d8 <_dmac_handler+0x70>)
    16cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    16d0:	4798      	blx	r3
	}
}
    16d2:	e7e4      	b.n	169e <_dmac_handler+0x36>
    16d4:	4100a000 	.word	0x4100a000
    16d8:	20000130 	.word	0x20000130

000016dc <_dma_init>:
{
    16dc:	b430      	push	{r4, r5}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    16de:	4a33      	ldr	r2, [pc, #204]	; (17ac <_dma_init+0xd0>)
    16e0:	8813      	ldrh	r3, [r2, #0]
    16e2:	f023 0302 	bic.w	r3, r3, #2
    16e6:	041b      	lsls	r3, r3, #16
    16e8:	0c1b      	lsrs	r3, r3, #16
    16ea:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    16ec:	8853      	ldrh	r3, [r2, #2]
    16ee:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    16f2:	041b      	lsls	r3, r3, #16
    16f4:	0c1b      	lsrs	r3, r3, #16
    16f6:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    16f8:	8813      	ldrh	r3, [r2, #0]
    16fa:	b29b      	uxth	r3, r3
    16fc:	f043 0301 	orr.w	r3, r3, #1
    1700:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    1702:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    1704:	f013 0f01 	tst.w	r3, #1
    1708:	d1fb      	bne.n	1702 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    170a:	4b28      	ldr	r3, [pc, #160]	; (17ac <_dma_init+0xd0>)
    170c:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    1710:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    1712:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    1714:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    1718:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    171a:	2000      	movs	r0, #0
    171c:	6158      	str	r0, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    171e:	4a24      	ldr	r2, [pc, #144]	; (17b0 <_dma_init+0xd4>)
    1720:	f502 71c0 	add.w	r1, r2, #384	; 0x180
	((Dmac *)hw)->BASEADDR.reg = data;
    1724:	6359      	str	r1, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    1726:	f502 7260 	add.w	r2, r2, #896	; 0x380
	((Dmac *)hw)->WRBADDR.reg = data;
    172a:	639a      	str	r2, [r3, #56]	; 0x38
    172c:	4b21      	ldr	r3, [pc, #132]	; (17b4 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    172e:	f5a1 75c0 	sub.w	r5, r1, #384	; 0x180
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    1732:	681c      	ldr	r4, [r3, #0]
    1734:	0101      	lsls	r1, r0, #4
    1736:	f101 4282 	add.w	r2, r1, #1090519040	; 0x41000000
    173a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    173e:	6414      	str	r4, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    1740:	791c      	ldrb	r4, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    1742:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    1746:	795c      	ldrb	r4, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    1748:	f882 4046 	strb.w	r4, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    174c:	88da      	ldrh	r2, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    174e:	4429      	add	r1, r5
    1750:	f8a1 2180 	strh.w	r2, [r1, #384]	; 0x180
    1754:	3001      	adds	r0, #1
    1756:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    1758:	2820      	cmp	r0, #32
    175a:	d1ea      	bne.n	1732 <_dma_init+0x56>
    175c:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    175e:	2001      	movs	r0, #1
    1760:	4915      	ldr	r1, [pc, #84]	; (17b8 <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    1762:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    1764:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1768:	d00b      	beq.n	1782 <_dma_init+0xa6>
    176a:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    176c:	2b24      	cmp	r3, #36	; 0x24
    176e:	d1f8      	bne.n	1762 <_dma_init+0x86>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    1770:	4a0e      	ldr	r2, [pc, #56]	; (17ac <_dma_init+0xd0>)
    1772:	8813      	ldrh	r3, [r2, #0]
    1774:	b29b      	uxth	r3, r3
    1776:	f043 0302 	orr.w	r3, r3, #2
    177a:	8013      	strh	r3, [r2, #0]
}
    177c:	2000      	movs	r0, #0
    177e:	bc30      	pop	{r4, r5}
    1780:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1782:	095c      	lsrs	r4, r3, #5
    1784:	f002 021f 	and.w	r2, r2, #31
    1788:	fa00 f202 	lsl.w	r2, r0, r2
    178c:	f104 0520 	add.w	r5, r4, #32
    1790:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    1794:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1798:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    179c:	f104 0560 	add.w	r5, r4, #96	; 0x60
    17a0:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    17a4:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    17a8:	e7df      	b.n	176a <_dma_init+0x8e>
    17aa:	bf00      	nop
    17ac:	4100a000 	.word	0x4100a000
    17b0:	20000130 	.word	0x20000130
    17b4:	00002e24 	.word	0x00002e24
    17b8:	e000e100 	.word	0xe000e100

000017bc <DMAC_0_Handler>:
/**
* \brief DMAC interrupt handler
*/
void DMAC_0_Handler(void)
{
    17bc:	b508      	push	{r3, lr}
	_dmac_handler();
    17be:	4b01      	ldr	r3, [pc, #4]	; (17c4 <DMAC_0_Handler+0x8>)
    17c0:	4798      	blx	r3
    17c2:	bd08      	pop	{r3, pc}
    17c4:	00001669 	.word	0x00001669

000017c8 <DMAC_1_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_1_Handler(void)
{
    17c8:	b508      	push	{r3, lr}
	_dmac_handler();
    17ca:	4b01      	ldr	r3, [pc, #4]	; (17d0 <DMAC_1_Handler+0x8>)
    17cc:	4798      	blx	r3
    17ce:	bd08      	pop	{r3, pc}
    17d0:	00001669 	.word	0x00001669

000017d4 <DMAC_2_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_2_Handler(void)
{
    17d4:	b508      	push	{r3, lr}
	_dmac_handler();
    17d6:	4b01      	ldr	r3, [pc, #4]	; (17dc <DMAC_2_Handler+0x8>)
    17d8:	4798      	blx	r3
    17da:	bd08      	pop	{r3, pc}
    17dc:	00001669 	.word	0x00001669

000017e0 <DMAC_3_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_3_Handler(void)
{
    17e0:	b508      	push	{r3, lr}
	_dmac_handler();
    17e2:	4b01      	ldr	r3, [pc, #4]	; (17e8 <DMAC_3_Handler+0x8>)
    17e4:	4798      	blx	r3
    17e6:	bd08      	pop	{r3, pc}
    17e8:	00001669 	.word	0x00001669

000017ec <DMAC_4_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_4_Handler(void)
{
    17ec:	b508      	push	{r3, lr}
	_dmac_handler();
    17ee:	4b01      	ldr	r3, [pc, #4]	; (17f4 <DMAC_4_Handler+0x8>)
    17f0:	4798      	blx	r3
    17f2:	bd08      	pop	{r3, pc}
    17f4:	00001669 	.word	0x00001669

000017f8 <_ext_irq_init>:
typedef uint8_t  hri_eic_ctrla_reg_t;
typedef uint8_t  hri_eic_nmictrl_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    17f8:	4a1e      	ldr	r2, [pc, #120]	; (1874 <_ext_irq_init+0x7c>)
    17fa:	6853      	ldr	r3, [r2, #4]
    17fc:	f013 0f01 	tst.w	r3, #1
    1800:	d1fb      	bne.n	17fa <_ext_irq_init+0x2>
    1802:	4a1c      	ldr	r2, [pc, #112]	; (1874 <_ext_irq_init+0x7c>)
    1804:	6853      	ldr	r3, [r2, #4]
    1806:	f013 0f03 	tst.w	r3, #3
    180a:	d1fb      	bne.n	1804 <_ext_irq_init+0xc>

static inline bool hri_eic_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
	tmp = ((Eic *)hw)->CTRLA.reg;
    180c:	4b19      	ldr	r3, [pc, #100]	; (1874 <_ext_irq_init+0x7c>)
    180e:	781b      	ldrb	r3, [r3, #0]
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_SWRST);
	if (hri_eic_get_CTRLA_ENABLE_bit(EIC)) {
    1810:	f013 0f02 	tst.w	r3, #2
    1814:	d12b      	bne.n	186e <_ext_irq_init+0x76>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1816:	4a17      	ldr	r2, [pc, #92]	; (1874 <_ext_irq_init+0x7c>)
    1818:	6853      	ldr	r3, [r2, #4]
    181a:	f013 0f01 	tst.w	r3, #1
    181e:	d1fb      	bne.n	1818 <_ext_irq_init+0x20>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_SWRST;
    1820:	4a14      	ldr	r2, [pc, #80]	; (1874 <_ext_irq_init+0x7c>)
    1822:	7813      	ldrb	r3, [r2, #0]
    1824:	f043 0301 	orr.w	r3, r3, #1
    1828:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    182a:	6853      	ldr	r3, [r2, #4]
    182c:	f013 0f01 	tst.w	r3, #1
    1830:	d1fb      	bne.n	182a <_ext_irq_init+0x32>
    1832:	4a10      	ldr	r2, [pc, #64]	; (1874 <_ext_irq_init+0x7c>)
    1834:	6853      	ldr	r3, [r2, #4]
    1836:	f013 0f03 	tst.w	r3, #3
    183a:	d1fb      	bne.n	1834 <_ext_irq_init+0x3c>
static inline void hri_eic_write_CTRLA_CKSEL_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	EIC_CRITICAL_SECTION_ENTER();
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    183c:	4b0d      	ldr	r3, [pc, #52]	; (1874 <_ext_irq_init+0x7c>)
    183e:	781a      	ldrb	r2, [r3, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    1840:	f002 02ef 	and.w	r2, r2, #239	; 0xef
	tmp |= value << EIC_CTRLA_CKSEL_Pos;
	((Eic *)hw)->CTRLA.reg = tmp;
    1844:	701a      	strb	r2, [r3, #0]
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    1846:	2200      	movs	r2, #0
    1848:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    184a:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    184c:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    184e:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    1850:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    1852:	61da      	str	r2, [r3, #28]
    1854:	621a      	str	r2, [r3, #32]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    1856:	461a      	mov	r2, r3
    1858:	6853      	ldr	r3, [r2, #4]
    185a:	f013 0f03 	tst.w	r3, #3
    185e:	d1fb      	bne.n	1858 <_ext_irq_init+0x60>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    1860:	4a04      	ldr	r2, [pc, #16]	; (1874 <_ext_irq_init+0x7c>)
    1862:	7813      	ldrb	r3, [r2, #0]
    1864:	f043 0302 	orr.w	r3, r3, #2
    1868:	7013      	strb	r3, [r2, #0]

	hri_eic_set_CTRLA_ENABLE_bit(EIC);

	callback = cb;

	return ERR_NONE;
    186a:	2000      	movs	r0, #0
    186c:	4770      	bx	lr
		return ERR_DENIED;
    186e:	f06f 0010 	mvn.w	r0, #16
}
    1872:	4770      	bx	lr
    1874:	40002800 	.word	0x40002800

00001878 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    1878:	b430      	push	{r4, r5}
    187a:	4814      	ldr	r0, [pc, #80]	; (18cc <_event_system_init+0x54>)
    187c:	f100 0543 	add.w	r5, r0, #67	; 0x43
    1880:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    1882:	4c13      	ldr	r4, [pc, #76]	; (18d0 <_event_system_init+0x58>)
    1884:	1a1a      	subs	r2, r3, r0
	uint8_t i;

	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    1886:	f813 1b01 	ldrb.w	r1, [r3], #1
    188a:	3248      	adds	r2, #72	; 0x48
    188c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    1890:	42ab      	cmp	r3, r5
    1892:	d1f7      	bne.n	1884 <_event_system_init+0xc>
    1894:	480d      	ldr	r0, [pc, #52]	; (18cc <_event_system_init+0x54>)
    1896:	f100 0442 	add.w	r4, r0, #66	; 0x42
    189a:	3080      	adds	r0, #128	; 0x80
    189c:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    189e:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    18a2:	00ca      	lsls	r2, r1, #3
    18a4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    18a8:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    18ac:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    18ae:	f850 3f04 	ldr.w	r3, [r0, #4]!
    18b2:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    18b4:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    18b8:	43db      	mvns	r3, r3
    18ba:	b2db      	uxtb	r3, r3
    18bc:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    18c0:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    18c2:	2920      	cmp	r1, #32
    18c4:	d1eb      	bne.n	189e <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    18c6:	2000      	movs	r0, #0
    18c8:	bc30      	pop	{r4, r5}
    18ca:	4770      	bx	lr
    18cc:	00002f24 	.word	0x00002f24
    18d0:	4100e000 	.word	0x4100e000

000018d4 <_gclk_init_generators_by_fref>:
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
    18d4:	f010 0f01 	tst.w	r0, #1
    18d8:	d002      	beq.n	18e0 <_gclk_init_generators_by_fref+0xc>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    18da:	4a23      	ldr	r2, [pc, #140]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    18dc:	4b23      	ldr	r3, [pc, #140]	; (196c <_gclk_init_generators_by_fref+0x98>)
    18de:	621a      	str	r2, [r3, #32]
		                               | (CONF_GCLK_GEN_0_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_0_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_1_GENEN == 1
	if (bm & (1ul << 1)) {
    18e0:	f010 0f02 	tst.w	r0, #2
    18e4:	d002      	beq.n	18ec <_gclk_init_generators_by_fref+0x18>
    18e6:	4a22      	ldr	r2, [pc, #136]	; (1970 <_gclk_init_generators_by_fref+0x9c>)
    18e8:	4b20      	ldr	r3, [pc, #128]	; (196c <_gclk_init_generators_by_fref+0x98>)
    18ea:	625a      	str	r2, [r3, #36]	; 0x24
		                               | (CONF_GCLK_GEN_1_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_1_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_2_GENEN == 1
	if (bm & (1ul << 2)) {
    18ec:	f010 0f04 	tst.w	r0, #4
    18f0:	d002      	beq.n	18f8 <_gclk_init_generators_by_fref+0x24>
    18f2:	4a1d      	ldr	r2, [pc, #116]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    18f4:	4b1d      	ldr	r3, [pc, #116]	; (196c <_gclk_init_generators_by_fref+0x98>)
    18f6:	629a      	str	r2, [r3, #40]	; 0x28
		                               | (CONF_GCLK_GEN_2_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_2_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_3_GENEN == 1
	if (bm & (1ul << 3)) {
    18f8:	f010 0f08 	tst.w	r0, #8
    18fc:	d002      	beq.n	1904 <_gclk_init_generators_by_fref+0x30>
    18fe:	4a1a      	ldr	r2, [pc, #104]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    1900:	4b1a      	ldr	r3, [pc, #104]	; (196c <_gclk_init_generators_by_fref+0x98>)
    1902:	62da      	str	r2, [r3, #44]	; 0x2c
		                               | (CONF_GCLK_GEN_3_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_3_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_4_GENEN == 1
	if (bm & (1ul << 4)) {
    1904:	f010 0f10 	tst.w	r0, #16
    1908:	d002      	beq.n	1910 <_gclk_init_generators_by_fref+0x3c>
    190a:	4a17      	ldr	r2, [pc, #92]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    190c:	4b17      	ldr	r3, [pc, #92]	; (196c <_gclk_init_generators_by_fref+0x98>)
    190e:	631a      	str	r2, [r3, #48]	; 0x30
		                               | (CONF_GCLK_GEN_4_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_4_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_5_GENEN == 1
	if (bm & (1ul << 5)) {
    1910:	f010 0f20 	tst.w	r0, #32
    1914:	d002      	beq.n	191c <_gclk_init_generators_by_fref+0x48>
    1916:	4a14      	ldr	r2, [pc, #80]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    1918:	4b14      	ldr	r3, [pc, #80]	; (196c <_gclk_init_generators_by_fref+0x98>)
    191a:	635a      	str	r2, [r3, #52]	; 0x34
		                               | (CONF_GCLK_GEN_5_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_5_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_6_GENEN == 1
	if (bm & (1ul << 6)) {
    191c:	f010 0f40 	tst.w	r0, #64	; 0x40
    1920:	d002      	beq.n	1928 <_gclk_init_generators_by_fref+0x54>
    1922:	4a11      	ldr	r2, [pc, #68]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    1924:	4b11      	ldr	r3, [pc, #68]	; (196c <_gclk_init_generators_by_fref+0x98>)
    1926:	639a      	str	r2, [r3, #56]	; 0x38
		                               | (CONF_GCLK_GEN_6_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_6_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_7_GENEN == 1
	if (bm & (1ul << 7)) {
    1928:	f010 0f80 	tst.w	r0, #128	; 0x80
    192c:	d002      	beq.n	1934 <_gclk_init_generators_by_fref+0x60>
    192e:	4a0e      	ldr	r2, [pc, #56]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    1930:	4b0e      	ldr	r3, [pc, #56]	; (196c <_gclk_init_generators_by_fref+0x98>)
    1932:	63da      	str	r2, [r3, #60]	; 0x3c
		                               | (CONF_GCLK_GEN_7_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_7_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_8_GENEN == 1
	if (bm & (1ul << 8)) {
    1934:	f410 7f80 	tst.w	r0, #256	; 0x100
    1938:	d002      	beq.n	1940 <_gclk_init_generators_by_fref+0x6c>
    193a:	4a0b      	ldr	r2, [pc, #44]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    193c:	4b0b      	ldr	r3, [pc, #44]	; (196c <_gclk_init_generators_by_fref+0x98>)
    193e:	641a      	str	r2, [r3, #64]	; 0x40
		                               | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_9_GENEN == 1
	if (bm & (1ul << 9)) {
    1940:	f410 7f00 	tst.w	r0, #512	; 0x200
    1944:	d002      	beq.n	194c <_gclk_init_generators_by_fref+0x78>
    1946:	4a08      	ldr	r2, [pc, #32]	; (1968 <_gclk_init_generators_by_fref+0x94>)
    1948:	4b08      	ldr	r3, [pc, #32]	; (196c <_gclk_init_generators_by_fref+0x98>)
    194a:	645a      	str	r2, [r3, #68]	; 0x44
		                               | (CONF_GCLK_GEN_9_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_9_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_10_GENEN == 1
	if (bm & (1ul << 10)) {
    194c:	f410 6f80 	tst.w	r0, #1024	; 0x400
    1950:	d002      	beq.n	1958 <_gclk_init_generators_by_fref+0x84>
    1952:	4a08      	ldr	r2, [pc, #32]	; (1974 <_gclk_init_generators_by_fref+0xa0>)
    1954:	4b05      	ldr	r3, [pc, #20]	; (196c <_gclk_init_generators_by_fref+0x98>)
    1956:	649a      	str	r2, [r3, #72]	; 0x48
		                               | (CONF_GCLK_GEN_10_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_10_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_11_GENEN == 1
	if (bm & (1ul << 11)) {
    1958:	f410 6f00 	tst.w	r0, #2048	; 0x800
    195c:	d002      	beq.n	1964 <_gclk_init_generators_by_fref+0x90>
    195e:	4a06      	ldr	r2, [pc, #24]	; (1978 <_gclk_init_generators_by_fref+0xa4>)
    1960:	4b02      	ldr	r3, [pc, #8]	; (196c <_gclk_init_generators_by_fref+0x98>)
    1962:	64da      	str	r2, [r3, #76]	; 0x4c
    1964:	4770      	bx	lr
    1966:	bf00      	nop
    1968:	00012b06 	.word	0x00012b06
    196c:	40001c00 	.word	0x40001c00
    1970:	00012306 	.word	0x00012306
    1974:	00012b05 	.word	0x00012b05
    1978:	00013b05 	.word	0x00013b05

0000197c <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    197c:	2201      	movs	r2, #1
    197e:	4b01      	ldr	r3, [pc, #4]	; (1984 <_mclk_init+0x8>)
    1980:	715a      	strb	r2, [r3, #5]
    1982:	4770      	bx	lr
    1984:	40000800 	.word	0x40000800

00001988 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    1988:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    198a:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    198c:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    198e:	f012 0f01 	tst.w	r2, #1
    1992:	d005      	beq.n	19a0 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    1994:	2201      	movs	r2, #1
    1996:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    1998:	6803      	ldr	r3, [r0, #0]
    199a:	b153      	cbz	r3, 19b2 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    199c:	4798      	blx	r3
    199e:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    19a0:	8a1a      	ldrh	r2, [r3, #16]
    19a2:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    19a4:	b12a      	cbz	r2, 19b2 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    19a6:	f240 225e 	movw	r2, #606	; 0x25e
    19aa:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    19ac:	6843      	ldr	r3, [r0, #4]
    19ae:	b103      	cbz	r3, 19b2 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    19b0:	4798      	blx	r3
    19b2:	bd08      	pop	{r3, pc}

000019b4 <_flash_init>:
{
    19b4:	b538      	push	{r3, r4, r5, lr}
    19b6:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    19b8:	4605      	mov	r5, r0
    19ba:	b350      	cbz	r0, 1a12 <_flash_init+0x5e>
    19bc:	4816      	ldr	r0, [pc, #88]	; (1a18 <_flash_init+0x64>)
    19be:	4281      	cmp	r1, r0
    19c0:	bf14      	ite	ne
    19c2:	2000      	movne	r0, #0
    19c4:	2001      	moveq	r0, #1
    19c6:	2256      	movs	r2, #86	; 0x56
    19c8:	4914      	ldr	r1, [pc, #80]	; (1a1c <_flash_init+0x68>)
    19ca:	4b15      	ldr	r3, [pc, #84]	; (1a20 <_flash_init+0x6c>)
    19cc:	4798      	blx	r3
	device->hw = hw;
    19ce:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    19d0:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    19d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    19d6:	049b      	lsls	r3, r3, #18
    19d8:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    19da:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    19dc:	4b11      	ldr	r3, [pc, #68]	; (1a24 <_flash_init+0x70>)
    19de:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    19e0:	4b11      	ldr	r3, [pc, #68]	; (1a28 <_flash_init+0x74>)
    19e2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    19e6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    19ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    19ee:	f3bf 8f6f 	isb	sy
    19f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    19f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    19fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    19fe:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1a02:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    1a06:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1a0a:	6019      	str	r1, [r3, #0]
    1a0c:	601a      	str	r2, [r3, #0]
}
    1a0e:	2000      	movs	r0, #0
    1a10:	bd38      	pop	{r3, r4, r5, pc}
    1a12:	2000      	movs	r0, #0
    1a14:	e7d7      	b.n	19c6 <_flash_init+0x12>
    1a16:	bf00      	nop
    1a18:	41004000 	.word	0x41004000
    1a1c:	00003028 	.word	0x00003028
    1a20:	00001281 	.word	0x00001281
    1a24:	200006b0 	.word	0x200006b0
    1a28:	e000e100 	.word	0xe000e100

00001a2c <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    1a2c:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    1a2e:	4b02      	ldr	r3, [pc, #8]	; (1a38 <NVMCTRL_0_Handler+0xc>)
    1a30:	6818      	ldr	r0, [r3, #0]
    1a32:	4b02      	ldr	r3, [pc, #8]	; (1a3c <NVMCTRL_0_Handler+0x10>)
    1a34:	4798      	blx	r3
    1a36:	bd08      	pop	{r3, pc}
    1a38:	200006b0 	.word	0x200006b0
    1a3c:	00001989 	.word	0x00001989

00001a40 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    1a40:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    1a42:	4b02      	ldr	r3, [pc, #8]	; (1a4c <NVMCTRL_1_Handler+0xc>)
    1a44:	6818      	ldr	r0, [r3, #0]
    1a46:	4b02      	ldr	r3, [pc, #8]	; (1a50 <NVMCTRL_1_Handler+0x10>)
    1a48:	4798      	blx	r3
    1a4a:	bd08      	pop	{r3, pc}
    1a4c:	200006b0 	.word	0x200006b0
    1a50:	00001989 	.word	0x00001989

00001a54 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    1a54:	4b07      	ldr	r3, [pc, #28]	; (1a74 <_osc32kctrl_init_sources+0x20>)
    1a56:	f242 024e 	movw	r2, #8270	; 0x204e
    1a5a:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    1a5c:	2201      	movs	r2, #1
    1a5e:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    1a60:	75da      	strb	r2, [r3, #23]
	return ((Osc32kctrl *)hw)->OSCULP32K.reg;
}

static inline bool hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(const void *const hw)
{
	return (((Osc32kctrl *)hw)->STATUS.reg & OSC32KCTRL_STATUS_XOSC32KRDY) >> OSC32KCTRL_STATUS_XOSC32KRDY_Pos;
    1a62:	461a      	mov	r2, r3
    1a64:	68d3      	ldr	r3, [r2, #12]
	                                       );
#endif

#if CONF_XOSC32K_CONFIG
#if CONF_XOSC32K_ENABLE == 1 && CONF_XOSC32K_ONDEMAND == 0
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
    1a66:	f013 0f01 	tst.w	r3, #1
    1a6a:	d0fb      	beq.n	1a64 <_osc32kctrl_init_sources+0x10>
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    1a6c:	2205      	movs	r2, #5
    1a6e:	4b01      	ldr	r3, [pc, #4]	; (1a74 <_osc32kctrl_init_sources+0x20>)
    1a70:	741a      	strb	r2, [r3, #16]
    1a72:	4770      	bx	lr
    1a74:	40001400 	.word	0x40001400

00001a78 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    1a78:	4a2b      	ldr	r2, [pc, #172]	; (1b28 <_oscctrl_init_referenced_generators+0xb0>)
    1a7a:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    1a7c:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    1a80:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    1a84:	6213      	str	r3, [r2, #32]
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    1a86:	4b29      	ldr	r3, [pc, #164]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1a88:	2200      	movs	r2, #0
    1a8a:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    1a8c:	4a28      	ldr	r2, [pc, #160]	; (1b30 <_oscctrl_init_referenced_generators+0xb8>)
    1a8e:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    1a90:	461a      	mov	r2, r3
    1a92:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    1a96:	f013 0f10 	tst.w	r3, #16
    1a9a:	d1fa      	bne.n	1a92 <_oscctrl_init_referenced_generators+0x1a>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    1a9c:	2200      	movs	r2, #0
    1a9e:	4b23      	ldr	r3, [pc, #140]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1aa0:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    1aa4:	461a      	mov	r2, r3
    1aa6:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    1aaa:	f013 0f04 	tst.w	r3, #4
    1aae:	d1fa      	bne.n	1aa6 <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    1ab0:	2242      	movs	r2, #66	; 0x42
    1ab2:	4b1e      	ldr	r3, [pc, #120]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1ab4:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    1ab6:	461a      	mov	r2, r3
    1ab8:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    1abc:	f013 0f02 	tst.w	r3, #2
    1ac0:	d1fa      	bne.n	1ab8 <_oscctrl_init_referenced_generators+0x40>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    1ac2:	4b1a      	ldr	r3, [pc, #104]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1ac4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    1ac6:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    1ac8:	461a      	mov	r2, r3
    1aca:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    1ace:	f013 0f08 	tst.w	r3, #8
    1ad2:	d1fa      	bne.n	1aca <_oscctrl_init_referenced_generators+0x52>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    1ad4:	2282      	movs	r2, #130	; 0x82
    1ad6:	4b15      	ldr	r3, [pc, #84]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1ad8:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    1adc:	461a      	mov	r2, r3
    1ade:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    1ae2:	f013 0f04 	tst.w	r3, #4
    1ae6:	d1fa      	bne.n	1ade <_oscctrl_init_referenced_generators+0x66>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    1ae8:	4b10      	ldr	r3, [pc, #64]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1aea:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    1aee:	f013 0f01 	tst.w	r3, #1
    1af2:	d012      	beq.n	1b1a <_oscctrl_init_referenced_generators+0xa2>
}

static inline hri_oscctrl_status_reg_t hri_oscctrl_get_STATUS_reg(const void *const hw, hri_oscctrl_status_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    1af4:	4a0d      	ldr	r2, [pc, #52]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1af6:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    1af8:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    1afc:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    1b00:	d1f9      	bne.n	1af6 <_oscctrl_init_referenced_generators+0x7e>
	return tmp;
}

static inline hri_gclk_syncbusy_reg_t hri_gclk_read_SYNCBUSY_reg(const void *const hw)
{
	return ((Gclk *)hw)->SYNCBUSY.reg;
    1b02:	4a09      	ldr	r2, [pc, #36]	; (1b28 <_oscctrl_init_referenced_generators+0xb0>)
    1b04:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    1b06:	2b00      	cmp	r3, #0
    1b08:	d1fc      	bne.n	1b04 <_oscctrl_init_referenced_generators+0x8c>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    1b0a:	4a07      	ldr	r2, [pc, #28]	; (1b28 <_oscctrl_init_referenced_generators+0xb0>)
    1b0c:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    1b0e:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    1b12:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    1b16:	6213      	str	r3, [r2, #32]
    1b18:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    1b1a:	4a04      	ldr	r2, [pc, #16]	; (1b2c <_oscctrl_init_referenced_generators+0xb4>)
    1b1c:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    1b1e:	f413 7f80 	tst.w	r3, #256	; 0x100
    1b22:	d0fb      	beq.n	1b1c <_oscctrl_init_referenced_generators+0xa4>
    1b24:	e7ed      	b.n	1b02 <_oscctrl_init_referenced_generators+0x8a>
    1b26:	bf00      	nop
    1b28:	40001c00 	.word	0x40001c00
    1b2c:	40001000 	.word	0x40001000
    1b30:	04010000 	.word	0x04010000

00001b34 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    1b34:	b500      	push	{lr}
    1b36:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    1b38:	4b0d      	ldr	r3, [pc, #52]	; (1b70 <RAMECC_Handler+0x3c>)
    1b3a:	789b      	ldrb	r3, [r3, #2]
    1b3c:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    1b3e:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    1b40:	9b01      	ldr	r3, [sp, #4]
    1b42:	f013 0f02 	tst.w	r3, #2
    1b46:	d006      	beq.n	1b56 <RAMECC_Handler+0x22>
    1b48:	4b0a      	ldr	r3, [pc, #40]	; (1b74 <RAMECC_Handler+0x40>)
    1b4a:	681b      	ldr	r3, [r3, #0]
    1b4c:	b11b      	cbz	r3, 1b56 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    1b4e:	4a08      	ldr	r2, [pc, #32]	; (1b70 <RAMECC_Handler+0x3c>)
    1b50:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1b52:	4798      	blx	r3
    1b54:	e009      	b.n	1b6a <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    1b56:	9b01      	ldr	r3, [sp, #4]
    1b58:	f013 0f01 	tst.w	r3, #1
    1b5c:	d005      	beq.n	1b6a <RAMECC_Handler+0x36>
    1b5e:	4b05      	ldr	r3, [pc, #20]	; (1b74 <RAMECC_Handler+0x40>)
    1b60:	685b      	ldr	r3, [r3, #4]
    1b62:	b113      	cbz	r3, 1b6a <RAMECC_Handler+0x36>
    1b64:	4a02      	ldr	r2, [pc, #8]	; (1b70 <RAMECC_Handler+0x3c>)
    1b66:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    1b68:	4798      	blx	r3
	} else {
		return;
	}
}
    1b6a:	b003      	add	sp, #12
    1b6c:	f85d fb04 	ldr.w	pc, [sp], #4
    1b70:	41020000 	.word	0x41020000
    1b74:	200011d8 	.word	0x200011d8

00001b78 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    1b78:	b470      	push	{r4, r5, r6}
    1b7a:	b087      	sub	sp, #28
    1b7c:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    1b7e:	466c      	mov	r4, sp
    1b80:	4d0c      	ldr	r5, [pc, #48]	; (1bb4 <_sercom_get_hardware_index+0x3c>)
    1b82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1b84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1b86:	e895 0003 	ldmia.w	r5, {r0, r1}
    1b8a:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    1b8e:	9b00      	ldr	r3, [sp, #0]
    1b90:	42b3      	cmp	r3, r6
    1b92:	d00c      	beq.n	1bae <_sercom_get_hardware_index+0x36>
    1b94:	4632      	mov	r2, r6
    1b96:	2001      	movs	r0, #1
    1b98:	f85d 3020 	ldr.w	r3, [sp, r0, lsl #2]
    1b9c:	4293      	cmp	r3, r2
    1b9e:	d007      	beq.n	1bb0 <_sercom_get_hardware_index+0x38>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1ba0:	3001      	adds	r0, #1
    1ba2:	2806      	cmp	r0, #6
    1ba4:	d1f8      	bne.n	1b98 <_sercom_get_hardware_index+0x20>
			return i;
		}
	}
	return 0;
    1ba6:	2000      	movs	r0, #0
}
    1ba8:	b007      	add	sp, #28
    1baa:	bc70      	pop	{r4, r5, r6}
    1bac:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1bae:	2000      	movs	r0, #0
			return i;
    1bb0:	b2c0      	uxtb	r0, r0
    1bb2:	e7f9      	b.n	1ba8 <_sercom_get_hardware_index+0x30>
    1bb4:	00003048 	.word	0x00003048

00001bb8 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    1bb8:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    1bba:	4b03      	ldr	r3, [pc, #12]	; (1bc8 <_sercom_get_irq_num+0x10>)
    1bbc:	4798      	blx	r3
    1bbe:	0080      	lsls	r0, r0, #2
    1bc0:	302e      	adds	r0, #46	; 0x2e
}
    1bc2:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    1bc6:	bd08      	pop	{r3, pc}
    1bc8:	00001b79 	.word	0x00001b79

00001bcc <_usart_init>:
{
    1bcc:	b538      	push	{r3, r4, r5, lr}
    1bce:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    1bd0:	4b33      	ldr	r3, [pc, #204]	; (1ca0 <_usart_init+0xd4>)
    1bd2:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    1bd4:	2803      	cmp	r0, #3
    1bd6:	d056      	beq.n	1c86 <_usart_init+0xba>
    1bd8:	2804      	cmp	r0, #4
    1bda:	d052      	beq.n	1c82 <_usart_init+0xb6>
    1bdc:	2805      	cmp	r0, #5
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    1bde:	bf08      	it	eq
    1be0:	2202      	moveq	r2, #2
		if (_usarts[i].number == sercom_offset) {
    1be2:	d006      	beq.n	1bf2 <_usart_init+0x26>
	ASSERT(false);
    1be4:	f240 2262 	movw	r2, #610	; 0x262
    1be8:	492e      	ldr	r1, [pc, #184]	; (1ca4 <_usart_init+0xd8>)
    1bea:	2000      	movs	r0, #0
    1bec:	4b2e      	ldr	r3, [pc, #184]	; (1ca8 <_usart_init+0xdc>)
    1bee:	4798      	blx	r3
	return 0;
    1bf0:	2200      	movs	r2, #0
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1bf2:	69e3      	ldr	r3, [r4, #28]
    1bf4:	f013 0f01 	tst.w	r3, #1
    1bf8:	d1fb      	bne.n	1bf2 <_usart_init+0x26>
    1bfa:	69e3      	ldr	r3, [r4, #28]
    1bfc:	f013 0f03 	tst.w	r3, #3
    1c00:	d1fb      	bne.n	1bfa <_usart_init+0x2e>

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1c02:	6823      	ldr	r3, [r4, #0]
	if (hri_sercomusart_get_CTRLA_ENABLE_bit(hw)) {
    1c04:	f013 0f02 	tst.w	r3, #2
    1c08:	d147      	bne.n	1c9a <_usart_init+0xce>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1c0a:	69e3      	ldr	r3, [r4, #28]
    1c0c:	f013 0f01 	tst.w	r3, #1
    1c10:	d1fb      	bne.n	1c0a <_usart_init+0x3e>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_SWRST;
    1c12:	6823      	ldr	r3, [r4, #0]
    1c14:	f043 0301 	orr.w	r3, r3, #1
    1c18:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1c1a:	69e3      	ldr	r3, [r4, #28]
    1c1c:	f013 0f01 	tst.w	r3, #1
    1c20:	d1fb      	bne.n	1c1a <_usart_init+0x4e>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    1c22:	4610      	mov	r0, r2
    1c24:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    1c28:	4920      	ldr	r1, [pc, #128]	; (1cac <_usart_init+0xe0>)
    1c2a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    1c2e:	69d9      	ldr	r1, [r3, #28]
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1c30:	6021      	str	r1, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    1c32:	6a1d      	ldr	r5, [r3, #32]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    1c34:	6065      	str	r5, [r4, #4]
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    1c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    1c38:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    1c3a:	f411 4fc0 	tst.w	r1, #24576	; 0x6000
    1c3e:	d024      	beq.n	1c8a <_usart_init+0xbe>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    1c40:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    1c44:	4b19      	ldr	r3, [pc, #100]	; (1cac <_usart_init+0xe0>)
    1c46:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    1c4a:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    1c4c:	89a3      	ldrh	r3, [r4, #12]
    1c4e:	f361 030c 	bfi	r3, r1, #0, #13
    1c52:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    1c54:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
    1c58:	89a3      	ldrh	r3, [r4, #12]
    1c5a:	f362 334f 	bfi	r3, r2, #13, #3
    1c5e:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    1c60:	4b12      	ldr	r3, [pc, #72]	; (1cac <_usart_init+0xe0>)
    1c62:	0042      	lsls	r2, r0, #1
    1c64:	1811      	adds	r1, r2, r0
    1c66:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    1c6a:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    1c6e:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    1c70:	4402      	add	r2, r0
    1c72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    1c76:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    1c7a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ERR_NONE;
    1c7e:	2000      	movs	r0, #0
    1c80:	bd38      	pop	{r3, r4, r5, pc}
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    1c82:	2201      	movs	r2, #1
    1c84:	e7b5      	b.n	1bf2 <_usart_init+0x26>
    1c86:	2200      	movs	r2, #0
    1c88:	e7b3      	b.n	1bf2 <_usart_init+0x26>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    1c8a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    1c8e:	4b07      	ldr	r3, [pc, #28]	; (1cac <_usart_init+0xe0>)
    1c90:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    1c94:	8d13      	ldrh	r3, [r2, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    1c96:	81a3      	strh	r3, [r4, #12]
    1c98:	e7e2      	b.n	1c60 <_usart_init+0x94>
		return ERR_DENIED;
    1c9a:	f06f 0010 	mvn.w	r0, #16
}
    1c9e:	bd38      	pop	{r3, r4, r5, pc}
    1ca0:	00001b79 	.word	0x00001b79
    1ca4:	000030d4 	.word	0x000030d4
    1ca8:	00001281 	.word	0x00001281
    1cac:	00003048 	.word	0x00003048

00001cb0 <_usart_async_init>:
{
    1cb0:	b570      	push	{r4, r5, r6, lr}
    1cb2:	460d      	mov	r5, r1
	ASSERT(device);
    1cb4:	4606      	mov	r6, r0
    1cb6:	22da      	movs	r2, #218	; 0xda
    1cb8:	4912      	ldr	r1, [pc, #72]	; (1d04 <_usart_async_init+0x54>)
    1cba:	3000      	adds	r0, #0
    1cbc:	bf18      	it	ne
    1cbe:	2001      	movne	r0, #1
    1cc0:	4b11      	ldr	r3, [pc, #68]	; (1d08 <_usart_async_init+0x58>)
    1cc2:	4798      	blx	r3
	init_status = _usart_init(hw);
    1cc4:	4628      	mov	r0, r5
    1cc6:	4b11      	ldr	r3, [pc, #68]	; (1d0c <_usart_async_init+0x5c>)
    1cc8:	4798      	blx	r3
	if (init_status) {
    1cca:	4604      	mov	r4, r0
    1ccc:	b9c0      	cbnz	r0, 1d00 <_usart_async_init+0x50>
	device->hw = hw;
    1cce:	61b5      	str	r5, [r6, #24]
	uint8_t irq = _sercom_get_irq_num(hw);
    1cd0:	4628      	mov	r0, r5
    1cd2:	4b0f      	ldr	r3, [pc, #60]	; (1d10 <_usart_async_init+0x60>)
    1cd4:	4798      	blx	r3
		irq = irq +2;
    1cd6:	3002      	adds	r0, #2
    1cd8:	b2c0      	uxtb	r0, r0
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1cda:	f000 031f 	and.w	r3, r0, #31
    1cde:	2201      	movs	r2, #1
    1ce0:	409a      	lsls	r2, r3
    1ce2:	0943      	lsrs	r3, r0, #5
    1ce4:	009b      	lsls	r3, r3, #2
    1ce6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1cea:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    1cee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    1cf2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1cf6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1cfa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1cfe:	601a      	str	r2, [r3, #0]
}
    1d00:	4620      	mov	r0, r4
    1d02:	bd70      	pop	{r4, r5, r6, pc}
    1d04:	000030d4 	.word	0x000030d4
    1d08:	00001281 	.word	0x00001281
    1d0c:	00001bcd 	.word	0x00001bcd
    1d10:	00001bb9 	.word	0x00001bb9

00001d14 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    1d14:	6982      	ldr	r2, [r0, #24]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1d16:	69d3      	ldr	r3, [r2, #28]
    1d18:	f013 0f03 	tst.w	r3, #3
    1d1c:	d1fb      	bne.n	1d16 <_usart_async_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1d1e:	6813      	ldr	r3, [r2, #0]
    1d20:	f043 0302 	orr.w	r3, r3, #2
    1d24:	6013      	str	r3, [r2, #0]
    1d26:	4770      	bx	lr

00001d28 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    1d28:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    1d2a:	6299      	str	r1, [r3, #40]	; 0x28
    1d2c:	4770      	bx	lr

00001d2e <_usart_async_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    1d2e:	6983      	ldr	r3, [r0, #24]
	return ((Sercom *)hw)->USART.DATA.reg;
    1d30:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    1d32:	b2c0      	uxtb	r0, r0
    1d34:	4770      	bx	lr

00001d36 <_usart_async_is_byte_sent>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    1d36:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1d38:	7e18      	ldrb	r0, [r3, #24]
}
    1d3a:	f000 0001 	and.w	r0, r0, #1
    1d3e:	4770      	bx	lr

00001d40 <_usart_async_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    1d40:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    1d42:	7e18      	ldrb	r0, [r3, #24]
}
    1d44:	f3c0 0080 	ubfx	r0, r0, #2, #1
    1d48:	4770      	bx	lr
	...

00001d4c <_usart_async_set_irq_state>:
{
    1d4c:	b570      	push	{r4, r5, r6, lr}
    1d4e:	460c      	mov	r4, r1
    1d50:	4616      	mov	r6, r2
	ASSERT(device);
    1d52:	4605      	mov	r5, r0
    1d54:	f44f 7211 	mov.w	r2, #580	; 0x244
    1d58:	4915      	ldr	r1, [pc, #84]	; (1db0 <_usart_async_set_irq_state+0x64>)
    1d5a:	3000      	adds	r0, #0
    1d5c:	bf18      	it	ne
    1d5e:	2001      	movne	r0, #1
    1d60:	4b14      	ldr	r3, [pc, #80]	; (1db4 <_usart_async_set_irq_state+0x68>)
    1d62:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    1d64:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    1d68:	d10d      	bne.n	1d86 <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    1d6a:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    1d6c:	b92e      	cbnz	r6, 1d7a <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    1d6e:	2201      	movs	r2, #1
    1d70:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    1d72:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    1d74:	2202      	movs	r2, #2
    1d76:	751a      	strb	r2, [r3, #20]
    1d78:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    1d7a:	2201      	movs	r2, #1
    1d7c:	759a      	strb	r2, [r3, #22]
    1d7e:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    1d80:	2202      	movs	r2, #2
    1d82:	759a      	strb	r2, [r3, #22]
    1d84:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    1d86:	2c01      	cmp	r4, #1
    1d88:	d002      	beq.n	1d90 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    1d8a:	2c03      	cmp	r4, #3
    1d8c:	d008      	beq.n	1da0 <_usart_async_set_irq_state+0x54>
    1d8e:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    1d90:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    1d92:	b916      	cbnz	r6, 1d9a <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    1d94:	2204      	movs	r2, #4
    1d96:	751a      	strb	r2, [r3, #20]
    1d98:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    1d9a:	2204      	movs	r2, #4
    1d9c:	759a      	strb	r2, [r3, #22]
    1d9e:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    1da0:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    1da2:	b116      	cbz	r6, 1daa <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    1da4:	2280      	movs	r2, #128	; 0x80
    1da6:	759a      	strb	r2, [r3, #22]
}
    1da8:	e7f1      	b.n	1d8e <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    1daa:	2280      	movs	r2, #128	; 0x80
    1dac:	751a      	strb	r2, [r3, #20]
    1dae:	bd70      	pop	{r4, r5, r6, pc}
    1db0:	000030d4 	.word	0x000030d4
    1db4:	00001281 	.word	0x00001281

00001db8 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    1db8:	4b03      	ldr	r3, [pc, #12]	; (1dc8 <_delay_init+0x10>)
    1dba:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    1dbe:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    1dc0:	2205      	movs	r2, #5
    1dc2:	601a      	str	r2, [r3, #0]
    1dc4:	4770      	bx	lr
    1dc6:	bf00      	nop
    1dc8:	e000e010 	.word	0xe000e010

00001dcc <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    1dcc:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    1dce:	b303      	cbz	r3, 1e12 <_delay_cycles+0x46>
{
    1dd0:	b430      	push	{r4, r5}
    1dd2:	1e5d      	subs	r5, r3, #1
    1dd4:	b2ed      	uxtb	r5, r5
	while (n--) {
    1dd6:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    1dd8:	4a12      	ldr	r2, [pc, #72]	; (1e24 <_delay_cycles+0x58>)
    1dda:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    1dde:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    1de0:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    1de2:	6813      	ldr	r3, [r2, #0]
    1de4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1de8:	d0fb      	beq.n	1de2 <_delay_cycles+0x16>
	while (n--) {
    1dea:	3801      	subs	r0, #1
    1dec:	b2c0      	uxtb	r0, r0
    1dee:	28ff      	cmp	r0, #255	; 0xff
    1df0:	d1f5      	bne.n	1dde <_delay_cycles+0x12>
    1df2:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    1df6:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    1dfa:	3101      	adds	r1, #1
    1dfc:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    1dfe:	4b09      	ldr	r3, [pc, #36]	; (1e24 <_delay_cycles+0x58>)
    1e00:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    1e02:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    1e04:	461a      	mov	r2, r3
    1e06:	6813      	ldr	r3, [r2, #0]
    1e08:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1e0c:	d0fb      	beq.n	1e06 <_delay_cycles+0x3a>
		;
}
    1e0e:	bc30      	pop	{r4, r5}
    1e10:	4770      	bx	lr
	SysTick->LOAD = buf;
    1e12:	4b04      	ldr	r3, [pc, #16]	; (1e24 <_delay_cycles+0x58>)
    1e14:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    1e16:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    1e18:	461a      	mov	r2, r3
    1e1a:	6813      	ldr	r3, [r2, #0]
    1e1c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    1e20:	d0fb      	beq.n	1e1a <_delay_cycles+0x4e>
    1e22:	4770      	bx	lr
    1e24:	e000e010 	.word	0xe000e010

00001e28 <_get_irq_num>:
static uint8_t _get_irq_num(const void *const hw);
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _get_irq_num(const void *const hw)
{
    1e28:	b470      	push	{r4, r5, r6}
    1e2a:	b087      	sub	sp, #28
    1e2c:	4606      	mov	r6, r0
}

static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    1e2e:	ac01      	add	r4, sp, #4
    1e30:	4d14      	ldr	r5, [pc, #80]	; (1e84 <_get_irq_num+0x5c>)
    1e32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1e34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1e36:	682b      	ldr	r3, [r5, #0]
    1e38:	6023      	str	r3, [r4, #0]

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    1e3a:	42b0      	cmp	r0, r6
    1e3c:	d017      	beq.n	1e6e <_get_irq_num+0x46>
    1e3e:	4631      	mov	r1, r6
    1e40:	2301      	movs	r3, #1
    1e42:	a801      	add	r0, sp, #4
    1e44:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    1e48:	428a      	cmp	r2, r1
    1e4a:	d006      	beq.n	1e5a <_get_irq_num+0x32>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    1e4c:	3301      	adds	r3, #1
    1e4e:	2b05      	cmp	r3, #5
    1e50:	d1f8      	bne.n	1e44 <_get_irq_num+0x1c>
		return TCC0_0_IRQn;
    1e52:	2055      	movs	r0, #85	; 0x55
}
    1e54:	b007      	add	sp, #28
    1e56:	bc70      	pop	{r4, r5, r6}
    1e58:	4770      	bx	lr
	switch (_get_hardware_offset(hw)) {
    1e5a:	b2db      	uxtb	r3, r3
    1e5c:	2b04      	cmp	r3, #4
    1e5e:	d80c      	bhi.n	1e7a <_get_irq_num+0x52>
    1e60:	e8df f003 	tbb	[pc, r3]
    1e64:	070d0305 	.word	0x070d0305
    1e68:	09          	.byte	0x09
    1e69:	00          	.byte	0x00
		return TCC1_0_IRQn;
    1e6a:	205c      	movs	r0, #92	; 0x5c
    1e6c:	e7f2      	b.n	1e54 <_get_irq_num+0x2c>
		return TCC0_0_IRQn;
    1e6e:	2055      	movs	r0, #85	; 0x55
    1e70:	e7f0      	b.n	1e54 <_get_irq_num+0x2c>
		return TCC3_0_IRQn;
    1e72:	2065      	movs	r0, #101	; 0x65
    1e74:	e7ee      	b.n	1e54 <_get_irq_num+0x2c>
		return TCC4_0_IRQn;
    1e76:	2068      	movs	r0, #104	; 0x68
    1e78:	e7ec      	b.n	1e54 <_get_irq_num+0x2c>
		return PERIPH_COUNT_IRQn;
    1e7a:	2089      	movs	r0, #137	; 0x89
    1e7c:	e7ea      	b.n	1e54 <_get_irq_num+0x2c>
		return TCC2_0_IRQn;
    1e7e:	2061      	movs	r0, #97	; 0x61
    1e80:	e7e8      	b.n	1e54 <_get_irq_num+0x2c>
    1e82:	bf00      	nop
    1e84:	000030f0 	.word	0x000030f0

00001e88 <_tcc_timer_deinit>:
{
    1e88:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    1e8a:	68c4      	ldr	r4, [r0, #12]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    1e8c:	4620      	mov	r0, r4
    1e8e:	4b10      	ldr	r3, [pc, #64]	; (1ed0 <_tcc_timer_deinit+0x48>)
    1e90:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    1e92:	0943      	lsrs	r3, r0, #5
    1e94:	f000 001f 	and.w	r0, r0, #31
    1e98:	2201      	movs	r2, #1
    1e9a:	fa02 f000 	lsl.w	r0, r2, r0
    1e9e:	3320      	adds	r3, #32
    1ea0:	4a0c      	ldr	r2, [pc, #48]	; (1ed4 <_tcc_timer_deinit+0x4c>)
    1ea2:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    1ea6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1eaa:	f3bf 8f6f 	isb	sy
typedef uint8_t  hri_tcc_ctrlbset_reg_t;
typedef uint8_t  hri_tcc_dbgctrl_reg_t;

static inline void hri_tcc_wait_for_sync(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1eae:	68a3      	ldr	r3, [r4, #8]
    1eb0:	f013 0f03 	tst.w	r3, #3
    1eb4:	d1fb      	bne.n	1eae <_tcc_timer_deinit+0x26>

static inline void hri_tcc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TCC_CRITICAL_SECTION_ENTER();
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    1eb6:	6823      	ldr	r3, [r4, #0]
    1eb8:	f023 0302 	bic.w	r3, r3, #2
    1ebc:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1ebe:	68a3      	ldr	r3, [r4, #8]
    1ec0:	f013 0f01 	tst.w	r3, #1
    1ec4:	d1fb      	bne.n	1ebe <_tcc_timer_deinit+0x36>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    1ec6:	6823      	ldr	r3, [r4, #0]
    1ec8:	f043 0301 	orr.w	r3, r3, #1
    1ecc:	6023      	str	r3, [r4, #0]
    1ece:	bd10      	pop	{r4, pc}
    1ed0:	00001e29 	.word	0x00001e29
    1ed4:	e000e100 	.word	0xe000e100

00001ed8 <_tcc_timer_start>:
	hri_tcc_set_CTRLA_ENABLE_bit(device->hw);
    1ed8:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1eda:	6893      	ldr	r3, [r2, #8]
    1edc:	f013 0f03 	tst.w	r3, #3
    1ee0:	d1fb      	bne.n	1eda <_tcc_timer_start+0x2>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_ENABLE;
    1ee2:	6813      	ldr	r3, [r2, #0]
    1ee4:	f043 0302 	orr.w	r3, r3, #2
    1ee8:	6013      	str	r3, [r2, #0]
    1eea:	4770      	bx	lr

00001eec <_tcc_timer_stop>:
	hri_tcc_clear_CTRLA_ENABLE_bit(device->hw);
    1eec:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1eee:	6893      	ldr	r3, [r2, #8]
    1ef0:	f013 0f03 	tst.w	r3, #3
    1ef4:	d1fb      	bne.n	1eee <_tcc_timer_stop+0x2>
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    1ef6:	6813      	ldr	r3, [r2, #0]
    1ef8:	f023 0302 	bic.w	r3, r3, #2
    1efc:	6013      	str	r3, [r2, #0]
    1efe:	4770      	bx	lr

00001f00 <_tcc_timer_set_period>:
	hri_tcc_write_PER_reg(device->hw, clock_cycles);
    1f00:	68c3      	ldr	r3, [r0, #12]
	((Tcc *)hw)->PER.reg = data;
    1f02:	6419      	str	r1, [r3, #64]	; 0x40
    1f04:	4770      	bx	lr

00001f06 <_tcc_timer_get_period>:
	return hri_tcc_read_PER_reg(device->hw);
    1f06:	68c3      	ldr	r3, [r0, #12]
	return ((Tcc *)hw)->PER.reg;
    1f08:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    1f0a:	4770      	bx	lr

00001f0c <_tcc_timer_is_started>:
	return hri_tcc_get_CTRLA_ENABLE_bit(device->hw);
    1f0c:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1f0e:	6893      	ldr	r3, [r2, #8]
    1f10:	f013 0f03 	tst.w	r3, #3
    1f14:	d1fb      	bne.n	1f0e <_tcc_timer_is_started+0x2>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    1f16:	6810      	ldr	r0, [r2, #0]
}
    1f18:	f3c0 0040 	ubfx	r0, r0, #1, #1
    1f1c:	4770      	bx	lr

00001f1e <tcc_interrupt_handler>:
{
    1f1e:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    1f20:	68c3      	ldr	r3, [r0, #12]
	return (((Tcc *)hw)->INTFLAG.reg & TCC_INTFLAG_OVF) >> TCC_INTFLAG_OVF_Pos;
    1f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if (hri_tcc_get_interrupt_OVF_bit(hw)) {
    1f24:	f012 0f01 	tst.w	r2, #1
    1f28:	d100      	bne.n	1f2c <tcc_interrupt_handler+0xe>
    1f2a:	bd08      	pop	{r3, pc}
	((Tcc *)hw)->INTFLAG.reg = TCC_INTFLAG_OVF;
    1f2c:	2201      	movs	r2, #1
    1f2e:	62da      	str	r2, [r3, #44]	; 0x2c
		device->timer_cb.period_expired(device);
    1f30:	6803      	ldr	r3, [r0, #0]
    1f32:	4798      	blx	r3
}
    1f34:	e7f9      	b.n	1f2a <tcc_interrupt_handler+0xc>
	...

00001f38 <_tcc_timer_init>:
{
    1f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f3a:	b087      	sub	sp, #28
    1f3c:	4605      	mov	r5, r0
    1f3e:	460c      	mov	r4, r1
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    1f40:	ae01      	add	r6, sp, #4
    1f42:	4f4e      	ldr	r7, [pc, #312]	; (207c <_tcc_timer_init+0x144>)
    1f44:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    1f46:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    1f48:	683b      	ldr	r3, [r7, #0]
    1f4a:	6033      	str	r3, [r6, #0]
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    1f4c:	42a0      	cmp	r0, r4
    1f4e:	d00c      	beq.n	1f6a <_tcc_timer_init+0x32>
    1f50:	4621      	mov	r1, r4
    1f52:	2301      	movs	r3, #1
    1f54:	a801      	add	r0, sp, #4
    1f56:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    1f5a:	428a      	cmp	r2, r1
    1f5c:	d006      	beq.n	1f6c <_tcc_timer_init+0x34>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    1f5e:	3301      	adds	r3, #1
    1f60:	2b05      	cmp	r3, #5
    1f62:	d1f8      	bne.n	1f56 <_tcc_timer_init+0x1e>
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    1f64:	2600      	movs	r6, #0
			return i;
    1f66:	b276      	sxtb	r6, r6
    1f68:	e015      	b.n	1f96 <_tcc_timer_init+0x5e>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    1f6a:	2300      	movs	r3, #0
		if (_tccs[i].number == tcc_offset) {
    1f6c:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    1f70:	d073      	beq.n	205a <_tcc_timer_init+0x122>
    1f72:	2b01      	cmp	r3, #1
    1f74:	d06b      	beq.n	204e <_tcc_timer_init+0x116>
    1f76:	2b02      	cmp	r3, #2
    1f78:	d06b      	beq.n	2052 <_tcc_timer_init+0x11a>
    1f7a:	2b03      	cmp	r3, #3
    1f7c:	d06b      	beq.n	2056 <_tcc_timer_init+0x11e>
    1f7e:	2b04      	cmp	r3, #4
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    1f80:	bf08      	it	eq
    1f82:	2604      	moveq	r6, #4
		if (_tccs[i].number == tcc_offset) {
    1f84:	d0ef      	beq.n	1f66 <_tcc_timer_init+0x2e>
	ASSERT(false);
    1f86:	f240 128b 	movw	r2, #395	; 0x18b
    1f8a:	493d      	ldr	r1, [pc, #244]	; (2080 <_tcc_timer_init+0x148>)
    1f8c:	2000      	movs	r0, #0
    1f8e:	4b3d      	ldr	r3, [pc, #244]	; (2084 <_tcc_timer_init+0x14c>)
    1f90:	4798      	blx	r3
	return -1;
    1f92:	f04f 36ff 	mov.w	r6, #4294967295
	device->hw = hw;
    1f96:	60ec      	str	r4, [r5, #12]
	ASSERT(ARRAY_SIZE(_tccs));
    1f98:	22e4      	movs	r2, #228	; 0xe4
    1f9a:	4939      	ldr	r1, [pc, #228]	; (2080 <_tcc_timer_init+0x148>)
    1f9c:	2001      	movs	r0, #1
    1f9e:	4b39      	ldr	r3, [pc, #228]	; (2084 <_tcc_timer_init+0x14c>)
    1fa0:	4798      	blx	r3
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1fa2:	68a3      	ldr	r3, [r4, #8]
    1fa4:	f013 0f01 	tst.w	r3, #1
    1fa8:	d1fb      	bne.n	1fa2 <_tcc_timer_init+0x6a>
    1faa:	68a3      	ldr	r3, [r4, #8]
    1fac:	f013 0f03 	tst.w	r3, #3
    1fb0:	d1fb      	bne.n	1faa <_tcc_timer_init+0x72>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    1fb2:	6823      	ldr	r3, [r4, #0]
	if (hri_tcc_get_CTRLA_ENABLE_bit(hw)) {
    1fb4:	f013 0f02 	tst.w	r3, #2
    1fb8:	d15d      	bne.n	2076 <_tcc_timer_init+0x13e>
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1fba:	68a3      	ldr	r3, [r4, #8]
    1fbc:	f013 0f01 	tst.w	r3, #1
    1fc0:	d1fb      	bne.n	1fba <_tcc_timer_init+0x82>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    1fc2:	6823      	ldr	r3, [r4, #0]
    1fc4:	f043 0301 	orr.w	r3, r3, #1
    1fc8:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1fca:	68a3      	ldr	r3, [r4, #8]
    1fcc:	f013 0f01 	tst.w	r3, #1
    1fd0:	d1fb      	bne.n	1fca <_tcc_timer_init+0x92>
	hri_tcc_write_CTRLA_reg(hw, _tccs[i].ctrl_a);
    1fd2:	4a2a      	ldr	r2, [pc, #168]	; (207c <_tcc_timer_init+0x144>)
    1fd4:	00f1      	lsls	r1, r6, #3
    1fd6:	198b      	adds	r3, r1, r6
    1fd8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    1fdc:	6998      	ldr	r0, [r3, #24]
}

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
    1fde:	6020      	str	r0, [r4, #0]
	hri_tcc_set_CTRLB_reg(hw, _tccs[i].ctrl_b);
    1fe0:	7f18      	ldrb	r0, [r3, #28]
	((Tcc *)hw)->CTRLBSET.reg = mask;
    1fe2:	7160      	strb	r0, [r4, #5]
	hri_tcc_write_DBGCTRL_reg(hw, _tccs[i].dbg_ctrl);
    1fe4:	7f58      	ldrb	r0, [r3, #29]
}

static inline void hri_tcc_write_DBGCTRL_reg(const void *const hw, hri_tcc_dbgctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->DBGCTRL.reg = data;
    1fe6:	77a0      	strb	r0, [r4, #30]
	hri_tcc_write_EVCTRL_reg(hw, _tccs[i].event_ctrl);
    1fe8:	6a1b      	ldr	r3, [r3, #32]
}

static inline void hri_tcc_write_EVCTRL_reg(const void *const hw, hri_tcc_evctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->EVCTRL.reg = data;
    1fea:	6223      	str	r3, [r4, #32]
	hri_tcc_write_PER_reg(hw, _tccs[i].per);
    1fec:	440e      	add	r6, r1
    1fee:	eb02 0286 	add.w	r2, r2, r6, lsl #2
    1ff2:	6a53      	ldr	r3, [r2, #36]	; 0x24
	((Tcc *)hw)->PER.reg = data;
    1ff4:	6423      	str	r3, [r4, #64]	; 0x40
	((Tcc *)hw)->INTENSET.reg = TCC_INTENSET_OVF;
    1ff6:	2301      	movs	r3, #1
    1ff8:	62a3      	str	r3, [r4, #40]	; 0x28
	if (hw == TCC0) {
    1ffa:	4b23      	ldr	r3, [pc, #140]	; (2088 <_tcc_timer_init+0x150>)
    1ffc:	429c      	cmp	r4, r3
    1ffe:	d02e      	beq.n	205e <_tcc_timer_init+0x126>
	if (hw == TCC1) {
    2000:	4b22      	ldr	r3, [pc, #136]	; (208c <_tcc_timer_init+0x154>)
    2002:	429c      	cmp	r4, r3
    2004:	d02e      	beq.n	2064 <_tcc_timer_init+0x12c>
	if (hw == TCC2) {
    2006:	4b22      	ldr	r3, [pc, #136]	; (2090 <_tcc_timer_init+0x158>)
    2008:	429c      	cmp	r4, r3
    200a:	d02e      	beq.n	206a <_tcc_timer_init+0x132>
	if (hw == TCC3) {
    200c:	4b21      	ldr	r3, [pc, #132]	; (2094 <_tcc_timer_init+0x15c>)
    200e:	429c      	cmp	r4, r3
    2010:	d02e      	beq.n	2070 <_tcc_timer_init+0x138>
	if (hw == TCC4) {
    2012:	4b21      	ldr	r3, [pc, #132]	; (2098 <_tcc_timer_init+0x160>)
    2014:	429c      	cmp	r4, r3
		_tcc4_dev = (struct _timer_device *)dev;
    2016:	bf04      	itt	eq
    2018:	4b20      	ldreq	r3, [pc, #128]	; (209c <_tcc_timer_init+0x164>)
    201a:	611d      	streq	r5, [r3, #16]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    201c:	4620      	mov	r0, r4
    201e:	4b20      	ldr	r3, [pc, #128]	; (20a0 <_tcc_timer_init+0x168>)
    2020:	4798      	blx	r3
    2022:	f000 031f 	and.w	r3, r0, #31
    2026:	2201      	movs	r2, #1
    2028:	409a      	lsls	r2, r3
    202a:	0943      	lsrs	r3, r0, #5
    202c:	009b      	lsls	r3, r3, #2
    202e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2032:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    2036:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    203a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    203e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2042:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2046:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    2048:	2000      	movs	r0, #0
}
    204a:	b007      	add	sp, #28
    204c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    204e:	2601      	movs	r6, #1
    2050:	e789      	b.n	1f66 <_tcc_timer_init+0x2e>
    2052:	2602      	movs	r6, #2
    2054:	e787      	b.n	1f66 <_tcc_timer_init+0x2e>
    2056:	2603      	movs	r6, #3
    2058:	e785      	b.n	1f66 <_tcc_timer_init+0x2e>
    205a:	2600      	movs	r6, #0
    205c:	e783      	b.n	1f66 <_tcc_timer_init+0x2e>
		_tcc0_dev = (struct _timer_device *)dev;
    205e:	4b0f      	ldr	r3, [pc, #60]	; (209c <_tcc_timer_init+0x164>)
    2060:	601d      	str	r5, [r3, #0]
    2062:	e7d3      	b.n	200c <_tcc_timer_init+0xd4>
		_tcc1_dev = (struct _timer_device *)dev;
    2064:	4b0d      	ldr	r3, [pc, #52]	; (209c <_tcc_timer_init+0x164>)
    2066:	605d      	str	r5, [r3, #4]
    2068:	e7d3      	b.n	2012 <_tcc_timer_init+0xda>
		_tcc2_dev = (struct _timer_device *)dev;
    206a:	4b0c      	ldr	r3, [pc, #48]	; (209c <_tcc_timer_init+0x164>)
    206c:	609d      	str	r5, [r3, #8]
    206e:	e7d5      	b.n	201c <_tcc_timer_init+0xe4>
		_tcc3_dev = (struct _timer_device *)dev;
    2070:	4b0a      	ldr	r3, [pc, #40]	; (209c <_tcc_timer_init+0x164>)
    2072:	60dd      	str	r5, [r3, #12]
    2074:	e7d2      	b.n	201c <_tcc_timer_init+0xe4>
		return ERR_DENIED;
    2076:	f06f 0010 	mvn.w	r0, #16
    207a:	e7e6      	b.n	204a <_tcc_timer_init+0x112>
    207c:	000030f0 	.word	0x000030f0
    2080:	000031b8 	.word	0x000031b8
    2084:	00001281 	.word	0x00001281
    2088:	41016000 	.word	0x41016000
    208c:	41018000 	.word	0x41018000
    2090:	42000c00 	.word	0x42000c00
    2094:	42001000 	.word	0x42001000
    2098:	43001000 	.word	0x43001000
    209c:	200006b4 	.word	0x200006b4
    20a0:	00001e29 	.word	0x00001e29

000020a4 <_tcc_timer_set_irq>:
{
    20a4:	b508      	push	{r3, lr}
	_irq_set((IRQn_Type)_get_irq_num(device->hw));
    20a6:	68c0      	ldr	r0, [r0, #12]
    20a8:	4b02      	ldr	r3, [pc, #8]	; (20b4 <_tcc_timer_set_irq+0x10>)
    20aa:	4798      	blx	r3
    20ac:	4b02      	ldr	r3, [pc, #8]	; (20b8 <_tcc_timer_set_irq+0x14>)
    20ae:	4798      	blx	r3
    20b0:	bd08      	pop	{r3, pc}
    20b2:	bf00      	nop
    20b4:	00001e29 	.word	0x00001e29
    20b8:	0000155d 	.word	0x0000155d

000020bc <_tcc_get_timer>:
}
    20bc:	4800      	ldr	r0, [pc, #0]	; (20c0 <_tcc_get_timer+0x4>)
    20be:	4770      	bx	lr
    20c0:	20000038 	.word	0x20000038

000020c4 <TCC0_0_Handler>:
{
    20c4:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc0_dev);
    20c6:	4b02      	ldr	r3, [pc, #8]	; (20d0 <TCC0_0_Handler+0xc>)
    20c8:	6818      	ldr	r0, [r3, #0]
    20ca:	4b02      	ldr	r3, [pc, #8]	; (20d4 <TCC0_0_Handler+0x10>)
    20cc:	4798      	blx	r3
    20ce:	bd08      	pop	{r3, pc}
    20d0:	200006b4 	.word	0x200006b4
    20d4:	00001f1f 	.word	0x00001f1f

000020d8 <TCC1_0_Handler>:
{
    20d8:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc1_dev);
    20da:	4b02      	ldr	r3, [pc, #8]	; (20e4 <TCC1_0_Handler+0xc>)
    20dc:	6858      	ldr	r0, [r3, #4]
    20de:	4b02      	ldr	r3, [pc, #8]	; (20e8 <TCC1_0_Handler+0x10>)
    20e0:	4798      	blx	r3
    20e2:	bd08      	pop	{r3, pc}
    20e4:	200006b4 	.word	0x200006b4
    20e8:	00001f1f 	.word	0x00001f1f

000020ec <TCC2_0_Handler>:
{
    20ec:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc2_dev);
    20ee:	4b02      	ldr	r3, [pc, #8]	; (20f8 <TCC2_0_Handler+0xc>)
    20f0:	6898      	ldr	r0, [r3, #8]
    20f2:	4b02      	ldr	r3, [pc, #8]	; (20fc <TCC2_0_Handler+0x10>)
    20f4:	4798      	blx	r3
    20f6:	bd08      	pop	{r3, pc}
    20f8:	200006b4 	.word	0x200006b4
    20fc:	00001f1f 	.word	0x00001f1f

00002100 <TCC3_0_Handler>:
{
    2100:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc3_dev);
    2102:	4b02      	ldr	r3, [pc, #8]	; (210c <TCC3_0_Handler+0xc>)
    2104:	68d8      	ldr	r0, [r3, #12]
    2106:	4b02      	ldr	r3, [pc, #8]	; (2110 <TCC3_0_Handler+0x10>)
    2108:	4798      	blx	r3
    210a:	bd08      	pop	{r3, pc}
    210c:	200006b4 	.word	0x200006b4
    2110:	00001f1f 	.word	0x00001f1f

00002114 <TCC4_0_Handler>:
{
    2114:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc4_dev);
    2116:	4b02      	ldr	r3, [pc, #8]	; (2120 <TCC4_0_Handler+0xc>)
    2118:	6918      	ldr	r0, [r3, #16]
    211a:	4b02      	ldr	r3, [pc, #8]	; (2124 <TCC4_0_Handler+0x10>)
    211c:	4798      	blx	r3
    211e:	bd08      	pop	{r3, pc}
    2120:	200006b4 	.word	0x200006b4
    2124:	00001f1f 	.word	0x00001f1f

00002128 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    2128:	68c2      	ldr	r2, [r0, #12]
typedef uint8_t  hri_tc_status_reg_t;
typedef uint8_t  hri_tc_wave_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    212a:	6913      	ldr	r3, [r2, #16]
    212c:	f013 0f03 	tst.w	r3, #3
    2130:	d1fb      	bne.n	212a <_tc_timer_start+0x2>

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_ENABLE;
    2132:	6813      	ldr	r3, [r2, #0]
    2134:	f043 0302 	orr.w	r3, r3, #2
    2138:	6013      	str	r3, [r2, #0]
    213a:	4770      	bx	lr

0000213c <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    213c:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    213e:	6913      	ldr	r3, [r2, #16]
    2140:	f013 0f03 	tst.w	r3, #3
    2144:	d1fb      	bne.n	213e <_tc_timer_stop+0x2>

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    2146:	6813      	ldr	r3, [r2, #0]
    2148:	f023 0302 	bic.w	r3, r3, #2
    214c:	6013      	str	r3, [r2, #0]
    214e:	4770      	bx	lr

00002150 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    2150:	68c2      	ldr	r2, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2152:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2154:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2158:	2b02      	cmp	r3, #2
    215a:	d00b      	beq.n	2174 <_tc_timer_set_period+0x24>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    215c:	6813      	ldr	r3, [r2, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    215e:	f013 0f0c 	tst.w	r3, #12
    2162:	d009      	beq.n	2178 <_tc_timer_set_period+0x28>
    2164:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2166:	f3c3 0381 	ubfx	r3, r3, #2, #2
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    216a:	2b01      	cmp	r3, #1

		hri_tc_write_PER_reg(hw, (hri_tc_per_reg_t)clock_cycles);
    216c:	bf04      	itt	eq
    216e:	b2c9      	uxtbeq	r1, r1
}

static inline void hri_tc_write_PER_reg(const void *const hw, hri_tc_per_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    2170:	76d1      	strbeq	r1, [r2, #27]
    2172:	4770      	bx	lr
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2174:	61d1      	str	r1, [r2, #28]
    2176:	4770      	bx	lr
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    2178:	b289      	uxth	r1, r1
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    217a:	8391      	strh	r1, [r2, #28]
    217c:	4770      	bx	lr

0000217e <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    217e:	68c2      	ldr	r2, [r0, #12]
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2180:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2182:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2186:	2b02      	cmp	r3, #2
    2188:	d00c      	beq.n	21a4 <_tc_timer_get_period+0x26>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    218a:	6813      	ldr	r3, [r2, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    218c:	f013 0f0c 	tst.w	r3, #12
    2190:	d00a      	beq.n	21a8 <_tc_timer_get_period+0x2a>
    2192:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2194:	f3c3 0381 	ubfx	r3, r3, #2, #2
		return hri_tccount16_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2198:	2b01      	cmp	r3, #1
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_per_reg_t hri_tc_read_PER_reg(const void *const hw)
{
	return ((Tc *)hw)->COUNT8.PER.reg;
    219a:	bf06      	itte	eq
    219c:	7ed0      	ldrbeq	r0, [r2, #27]
    219e:	b2c0      	uxtbeq	r0, r0

		return hri_tc_read_PER_reg(hw);
	}

	return 0;
    21a0:	2000      	movne	r0, #0
}
    21a2:	4770      	bx	lr
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    21a4:	69d0      	ldr	r0, [r2, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    21a6:	4770      	bx	lr
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    21a8:	8b90      	ldrh	r0, [r2, #28]
    21aa:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    21ac:	4770      	bx	lr

000021ae <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    21ae:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    21b0:	6913      	ldr	r3, [r2, #16]
    21b2:	f013 0f03 	tst.w	r3, #3
    21b6:	d1fb      	bne.n	21b0 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    21b8:	6810      	ldr	r0, [r2, #0]
}
    21ba:	f3c0 0040 	ubfx	r0, r0, #1, #1
    21be:	4770      	bx	lr

000021c0 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    21c0:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    21c2:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    21c4:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    21c6:	f012 0f01 	tst.w	r2, #1
    21ca:	d100      	bne.n	21ce <tc_interrupt_handler+0xe>
    21cc:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    21ce:	2201      	movs	r2, #1
    21d0:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    21d2:	6803      	ldr	r3, [r0, #0]
    21d4:	4798      	blx	r3
	}
}
    21d6:	e7f9      	b.n	21cc <tc_interrupt_handler+0xc>

000021d8 <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    21d8:	b538      	push	{r3, r4, r5, lr}
    21da:	4605      	mov	r5, r0
	void *const hw = device->hw;
    21dc:	6904      	ldr	r4, [r0, #16]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    21de:	7aa3      	ldrb	r3, [r4, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    21e0:	f013 0f01 	tst.w	r3, #1
    21e4:	d004      	beq.n	21f0 <tc_pwm_interrupt_handler+0x18>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    21e6:	2301      	movs	r3, #1
    21e8:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		if (NULL != device->callback.pwm_period_cb) {
    21ea:	6803      	ldr	r3, [r0, #0]
    21ec:	b103      	cbz	r3, 21f0 <tc_pwm_interrupt_handler+0x18>
			device->callback.pwm_period_cb(device);
    21ee:	4798      	blx	r3
	return (((Tc *)hw)->COUNT8.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    21f0:	7a63      	ldrb	r3, [r4, #9]
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    21f2:	f013 0f02 	tst.w	r3, #2
    21f6:	d005      	beq.n	2204 <tc_pwm_interrupt_handler+0x2c>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    21f8:	2302      	movs	r3, #2
    21fa:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_ERR_bit(hw);
		if (NULL != device->callback.pwm_error_cb) {
    21fc:	686b      	ldr	r3, [r5, #4]
    21fe:	b10b      	cbz	r3, 2204 <tc_pwm_interrupt_handler+0x2c>
			device->callback.pwm_error_cb(device);
    2200:	4628      	mov	r0, r5
    2202:	4798      	blx	r3
    2204:	bd38      	pop	{r3, r4, r5, pc}
	...

00002208 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    2208:	4b11      	ldr	r3, [pc, #68]	; (2250 <_tc_init_irq_param+0x48>)
    220a:	4298      	cmp	r0, r3
    220c:	d011      	beq.n	2232 <_tc_init_irq_param+0x2a>
		_tc0_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC1) {
    220e:	4b11      	ldr	r3, [pc, #68]	; (2254 <_tc_init_irq_param+0x4c>)
    2210:	4298      	cmp	r0, r3
    2212:	d011      	beq.n	2238 <_tc_init_irq_param+0x30>
		_tc1_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC2) {
    2214:	4b10      	ldr	r3, [pc, #64]	; (2258 <_tc_init_irq_param+0x50>)
    2216:	4298      	cmp	r0, r3
    2218:	d011      	beq.n	223e <_tc_init_irq_param+0x36>
		_tc2_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC3) {
    221a:	4b10      	ldr	r3, [pc, #64]	; (225c <_tc_init_irq_param+0x54>)
    221c:	4298      	cmp	r0, r3
    221e:	d011      	beq.n	2244 <_tc_init_irq_param+0x3c>
		_tc3_dev = (struct _timer_device *)dev;
	}
	if (hw == TC4) {
    2220:	4b0f      	ldr	r3, [pc, #60]	; (2260 <_tc_init_irq_param+0x58>)
    2222:	4298      	cmp	r0, r3
    2224:	d011      	beq.n	224a <_tc_init_irq_param+0x42>
		_tc4_dev = (struct _timer_device *)dev;
	}
	if (hw == TC5) {
    2226:	4b0f      	ldr	r3, [pc, #60]	; (2264 <_tc_init_irq_param+0x5c>)
    2228:	4298      	cmp	r0, r3
		_tc5_dev = (struct _timer_device *)dev;
    222a:	bf04      	itt	eq
    222c:	4b0e      	ldreq	r3, [pc, #56]	; (2268 <_tc_init_irq_param+0x60>)
    222e:	6159      	streq	r1, [r3, #20]
    2230:	4770      	bx	lr
		_tc0_dev = (struct _pwm_device *)dev;
    2232:	4b0d      	ldr	r3, [pc, #52]	; (2268 <_tc_init_irq_param+0x60>)
    2234:	6019      	str	r1, [r3, #0]
    2236:	e7f0      	b.n	221a <_tc_init_irq_param+0x12>
		_tc1_dev = (struct _pwm_device *)dev;
    2238:	4b0b      	ldr	r3, [pc, #44]	; (2268 <_tc_init_irq_param+0x60>)
    223a:	6059      	str	r1, [r3, #4]
    223c:	e7f0      	b.n	2220 <_tc_init_irq_param+0x18>
		_tc2_dev = (struct _pwm_device *)dev;
    223e:	4b0a      	ldr	r3, [pc, #40]	; (2268 <_tc_init_irq_param+0x60>)
    2240:	6099      	str	r1, [r3, #8]
    2242:	e7f0      	b.n	2226 <_tc_init_irq_param+0x1e>
		_tc3_dev = (struct _timer_device *)dev;
    2244:	4b08      	ldr	r3, [pc, #32]	; (2268 <_tc_init_irq_param+0x60>)
    2246:	60d9      	str	r1, [r3, #12]
    2248:	4770      	bx	lr
		_tc4_dev = (struct _timer_device *)dev;
    224a:	4b07      	ldr	r3, [pc, #28]	; (2268 <_tc_init_irq_param+0x60>)
    224c:	6119      	str	r1, [r3, #16]
    224e:	4770      	bx	lr
    2250:	40003800 	.word	0x40003800
    2254:	40003c00 	.word	0x40003c00
    2258:	4101a000 	.word	0x4101a000
    225c:	4101c000 	.word	0x4101c000
    2260:	42001400 	.word	0x42001400
    2264:	42001800 	.word	0x42001800
    2268:	200006c8 	.word	0x200006c8

0000226c <get_tc_index>:
{
    226c:	b570      	push	{r4, r5, r6, lr}
    226e:	b086      	sub	sp, #24
    2270:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2272:	466c      	mov	r4, sp
    2274:	4d18      	ldr	r5, [pc, #96]	; (22d8 <get_tc_index+0x6c>)
    2276:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2278:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    227a:	e895 0003 	ldmia.w	r5, {r0, r1}
    227e:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    2282:	9b00      	ldr	r3, [sp, #0]
    2284:	42b3      	cmp	r3, r6
    2286:	d021      	beq.n	22cc <get_tc_index+0x60>
    2288:	4631      	mov	r1, r6
    228a:	2301      	movs	r3, #1
    228c:	f85d 2023 	ldr.w	r2, [sp, r3, lsl #2]
    2290:	428a      	cmp	r2, r1
    2292:	d01c      	beq.n	22ce <get_tc_index+0x62>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2294:	3301      	adds	r3, #1
    2296:	2b06      	cmp	r3, #6
    2298:	d1f8      	bne.n	228c <get_tc_index+0x20>
			return i;
		}
	}
	return 0;
    229a:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    229c:	4a0f      	ldr	r2, [pc, #60]	; (22dc <get_tc_index+0x70>)
    229e:	7812      	ldrb	r2, [r2, #0]
    22a0:	429a      	cmp	r2, r3
    22a2:	d016      	beq.n	22d2 <get_tc_index+0x66>
    22a4:	4a0d      	ldr	r2, [pc, #52]	; (22dc <get_tc_index+0x70>)
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    22a6:	2001      	movs	r0, #1
		if (_tcs[i].number == index) {
    22a8:	7d11      	ldrb	r1, [r2, #20]
    22aa:	4299      	cmp	r1, r3
    22ac:	d012      	beq.n	22d4 <get_tc_index+0x68>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    22ae:	3001      	adds	r0, #1
    22b0:	b2c0      	uxtb	r0, r0
    22b2:	3214      	adds	r2, #20
    22b4:	2806      	cmp	r0, #6
    22b6:	d1f7      	bne.n	22a8 <get_tc_index+0x3c>
	ASSERT(false);
    22b8:	f240 2227 	movw	r2, #551	; 0x227
    22bc:	4908      	ldr	r1, [pc, #32]	; (22e0 <get_tc_index+0x74>)
    22be:	2000      	movs	r0, #0
    22c0:	4b08      	ldr	r3, [pc, #32]	; (22e4 <get_tc_index+0x78>)
    22c2:	4798      	blx	r3
	return -1;
    22c4:	f04f 30ff 	mov.w	r0, #4294967295
}
    22c8:	b006      	add	sp, #24
    22ca:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    22cc:	2300      	movs	r3, #0
			return i;
    22ce:	b2db      	uxtb	r3, r3
    22d0:	e7e4      	b.n	229c <get_tc_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    22d2:	2000      	movs	r0, #0
			return i;
    22d4:	b240      	sxtb	r0, r0
    22d6:	e7f7      	b.n	22c8 <get_tc_index+0x5c>
    22d8:	000031d0 	.word	0x000031d0
    22dc:	20000058 	.word	0x20000058
    22e0:	000031e8 	.word	0x000031e8
    22e4:	00001281 	.word	0x00001281

000022e8 <_tc_timer_init>:
{
    22e8:	b570      	push	{r4, r5, r6, lr}
    22ea:	4606      	mov	r6, r0
    22ec:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    22ee:	4608      	mov	r0, r1
    22f0:	4b48      	ldr	r3, [pc, #288]	; (2414 <_tc_timer_init+0x12c>)
    22f2:	4798      	blx	r3
    22f4:	4605      	mov	r5, r0
	device->hw = hw;
    22f6:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    22f8:	22af      	movs	r2, #175	; 0xaf
    22fa:	4947      	ldr	r1, [pc, #284]	; (2418 <_tc_timer_init+0x130>)
    22fc:	2001      	movs	r0, #1
    22fe:	4b47      	ldr	r3, [pc, #284]	; (241c <_tc_timer_init+0x134>)
    2300:	4798      	blx	r3
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2302:	6923      	ldr	r3, [r4, #16]
    2304:	f013 0f01 	tst.w	r3, #1
    2308:	d1fb      	bne.n	2302 <_tc_timer_init+0x1a>
    230a:	6923      	ldr	r3, [r4, #16]
    230c:	f013 0f03 	tst.w	r3, #3
    2310:	d1fb      	bne.n	230a <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2312:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    2314:	f013 0f02 	tst.w	r3, #2
    2318:	d175      	bne.n	2406 <_tc_timer_init+0x11e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    231a:	6923      	ldr	r3, [r4, #16]
    231c:	f013 0f01 	tst.w	r3, #1
    2320:	d1fb      	bne.n	231a <_tc_timer_init+0x32>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    2322:	6823      	ldr	r3, [r4, #0]
    2324:	f043 0301 	orr.w	r3, r3, #1
    2328:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    232a:	6923      	ldr	r3, [r4, #16]
    232c:	f013 0f01 	tst.w	r3, #1
    2330:	d1fb      	bne.n	232a <_tc_timer_init+0x42>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2332:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2336:	4a3a      	ldr	r2, [pc, #232]	; (2420 <_tc_timer_init+0x138>)
    2338:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    233c:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    233e:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2340:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    2342:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2344:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    2346:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    2348:	2201      	movs	r2, #1
    234a:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    234c:	685b      	ldr	r3, [r3, #4]
    234e:	f003 030c 	and.w	r3, r3, #12
    2352:	2b08      	cmp	r3, #8
    2354:	d03f      	beq.n	23d6 <_tc_timer_init+0xee>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2356:	2b00      	cmp	r3, #0
    2358:	d147      	bne.n	23ea <_tc_timer_init+0x102>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    235a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    235e:	4a30      	ldr	r2, [pc, #192]	; (2420 <_tc_timer_init+0x138>)
    2360:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2364:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2366:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    2368:	8a1b      	ldrh	r3, [r3, #16]
    236a:	83e3      	strh	r3, [r4, #30]
	((Tc *)hw)->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
    236c:	2301      	movs	r3, #1
    236e:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    2370:	4631      	mov	r1, r6
    2372:	4620      	mov	r0, r4
    2374:	4b2b      	ldr	r3, [pc, #172]	; (2424 <_tc_timer_init+0x13c>)
    2376:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2378:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    237c:	4a28      	ldr	r2, [pc, #160]	; (2420 <_tc_timer_init+0x138>)
    237e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2382:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    2386:	2b00      	cmp	r3, #0
    2388:	db40      	blt.n	240c <_tc_timer_init+0x124>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    238a:	095a      	lsrs	r2, r3, #5
    238c:	f003 031f 	and.w	r3, r3, #31
    2390:	2101      	movs	r1, #1
    2392:	fa01 f303 	lsl.w	r3, r1, r3
    2396:	3220      	adds	r2, #32
    2398:	4923      	ldr	r1, [pc, #140]	; (2428 <_tc_timer_init+0x140>)
    239a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    239e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    23a2:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    23a6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    23aa:	4b1d      	ldr	r3, [pc, #116]	; (2420 <_tc_timer_init+0x138>)
    23ac:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    23b0:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    23b4:	2b00      	cmp	r3, #0
    23b6:	db2b      	blt.n	2410 <_tc_timer_init+0x128>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    23b8:	0959      	lsrs	r1, r3, #5
    23ba:	f003 031f 	and.w	r3, r3, #31
    23be:	2201      	movs	r2, #1
    23c0:	fa02 f303 	lsl.w	r3, r2, r3
    23c4:	4a18      	ldr	r2, [pc, #96]	; (2428 <_tc_timer_init+0x140>)
    23c6:	f101 0060 	add.w	r0, r1, #96	; 0x60
    23ca:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    23ce:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return ERR_NONE;
    23d2:	2000      	movs	r0, #0
    23d4:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    23d6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    23da:	4a11      	ldr	r2, [pc, #68]	; (2420 <_tc_timer_init+0x138>)
    23dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    23e0:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    23e2:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    23e4:	691b      	ldr	r3, [r3, #16]
    23e6:	6223      	str	r3, [r4, #32]
    23e8:	e7c0      	b.n	236c <_tc_timer_init+0x84>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    23ea:	2b04      	cmp	r3, #4
    23ec:	d1be      	bne.n	236c <_tc_timer_init+0x84>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    23ee:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    23f2:	4a0b      	ldr	r2, [pc, #44]	; (2420 <_tc_timer_init+0x138>)
    23f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    23f8:	7b1a      	ldrb	r2, [r3, #12]
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc8_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    23fa:	7722      	strb	r2, [r4, #28]
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    23fc:	7c1a      	ldrb	r2, [r3, #16]
    23fe:	7762      	strb	r2, [r4, #29]
		hri_tc_write_PER_reg(hw, _tcs[i].per);
    2400:	7adb      	ldrb	r3, [r3, #11]
	((Tc *)hw)->COUNT8.PER.reg = data;
    2402:	76e3      	strb	r3, [r4, #27]
    2404:	e7b2      	b.n	236c <_tc_timer_init+0x84>
		return ERR_DENIED;
    2406:	f06f 0010 	mvn.w	r0, #16
    240a:	bd70      	pop	{r4, r5, r6, pc}
	return ERR_NONE;
    240c:	2000      	movs	r0, #0
    240e:	bd70      	pop	{r4, r5, r6, pc}
    2410:	2000      	movs	r0, #0
}
    2412:	bd70      	pop	{r4, r5, r6, pc}
    2414:	0000226d 	.word	0x0000226d
    2418:	000031e8 	.word	0x000031e8
    241c:	00001281 	.word	0x00001281
    2420:	20000058 	.word	0x20000058
    2424:	00002209 	.word	0x00002209
    2428:	e000e100 	.word	0xe000e100

0000242c <_tc_timer_deinit>:
{
    242c:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    242e:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    2430:	4620      	mov	r0, r4
    2432:	4b18      	ldr	r3, [pc, #96]	; (2494 <_tc_timer_deinit+0x68>)
    2434:	4798      	blx	r3
    2436:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    2438:	f240 1201 	movw	r2, #257	; 0x101
    243c:	4916      	ldr	r1, [pc, #88]	; (2498 <_tc_timer_deinit+0x6c>)
    243e:	2001      	movs	r0, #1
    2440:	4b16      	ldr	r3, [pc, #88]	; (249c <_tc_timer_deinit+0x70>)
    2442:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2444:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2448:	4b15      	ldr	r3, [pc, #84]	; (24a0 <_tc_timer_deinit+0x74>)
    244a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    244e:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    2452:	2b00      	cmp	r3, #0
    2454:	db0d      	blt.n	2472 <_tc_timer_deinit+0x46>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2456:	095a      	lsrs	r2, r3, #5
    2458:	f003 031f 	and.w	r3, r3, #31
    245c:	2101      	movs	r1, #1
    245e:	fa01 f303 	lsl.w	r3, r1, r3
    2462:	3220      	adds	r2, #32
    2464:	490f      	ldr	r1, [pc, #60]	; (24a4 <_tc_timer_deinit+0x78>)
    2466:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    246a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    246e:	f3bf 8f6f 	isb	sy
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2472:	6923      	ldr	r3, [r4, #16]
    2474:	f013 0f03 	tst.w	r3, #3
    2478:	d1fb      	bne.n	2472 <_tc_timer_deinit+0x46>
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    247a:	6823      	ldr	r3, [r4, #0]
    247c:	f023 0302 	bic.w	r3, r3, #2
    2480:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2482:	6923      	ldr	r3, [r4, #16]
    2484:	f013 0f01 	tst.w	r3, #1
    2488:	d1fb      	bne.n	2482 <_tc_timer_deinit+0x56>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    248a:	6823      	ldr	r3, [r4, #0]
    248c:	f043 0301 	orr.w	r3, r3, #1
    2490:	6023      	str	r3, [r4, #0]
    2492:	bd38      	pop	{r3, r4, r5, pc}
    2494:	0000226d 	.word	0x0000226d
    2498:	000031e8 	.word	0x000031e8
    249c:	00001281 	.word	0x00001281
    24a0:	20000058 	.word	0x20000058
    24a4:	e000e100 	.word	0xe000e100

000024a8 <_tc_timer_set_irq>:
{
    24a8:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    24aa:	68c0      	ldr	r0, [r0, #12]
    24ac:	4b08      	ldr	r3, [pc, #32]	; (24d0 <_tc_timer_set_irq+0x28>)
    24ae:	4798      	blx	r3
    24b0:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    24b2:	f44f 72de 	mov.w	r2, #444	; 0x1bc
    24b6:	4907      	ldr	r1, [pc, #28]	; (24d4 <_tc_timer_set_irq+0x2c>)
    24b8:	2001      	movs	r0, #1
    24ba:	4b07      	ldr	r3, [pc, #28]	; (24d8 <_tc_timer_set_irq+0x30>)
    24bc:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    24be:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    24c2:	4b06      	ldr	r3, [pc, #24]	; (24dc <_tc_timer_set_irq+0x34>)
    24c4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    24c8:	78a0      	ldrb	r0, [r4, #2]
    24ca:	4b05      	ldr	r3, [pc, #20]	; (24e0 <_tc_timer_set_irq+0x38>)
    24cc:	4798      	blx	r3
    24ce:	bd10      	pop	{r4, pc}
    24d0:	0000226d 	.word	0x0000226d
    24d4:	000031e8 	.word	0x000031e8
    24d8:	00001281 	.word	0x00001281
    24dc:	20000058 	.word	0x20000058
    24e0:	0000155d 	.word	0x0000155d

000024e4 <_pwm_init>:
{
    24e4:	b570      	push	{r4, r5, r6, lr}
    24e6:	4606      	mov	r6, r0
    24e8:	460c      	mov	r4, r1
	int8_t i   = get_tc_index(hw);
    24ea:	4608      	mov	r0, r1
    24ec:	4b3f      	ldr	r3, [pc, #252]	; (25ec <_pwm_init+0x108>)
    24ee:	4798      	blx	r3
    24f0:	4605      	mov	r5, r0
	device->hw = hw;
    24f2:	6134      	str	r4, [r6, #16]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    24f4:	6923      	ldr	r3, [r4, #16]
    24f6:	f013 0f01 	tst.w	r3, #1
    24fa:	d1fb      	bne.n	24f4 <_pwm_init+0x10>
    24fc:	6923      	ldr	r3, [r4, #16]
    24fe:	f013 0f03 	tst.w	r3, #3
    2502:	d1fb      	bne.n	24fc <_pwm_init+0x18>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2504:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    2506:	f013 0f02 	tst.w	r3, #2
    250a:	d165      	bne.n	25d8 <_pwm_init+0xf4>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    250c:	6923      	ldr	r3, [r4, #16]
    250e:	f013 0f01 	tst.w	r3, #1
    2512:	d1fb      	bne.n	250c <_pwm_init+0x28>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    2514:	6823      	ldr	r3, [r4, #0]
    2516:	f043 0301 	orr.w	r3, r3, #1
    251a:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    251c:	6923      	ldr	r3, [r4, #16]
    251e:	f013 0f01 	tst.w	r3, #1
    2522:	d1fb      	bne.n	251c <_pwm_init+0x38>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2524:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2528:	4a31      	ldr	r2, [pc, #196]	; (25f0 <_pwm_init+0x10c>)
    252a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    252e:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    2530:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2532:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    2534:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2536:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    2538:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    253a:	2203      	movs	r2, #3
    253c:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    253e:	685b      	ldr	r3, [r3, #4]
    2540:	f003 030c 	and.w	r3, r3, #12
    2544:	2b08      	cmp	r3, #8
    2546:	d03d      	beq.n	25c4 <_pwm_init+0xe0>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2548:	2b00      	cmp	r3, #0
    254a:	d148      	bne.n	25de <_pwm_init+0xfa>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    254c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2550:	4a27      	ldr	r2, [pc, #156]	; (25f0 <_pwm_init+0x10c>)
    2552:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2556:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2558:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    255a:	8a1b      	ldrh	r3, [r3, #16]
    255c:	83e3      	strh	r3, [r4, #30]
	_tc_init_irq_param(hw, (void *)device);
    255e:	4631      	mov	r1, r6
    2560:	4620      	mov	r0, r4
    2562:	4b24      	ldr	r3, [pc, #144]	; (25f4 <_pwm_init+0x110>)
    2564:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2566:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    256a:	4a21      	ldr	r2, [pc, #132]	; (25f0 <_pwm_init+0x10c>)
    256c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2570:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    2574:	2b00      	cmp	r3, #0
    2576:	db35      	blt.n	25e4 <_pwm_init+0x100>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2578:	095a      	lsrs	r2, r3, #5
    257a:	f003 031f 	and.w	r3, r3, #31
    257e:	2101      	movs	r1, #1
    2580:	fa01 f303 	lsl.w	r3, r1, r3
    2584:	3220      	adds	r2, #32
    2586:	491c      	ldr	r1, [pc, #112]	; (25f8 <_pwm_init+0x114>)
    2588:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    258c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2590:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    2594:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2598:	4b15      	ldr	r3, [pc, #84]	; (25f0 <_pwm_init+0x10c>)
    259a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    259e:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    25a2:	2b00      	cmp	r3, #0
    25a4:	db20      	blt.n	25e8 <_pwm_init+0x104>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    25a6:	0959      	lsrs	r1, r3, #5
    25a8:	f003 031f 	and.w	r3, r3, #31
    25ac:	2201      	movs	r2, #1
    25ae:	fa02 f303 	lsl.w	r3, r2, r3
    25b2:	4a11      	ldr	r2, [pc, #68]	; (25f8 <_pwm_init+0x114>)
    25b4:	f101 0060 	add.w	r0, r1, #96	; 0x60
    25b8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    25bc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return 0;
    25c0:	2000      	movs	r0, #0
    25c2:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    25c4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    25c8:	4a09      	ldr	r2, [pc, #36]	; (25f0 <_pwm_init+0x10c>)
    25ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    25ce:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    25d0:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    25d2:	691b      	ldr	r3, [r3, #16]
    25d4:	6223      	str	r3, [r4, #32]
    25d6:	e7c2      	b.n	255e <_pwm_init+0x7a>
		return ERR_DENIED;
    25d8:	f06f 0010 	mvn.w	r0, #16
    25dc:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    25de:	f04f 30ff 	mov.w	r0, #4294967295
    25e2:	bd70      	pop	{r4, r5, r6, pc}
	return 0;
    25e4:	2000      	movs	r0, #0
    25e6:	bd70      	pop	{r4, r5, r6, pc}
    25e8:	2000      	movs	r0, #0
}
    25ea:	bd70      	pop	{r4, r5, r6, pc}
    25ec:	0000226d 	.word	0x0000226d
    25f0:	20000058 	.word	0x20000058
    25f4:	00002209 	.word	0x00002209
    25f8:	e000e100 	.word	0xe000e100

000025fc <_tc_get_timer>:
}
    25fc:	4800      	ldr	r0, [pc, #0]	; (2600 <_tc_get_timer+0x4>)
    25fe:	4770      	bx	lr
    2600:	200000d0 	.word	0x200000d0

00002604 <_tc_get_pwm>:
}
    2604:	2000      	movs	r0, #0
    2606:	4770      	bx	lr

00002608 <TC0_Handler>:
{
    2608:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc0_dev);
    260a:	4b02      	ldr	r3, [pc, #8]	; (2614 <TC0_Handler+0xc>)
    260c:	6818      	ldr	r0, [r3, #0]
    260e:	4b02      	ldr	r3, [pc, #8]	; (2618 <TC0_Handler+0x10>)
    2610:	4798      	blx	r3
    2612:	bd08      	pop	{r3, pc}
    2614:	200006c8 	.word	0x200006c8
    2618:	000021d9 	.word	0x000021d9

0000261c <TC1_Handler>:
{
    261c:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc1_dev);
    261e:	4b02      	ldr	r3, [pc, #8]	; (2628 <TC1_Handler+0xc>)
    2620:	6858      	ldr	r0, [r3, #4]
    2622:	4b02      	ldr	r3, [pc, #8]	; (262c <TC1_Handler+0x10>)
    2624:	4798      	blx	r3
    2626:	bd08      	pop	{r3, pc}
    2628:	200006c8 	.word	0x200006c8
    262c:	000021d9 	.word	0x000021d9

00002630 <TC2_Handler>:
{
    2630:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc2_dev);
    2632:	4b02      	ldr	r3, [pc, #8]	; (263c <TC2_Handler+0xc>)
    2634:	6898      	ldr	r0, [r3, #8]
    2636:	4b02      	ldr	r3, [pc, #8]	; (2640 <TC2_Handler+0x10>)
    2638:	4798      	blx	r3
    263a:	bd08      	pop	{r3, pc}
    263c:	200006c8 	.word	0x200006c8
    2640:	000021d9 	.word	0x000021d9

00002644 <TC3_Handler>:
{
    2644:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    2646:	4b02      	ldr	r3, [pc, #8]	; (2650 <TC3_Handler+0xc>)
    2648:	68d8      	ldr	r0, [r3, #12]
    264a:	4b02      	ldr	r3, [pc, #8]	; (2654 <TC3_Handler+0x10>)
    264c:	4798      	blx	r3
    264e:	bd08      	pop	{r3, pc}
    2650:	200006c8 	.word	0x200006c8
    2654:	000021c1 	.word	0x000021c1

00002658 <TC4_Handler>:
{
    2658:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc4_dev);
    265a:	4b02      	ldr	r3, [pc, #8]	; (2664 <TC4_Handler+0xc>)
    265c:	6918      	ldr	r0, [r3, #16]
    265e:	4b02      	ldr	r3, [pc, #8]	; (2668 <TC4_Handler+0x10>)
    2660:	4798      	blx	r3
    2662:	bd08      	pop	{r3, pc}
    2664:	200006c8 	.word	0x200006c8
    2668:	000021c1 	.word	0x000021c1

0000266c <TC5_Handler>:
{
    266c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc5_dev);
    266e:	4b02      	ldr	r3, [pc, #8]	; (2678 <TC5_Handler+0xc>)
    2670:	6958      	ldr	r0, [r3, #20]
    2672:	4b02      	ldr	r3, [pc, #8]	; (267c <TC5_Handler+0x10>)
    2674:	4798      	blx	r3
    2676:	bd08      	pop	{r3, pc}
    2678:	200006c8 	.word	0x200006c8
    267c:	000021c1 	.word	0x000021c1

00002680 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    2680:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2682:	4604      	mov	r4, r0
    2684:	b330      	cbz	r0, 26d4 <_wdt_init+0x54>
    2686:	6800      	ldr	r0, [r0, #0]
    2688:	3000      	adds	r0, #0
    268a:	bf18      	it	ne
    268c:	2001      	movne	r0, #1
    268e:	225a      	movs	r2, #90	; 0x5a
    2690:	4914      	ldr	r1, [pc, #80]	; (26e4 <_wdt_init+0x64>)
    2692:	4b15      	ldr	r3, [pc, #84]	; (26e8 <_wdt_init+0x68>)
    2694:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    2696:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2698:	689a      	ldr	r2, [r3, #8]
    269a:	f012 0f0e 	tst.w	r2, #14
    269e:	d1fb      	bne.n	2698 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    26a0:	781a      	ldrb	r2, [r3, #0]
    26a2:	09d2      	lsrs	r2, r2, #7
    26a4:	d118      	bne.n	26d8 <_wdt_init+0x58>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    26a6:	689a      	ldr	r2, [r3, #8]
    26a8:	f012 0f0e 	tst.w	r2, #14
    26ac:	d1fb      	bne.n	26a6 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    26ae:	781a      	ldrb	r2, [r3, #0]
    26b0:	f012 0f02 	tst.w	r2, #2
    26b4:	d113      	bne.n	26de <_wdt_init+0x5e>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    26b6:	689a      	ldr	r2, [r3, #8]
    26b8:	f012 0f0e 	tst.w	r2, #14
    26bc:	d1fb      	bne.n	26b6 <_wdt_init+0x36>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    26be:	781a      	ldrb	r2, [r3, #0]
    26c0:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    26c4:	701a      	strb	r2, [r3, #0]
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    26c6:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    26c8:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    26ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
	((Wdt *)hw)->CONFIG.reg = tmp;
    26ce:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    26d0:	2000      	movs	r0, #0
    26d2:	bd10      	pop	{r4, pc}
    26d4:	2000      	movs	r0, #0
    26d6:	e7da      	b.n	268e <_wdt_init+0xe>
		return ERR_DENIED;
    26d8:	f06f 0010 	mvn.w	r0, #16
    26dc:	bd10      	pop	{r4, pc}
    26de:	f06f 0010 	mvn.w	r0, #16
}
    26e2:	bd10      	pop	{r4, pc}
    26e4:	000031fc 	.word	0x000031fc
    26e8:	00001281 	.word	0x00001281

000026ec <main>:
BaseType_t ModemTaskStatus;
uint8_t printBuff[50];
char rxReadBuf[50];

int main(void)
{
    26ec:	b580      	push	{r7, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    26ee:	4b0f      	ldr	r3, [pc, #60]	; (272c <main+0x40>)
    26f0:	4798      	blx	r3
	
	/* Initialize the HL7618RD modem power signals */
	modemPowerInit();
    26f2:	4b0f      	ldr	r3, [pc, #60]	; (2730 <main+0x44>)
    26f4:	4798      	blx	r3
		 * the debug message in serial terminal if any data received back
		 * from modem.
		 * Only the TX data register interrupt is disabled. 
		 * Rx data complete Interrupt is still active and the corresponding
		 * call back will be called if any data received from modem */
		SendATCommandToModem(CMD_AT_CGSN);
    26f6:	2601      	movs	r6, #1
    26f8:	4f0e      	ldr	r7, [pc, #56]	; (2734 <main+0x48>)
		delay_ms(500);
    26fa:	4d0f      	ldr	r5, [pc, #60]	; (2738 <main+0x4c>)
		SendATCommandToModem(CMD_AT_CGSN);
    26fc:	4630      	mov	r0, r6
    26fe:	47b8      	blx	r7
		delay_ms(500);
    2700:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    2704:	47a8      	blx	r5
		
		memset(rxReadBuf,0,50);
    2706:	4c0d      	ldr	r4, [pc, #52]	; (273c <main+0x50>)
    2708:	2232      	movs	r2, #50	; 0x32
    270a:	2100      	movs	r1, #0
    270c:	4620      	mov	r0, r4
    270e:	4b0c      	ldr	r3, [pc, #48]	; (2740 <main+0x54>)
    2710:	4798      	blx	r3
		mdmComms_GetModemResponse(CMD_AT_CGSN,rxReadBuf);
    2712:	4621      	mov	r1, r4
    2714:	4630      	mov	r0, r6
    2716:	4b0b      	ldr	r3, [pc, #44]	; (2744 <main+0x58>)
    2718:	4798      	blx	r3
		SerialDebugPrint(rxReadBuf,15);
    271a:	210f      	movs	r1, #15
    271c:	4620      	mov	r0, r4
    271e:	4b0a      	ldr	r3, [pc, #40]	; (2748 <main+0x5c>)
    2720:	4798      	blx	r3
		delay_ms(5000);		
    2722:	f241 3088 	movw	r0, #5000	; 0x1388
    2726:	47a8      	blx	r5
    2728:	e7e8      	b.n	26fc <main+0x10>
    272a:	bf00      	nop
    272c:	000006f9 	.word	0x000006f9
    2730:	0000054d 	.word	0x0000054d
    2734:	00000325 	.word	0x00000325
    2738:	00001029 	.word	0x00001029
    273c:	200011f0 	.word	0x200011f0
    2740:	00002a8d 	.word	0x00002a8d
    2744:	00000345 	.word	0x00000345
    2748:	00000661 	.word	0x00000661

0000274c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd(List_t *const pxList, ListItem_t *const pxNewListItem)
{
	ListItem_t *const pxIndex = pxList->pxIndex;
    274c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY(pxNewListItem);

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext     = pxIndex;
    274e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    2750:	689a      	ldr	r2, [r3, #8]
    2752:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    2754:	689a      	ldr	r2, [r3, #8]
    2756:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious         = pxNewListItem;
    2758:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = (void *)pxList;
    275a:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    275c:	6803      	ldr	r3, [r0, #0]
    275e:	3301      	adds	r3, #1
    2760:	6003      	str	r3, [r0, #0]
    2762:	4770      	bx	lr

00002764 <uxListRemove>:

UBaseType_t uxListRemove(ListItem_t *const pxItemToRemove)
{
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	List_t *const pxList = (List_t *)pxItemToRemove->pvContainer;
    2764:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    2766:	6842      	ldr	r2, [r0, #4]
    2768:	6881      	ldr	r1, [r0, #8]
    276a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    276c:	6882      	ldr	r2, [r0, #8]
    276e:	6841      	ldr	r1, [r0, #4]
    2770:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if (pxList->pxIndex == pxItemToRemove) {
    2772:	685a      	ldr	r2, [r3, #4]
    2774:	4290      	cmp	r0, r2
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    2776:	bf04      	itt	eq
    2778:	6882      	ldreq	r2, [r0, #8]
    277a:	605a      	streq	r2, [r3, #4]
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    277c:	2200      	movs	r2, #0
    277e:	6102      	str	r2, [r0, #16]
	(pxList->uxNumberOfItems)--;
    2780:	681a      	ldr	r2, [r3, #0]
    2782:	3a01      	subs	r2, #1
    2784:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    2786:	6818      	ldr	r0, [r3, #0]
}
    2788:	4770      	bx	lr
    278a:	0000      	movs	r0, r0
    278c:	0000      	movs	r0, r0
	...

00002790 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler(void)
{
	__asm volatile("	ldr	r3, pxCurrentTCBConst2		\n" /* Restore the context. */
    2790:	4b07      	ldr	r3, [pc, #28]	; (27b0 <pxCurrentTCBConst2>)
    2792:	6819      	ldr	r1, [r3, #0]
    2794:	6808      	ldr	r0, [r1, #0]
    2796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    279a:	f380 8809 	msr	PSP, r0
    279e:	f3bf 8f6f 	isb	sy
    27a2:	f04f 0000 	mov.w	r0, #0
    27a6:	f380 8811 	msr	BASEPRI, r0
    27aa:	4770      	bx	lr
    27ac:	f3af 8000 	nop.w

000027b0 <pxCurrentTCBConst2>:
    27b0:	20000778 	.word	0x20000778
	...

000027c0 <PendSV_Handler>:

void xPortPendSVHandler(void)
{
	/* This is a naked function. */

	__asm volatile(
    27c0:	f3ef 8009 	mrs	r0, PSP
    27c4:	f3bf 8f6f 	isb	sy
    27c8:	4b15      	ldr	r3, [pc, #84]	; (2820 <pxCurrentTCBConst>)
    27ca:	681a      	ldr	r2, [r3, #0]
    27cc:	f01e 0f10 	tst.w	lr, #16
    27d0:	bf08      	it	eq
    27d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
    27d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    27da:	6010      	str	r0, [r2, #0]
    27dc:	e92d 0009 	stmdb	sp!, {r0, r3}
    27e0:	f04f 0080 	mov.w	r0, #128	; 0x80
    27e4:	f380 8811 	msr	BASEPRI, r0
    27e8:	f3bf 8f4f 	dsb	sy
    27ec:	f3bf 8f6f 	isb	sy
    27f0:	f000 f8da 	bl	29a8 <vTaskSwitchContext>
    27f4:	f04f 0000 	mov.w	r0, #0
    27f8:	f380 8811 	msr	BASEPRI, r0
    27fc:	bc09      	pop	{r0, r3}
    27fe:	6819      	ldr	r1, [r3, #0]
    2800:	6808      	ldr	r0, [r1, #0]
    2802:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2806:	f01e 0f10 	tst.w	lr, #16
    280a:	bf08      	it	eq
    280c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
    2810:	f380 8809 	msr	PSP, r0
    2814:	f3bf 8f6f 	isb	sy
    2818:	4770      	bx	lr
    281a:	bf00      	nop
    281c:	f3af 8000 	nop.w

00002820 <pxCurrentTCBConst>:
    2820:	20000778 	.word	0x20000778

00002824 <SysTick_Handler>:
	    "pxCurrentTCBConst: .word pxCurrentTCB	\n" ::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY));
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler(void)
{
    2824:	b508      	push	{r3, lr}

portFORCE_INLINE static void vPortRaiseBASEPRI(void)
{
	uint32_t ulNewBASEPRI;

	__asm volatile("	mov %0, %1												\n"
    2826:	f04f 0380 	mov.w	r3, #128	; 0x80
    282a:	f383 8811 	msr	BASEPRI, r3
    282e:	f3bf 8f6f 	isb	sy
    2832:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if (xTaskIncrementTick() != pdFALSE) {
    2836:	4b05      	ldr	r3, [pc, #20]	; (284c <SysTick_Handler+0x28>)
    2838:	4798      	blx	r3
    283a:	b118      	cbz	r0, 2844 <SysTick_Handler+0x20>
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    283c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2840:	4b03      	ldr	r3, [pc, #12]	; (2850 <SysTick_Handler+0x2c>)
    2842:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint32_t ulNewMaskValue)
{
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    2844:	2300      	movs	r3, #0
    2846:	f383 8811 	msr	BASEPRI, r3
    284a:	bd08      	pop	{r3, pc}
    284c:	00002881 	.word	0x00002881
    2850:	e000ed04 	.word	0xe000ed04

00002854 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime(void)
{
	TCB_t *pxTCB;

	if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    2854:	4b09      	ldr	r3, [pc, #36]	; (287c <prvResetNextTaskUnblockTime+0x28>)
    2856:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    285a:	681b      	ldr	r3, [r3, #0]
    285c:	b143      	cbz	r3, 2870 <prvResetNextTaskUnblockTime+0x1c>
	} else {
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		(pxTCB)              = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    285e:	4b07      	ldr	r3, [pc, #28]	; (287c <prvResetNextTaskUnblockTime+0x28>)
    2860:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    2864:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE(&((pxTCB)->xStateListItem));
    2866:	68d2      	ldr	r2, [r2, #12]
    2868:	6852      	ldr	r2, [r2, #4]
    286a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    286e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    2870:	f04f 32ff 	mov.w	r2, #4294967295
    2874:	4b01      	ldr	r3, [pc, #4]	; (287c <prvResetNextTaskUnblockTime+0x28>)
    2876:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    287a:	4770      	bx	lr
    287c:	200006e0 	.word	0x200006e0

00002880 <xTaskIncrementTick>:
{
    2880:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    2884:	4b44      	ldr	r3, [pc, #272]	; (2998 <xTaskIncrementTick+0x118>)
    2886:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    288a:	2b00      	cmp	r3, #0
    288c:	d173      	bne.n	2976 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + (TickType_t)1;
    288e:	4b42      	ldr	r3, [pc, #264]	; (2998 <xTaskIncrementTick+0x118>)
    2890:	f8d3 6094 	ldr.w	r6, [r3, #148]	; 0x94
    2894:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
    2896:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
		if (xConstTickCount
    289a:	b9e6      	cbnz	r6, 28d6 <xTaskIncrementTick+0x56>
			taskSWITCH_DELAYED_LISTS();
    289c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    28a0:	681b      	ldr	r3, [r3, #0]
    28a2:	b143      	cbz	r3, 28b6 <xTaskIncrementTick+0x36>
	__asm volatile("	mov %0, %1												\n"
    28a4:	f04f 0380 	mov.w	r3, #128	; 0x80
    28a8:	f383 8811 	msr	BASEPRI, r3
    28ac:	f3bf 8f6f 	isb	sy
    28b0:	f3bf 8f4f 	dsb	sy
    28b4:	e7fe      	b.n	28b4 <xTaskIncrementTick+0x34>
    28b6:	4b38      	ldr	r3, [pc, #224]	; (2998 <xTaskIncrementTick+0x118>)
    28b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    28bc:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
    28c0:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
    28c4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    28c8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    28cc:	3201      	adds	r2, #1
    28ce:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    28d2:	4b32      	ldr	r3, [pc, #200]	; (299c <xTaskIncrementTick+0x11c>)
    28d4:	4798      	blx	r3
		if (xConstTickCount >= xNextTaskUnblockTime) {
    28d6:	4b30      	ldr	r3, [pc, #192]	; (2998 <xTaskIncrementTick+0x118>)
    28d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    28dc:	429e      	cmp	r6, r3
    28de:	d20d      	bcs.n	28fc <xTaskIncrementTick+0x7c>
	BaseType_t xSwitchRequired = pdFALSE;
    28e0:	2400      	movs	r4, #0
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[pxCurrentTCB->uxPriority])) > (UBaseType_t)1) {
    28e2:	4b2d      	ldr	r3, [pc, #180]	; (2998 <xTaskIncrementTick+0x118>)
    28e4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    28e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    28ea:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    28ee:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    28f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
				xSwitchRequired = pdTRUE;
    28f4:	2b02      	cmp	r3, #2
    28f6:	bf28      	it	cs
    28f8:	2401      	movcs	r4, #1
    28fa:	e043      	b.n	2984 <xTaskIncrementTick+0x104>
    28fc:	2400      	movs	r4, #0
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    28fe:	4d26      	ldr	r5, [pc, #152]	; (2998 <xTaskIncrementTick+0x118>)
					(void)uxListRemove(&(pxTCB->xStateListItem));
    2900:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 29a4 <xTaskIncrementTick+0x124>
					prvAddTaskToReadyList(pxTCB);
    2904:	f105 0a28 	add.w	sl, r5, #40	; 0x28
    2908:	e021      	b.n	294e <xTaskIncrementTick+0xce>
					    = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    290a:	f04f 32ff 	mov.w	r2, #4294967295
    290e:	4b22      	ldr	r3, [pc, #136]	; (2998 <xTaskIncrementTick+0x118>)
    2910:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
					break;
    2914:	e7e5      	b.n	28e2 <xTaskIncrementTick+0x62>
						xNextTaskUnblockTime = xItemValue;
    2916:	4a20      	ldr	r2, [pc, #128]	; (2998 <xTaskIncrementTick+0x118>)
    2918:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
						break;
    291c:	e7e1      	b.n	28e2 <xTaskIncrementTick+0x62>
						(void)uxListRemove(&(pxTCB->xEventListItem));
    291e:	f107 0018 	add.w	r0, r7, #24
    2922:	47c0      	blx	r8
					prvAddTaskToReadyList(pxTCB);
    2924:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    2926:	f8d5 30d4 	ldr.w	r3, [r5, #212]	; 0xd4
    292a:	4298      	cmp	r0, r3
    292c:	bf88      	it	hi
    292e:	f8c5 00d4 	strhi.w	r0, [r5, #212]	; 0xd4
    2932:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    2936:	4649      	mov	r1, r9
    2938:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    293c:	4b18      	ldr	r3, [pc, #96]	; (29a0 <xTaskIncrementTick+0x120>)
    293e:	4798      	blx	r3
						if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    2940:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    2944:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    2946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
    2948:	429a      	cmp	r2, r3
    294a:	bf28      	it	cs
    294c:	2401      	movcs	r4, #1
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    294e:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    2952:	681b      	ldr	r3, [r3, #0]
    2954:	2b00      	cmp	r3, #0
    2956:	d0d8      	beq.n	290a <xTaskIncrementTick+0x8a>
					pxTCB      = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    2958:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    295c:	68db      	ldr	r3, [r3, #12]
    295e:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE(&(pxTCB->xStateListItem));
    2960:	687b      	ldr	r3, [r7, #4]
					if (xConstTickCount < xItemValue) {
    2962:	429e      	cmp	r6, r3
    2964:	d3d7      	bcc.n	2916 <xTaskIncrementTick+0x96>
					(void)uxListRemove(&(pxTCB->xStateListItem));
    2966:	f107 0904 	add.w	r9, r7, #4
    296a:	4648      	mov	r0, r9
    296c:	47c0      	blx	r8
					if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
    296e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2970:	2b00      	cmp	r3, #0
    2972:	d1d4      	bne.n	291e <xTaskIncrementTick+0x9e>
    2974:	e7d6      	b.n	2924 <xTaskIncrementTick+0xa4>
		++uxPendedTicks;
    2976:	4a08      	ldr	r2, [pc, #32]	; (2998 <xTaskIncrementTick+0x118>)
    2978:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    297c:	3301      	adds	r3, #1
    297e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	BaseType_t xSwitchRequired = pdFALSE;
    2982:	2400      	movs	r4, #0
		if (xYieldPending != pdFALSE) {
    2984:	4b04      	ldr	r3, [pc, #16]	; (2998 <xTaskIncrementTick+0x118>)
    2986:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
			xSwitchRequired = pdTRUE;
    298a:	2b00      	cmp	r3, #0
}
    298c:	bf0c      	ite	eq
    298e:	4620      	moveq	r0, r4
    2990:	2001      	movne	r0, #1
    2992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2996:	bf00      	nop
    2998:	200006e0 	.word	0x200006e0
    299c:	00002855 	.word	0x00002855
    29a0:	0000274d 	.word	0x0000274d
    29a4:	00002765 	.word	0x00002765

000029a8 <vTaskSwitchContext>:
	if (uxSchedulerSuspended != (UBaseType_t)pdFALSE) {
    29a8:	4b25      	ldr	r3, [pc, #148]	; (2a40 <vTaskSwitchContext+0x98>)
    29aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    29ae:	b9fb      	cbnz	r3, 29f0 <vTaskSwitchContext+0x48>
		xYieldPending = pdFALSE;
    29b0:	4a23      	ldr	r2, [pc, #140]	; (2a40 <vTaskSwitchContext+0x98>)
    29b2:	2300      	movs	r3, #0
    29b4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
		taskSELECT_HIGHEST_PRIORITY_TASK();
    29b8:	f8d2 30d4 	ldr.w	r3, [r2, #212]	; 0xd4
    29bc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    29c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    29c4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    29c6:	b9c2      	cbnz	r2, 29fa <vTaskSwitchContext+0x52>
    29c8:	b14b      	cbz	r3, 29de <vTaskSwitchContext+0x36>
    29ca:	491d      	ldr	r1, [pc, #116]	; (2a40 <vTaskSwitchContext+0x98>)
    29cc:	3b01      	subs	r3, #1
    29ce:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    29d2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    29d6:	6a92      	ldr	r2, [r2, #40]	; 0x28
    29d8:	b97a      	cbnz	r2, 29fa <vTaskSwitchContext+0x52>
    29da:	2b00      	cmp	r3, #0
    29dc:	d1f6      	bne.n	29cc <vTaskSwitchContext+0x24>
    29de:	f04f 0380 	mov.w	r3, #128	; 0x80
    29e2:	f383 8811 	msr	BASEPRI, r3
    29e6:	f3bf 8f6f 	isb	sy
    29ea:	f3bf 8f4f 	dsb	sy
    29ee:	e7fe      	b.n	29ee <vTaskSwitchContext+0x46>
		xYieldPending = pdTRUE;
    29f0:	2201      	movs	r2, #1
    29f2:	4b13      	ldr	r3, [pc, #76]	; (2a40 <vTaskSwitchContext+0x98>)
    29f4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    29f8:	4770      	bx	lr
{
    29fa:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
    29fc:	4a10      	ldr	r2, [pc, #64]	; (2a40 <vTaskSwitchContext+0x98>)
    29fe:	0099      	lsls	r1, r3, #2
    2a00:	18c8      	adds	r0, r1, r3
    2a02:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    2a06:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    2a08:	6864      	ldr	r4, [r4, #4]
    2a0a:	62c4      	str	r4, [r0, #44]	; 0x2c
    2a0c:	4419      	add	r1, r3
    2a0e:	4602      	mov	r2, r0
    2a10:	3230      	adds	r2, #48	; 0x30
    2a12:	4294      	cmp	r4, r2
    2a14:	d00d      	beq.n	2a32 <vTaskSwitchContext+0x8a>
    2a16:	4a0a      	ldr	r2, [pc, #40]	; (2a40 <vTaskSwitchContext+0x98>)
    2a18:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    2a1c:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    2a20:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    2a22:	68c9      	ldr	r1, [r1, #12]
    2a24:	f8c2 1098 	str.w	r1, [r2, #152]	; 0x98
    2a28:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
}
    2a2c:	f85d 4b04 	ldr.w	r4, [sp], #4
    2a30:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
    2a32:	6860      	ldr	r0, [r4, #4]
    2a34:	4a02      	ldr	r2, [pc, #8]	; (2a40 <vTaskSwitchContext+0x98>)
    2a36:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    2a3a:	62d0      	str	r0, [r2, #44]	; 0x2c
    2a3c:	e7eb      	b.n	2a16 <vTaskSwitchContext+0x6e>
    2a3e:	bf00      	nop
    2a40:	200006e0 	.word	0x200006e0

00002a44 <__libc_init_array>:
    2a44:	b570      	push	{r4, r5, r6, lr}
    2a46:	4e0d      	ldr	r6, [pc, #52]	; (2a7c <__libc_init_array+0x38>)
    2a48:	4c0d      	ldr	r4, [pc, #52]	; (2a80 <__libc_init_array+0x3c>)
    2a4a:	1ba4      	subs	r4, r4, r6
    2a4c:	10a4      	asrs	r4, r4, #2
    2a4e:	2500      	movs	r5, #0
    2a50:	42a5      	cmp	r5, r4
    2a52:	d109      	bne.n	2a68 <__libc_init_array+0x24>
    2a54:	4e0b      	ldr	r6, [pc, #44]	; (2a84 <__libc_init_array+0x40>)
    2a56:	4c0c      	ldr	r4, [pc, #48]	; (2a88 <__libc_init_array+0x44>)
    2a58:	f000 fbdc 	bl	3214 <_init>
    2a5c:	1ba4      	subs	r4, r4, r6
    2a5e:	10a4      	asrs	r4, r4, #2
    2a60:	2500      	movs	r5, #0
    2a62:	42a5      	cmp	r5, r4
    2a64:	d105      	bne.n	2a72 <__libc_init_array+0x2e>
    2a66:	bd70      	pop	{r4, r5, r6, pc}
    2a68:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    2a6c:	4798      	blx	r3
    2a6e:	3501      	adds	r5, #1
    2a70:	e7ee      	b.n	2a50 <__libc_init_array+0xc>
    2a72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    2a76:	4798      	blx	r3
    2a78:	3501      	adds	r5, #1
    2a7a:	e7f2      	b.n	2a62 <__libc_init_array+0x1e>
    2a7c:	00003220 	.word	0x00003220
    2a80:	00003220 	.word	0x00003220
    2a84:	00003220 	.word	0x00003220
    2a88:	00003224 	.word	0x00003224

00002a8c <memset>:
    2a8c:	4402      	add	r2, r0
    2a8e:	4603      	mov	r3, r0
    2a90:	4293      	cmp	r3, r2
    2a92:	d100      	bne.n	2a96 <memset+0xa>
    2a94:	4770      	bx	lr
    2a96:	f803 1b01 	strb.w	r1, [r3], #1
    2a9a:	e7f9      	b.n	2a90 <memset+0x4>

00002a9c <strcpy>:
    2a9c:	4603      	mov	r3, r0
    2a9e:	f811 2b01 	ldrb.w	r2, [r1], #1
    2aa2:	f803 2b01 	strb.w	r2, [r3], #1
    2aa6:	2a00      	cmp	r2, #0
    2aa8:	d1f9      	bne.n	2a9e <strcpy+0x2>
    2aaa:	4770      	bx	lr

00002aac <ModemComms>:
    2aac:	0500 0002 2b74 0000 0003 0000 02d1 0000     ....t+..........
    2abc:	0009 0000 0a01 000f 2b78 0000 0008 0000     ........x+......
    2acc:	02d1 0000 001f 0000 0000 0000 0000 0000     ................
	...
    2b74:	5441 000d 5441 432b 5347 0d4e 0000 0000     AT..AT+CGSN.....
    2b84:	4553 4352 4d4f 2033 6f6e 2074 6e69 7469     SERCOM3 not init
    2b94:	6169 696c 657a 0d64 000a 0000 4f4d 4544     ialized.....MODE
    2ba4:	204d 4144 4154 5520 5241 2054 5328 5245     M DATA UART (SER
    2bb4:	4f43 334d 2029 6e69 7469 6169 696c 657a     COM3) initialize
    2bc4:	0d64 000a 6f4d 6564 206d 6144 6174 5420     d...Modem Data T
    2bd4:	2078 6144 6174 5220 6765 4520 706d 7974     x Data Reg Empty
    2be4:	4320 6c61 426c 6361 0d6b 000a 6f4d 6564      CallBack...Mode
    2bf4:	206d 6144 6174 5420 2078 7962 6574 4320     m Data Tx byte C
    2c04:	6d6f 6c70 7465 2065 6143 6c6c 6162 6b63     omplete Callback
    2c14:	0a0d 0000 6f50 6577 2072 6e4f 5720 6961     ....Power On Wai
    2c24:	2074 6954 656d 2072 7845 6970 6572 0d64     t Timer Expired.
    2c34:	000a 0000 6f4d 6564 206d 6f50 6577 2072     ....Modem Power 
    2c44:	6e4f 6920 696e 6974 6c61 7a69 7461 6f69     On initializatio
    2c54:	206e 6f43 706d 656c 6574 0d64 000a 0000     n Completed.....
    2c64:	6f50 6577 4f72 576e 6961 5474 6d69 7265     PowerOnWaitTimer
    2c74:	0000 0000 6f4d 6564 206d 7546 6c6c 2079     ....Modem Fully 
    2c84:	704f 7265 7461 6f69 616e 2e6c 0a0d 0000     Operational.....
    2c94:	7854 7320 7265 6169 206c 6544 7562 2067     Tx serial Debug 
    2ca4:	6f44 656e 0a0d 0000 7852 4420 6e6f 0d65     Done....Rx Done.
    2cb4:	000a 0000 2e2e 682f 6c61 692f 636e 756c     ....../hal/inclu
    2cc4:	6564 682f 6c61 775f 7464 682e 0000 0000     de/hal_wdt.h....
    2cd4:	2e2e 682f 6c61 732f 6372 682f 6c61 615f     ../hal/src/hal_a
    2ce4:	5f63 7973 636e 632e 0000 0000 2e2e 682f     c_sync.c....../h
    2cf4:	6c61 732f 6372 682f 6c61 615f 6364 735f     al/src/hal_adc_s
    2d04:	6e79 2e63 0063 0000 2e2e 682f 6c61 732f     ync.c...../hal/s
    2d14:	6372 682f 6c61 645f 6361 735f 6e79 2e63     rc/hal_dac_sync.
    2d24:	0063 0000 2e2e 682f 6c61 732f 6372 682f     c...../hal/src/h
    2d34:	6c61 665f 616c 6873 632e 0000 2e2e 682f     al_flash.c..../h
    2d44:	6c61 732f 6372 682f 6c61 705f 6d77 632e     al/src/hal_pwm.c
    2d54:	0000 0000 2e2e 682f 6c61 732f 6372 682f     ....../hal/src/h
    2d64:	6c61 745f 6d69 7265 632e 0000 2e2e 682f     al_timer.c..../h
    2d74:	6c61 752f 6974 736c 732f 6372 752f 6974     al/utils/src/uti
    2d84:	736c 6c5f 7369 2e74 0063 0000 2e2e 682f     ls_list.c...../h
    2d94:	6c61 752f 6974 736c 732f 6372 752f 6974     al/utils/src/uti
    2da4:	736c 725f 6e69 6267 6675 6566 2e72 0063     ls_ringbuffer.c.
    2db4:	2e2e 682f 6c70 612f 2f63 7068 5f6c 6361     ../hpl/ac/hpl_ac
    2dc4:	632e 0000                                   .c..

00002dc8 <_adcs>:
    2dc8:	0000 00c0 0002 0083 1900 0000 0000 0000     ................
    2dd8:	0000 0000 0001 0001 0000 0000 0000 0000     ................
	...
    2df4:	2e2e 682f 6c70 612f 6364 682f 6c70 615f     ../hpl/adc/hpl_a
    2e04:	6364 632e 0000 0000 2e2e 682f 6c70 642f     dc.c....../hpl/d
    2e14:	6361 682f 6c70 645f 6361 632e 0000 0000     ac/hpl_dac.c....

00002e24 <_cfgs>:
	...

00002f24 <user_mux_confs>:
	...

00002f68 <channel_confs>:
	...

00002fa8 <interrupt_cfg>:
	...
    3028:	2e2e 682f 6c70 6e2f 6d76 7463 6c72 682f     ../hpl/nvmctrl/h
    3038:	6c70 6e5f 6d76 7463 6c72 632e 0000 0000     pl_nvmctrl.c....
    3048:	3000 4000 3400 4000 2000 4101 4000 4101     .0.@.4.@. .A.@.A
    3058:	0000 4300 0400 4300                         ...C...C

00003060 <_usarts>:
    3060:	0003 0000 0004 4020 0000 0003 0002 0070     ...... @......p.
    3070:	f62b 0000 0000 0000 0004 0000 0184 4030     +.............0@
    3080:	0300 0003 0002 0070 ff2e 0000 0000 0000     ......p.........
    3090:	0005 0000 0004 4030 0000 0003 0002 0070     ......0@......p.
    30a0:	f62b 0000 0000 0000                         +.......

000030a8 <_i2cms>:
	...

000030c0 <sercomspi_regs>:
	...
    30d4:	2e2e 682f 6c70 732f 7265 6f63 2f6d 7068     ../hpl/sercom/hp
    30e4:	5f6c 6573 6372 6d6f 632e 0000 6000 4101     l_sercom.c...`.A
    30f4:	8000 4101 0c00 4200 1000 4200 1000 4300     ...A...B...B...C

00003104 <_tccs>:
    3104:	0000 0000 0300 0000 0000 0000 0000 0000     ................
    3114:	1770 0000 0000 0000 0000 0000 0000 0000     p...............
    3124:	0000 0000 0001 0000 0300 0000 0000 0000     ................
    3134:	0000 0000 1770 0000 0000 0000 0000 0000     ....p...........
	...
    314c:	0002 0000 0300 0000 0000 0000 0000 0000     ................
    315c:	1770 0000 0000 0000 0000 0000 0000 0000     p...............
    316c:	0000 0000 0003 0000 0300 0000 0000 0000     ................
    317c:	0000 0000 1770 0000 0000 0000 0000 0000     ....p...........
	...
    3194:	0004 0000 0300 0000 0000 0000 0000 0000     ................
    31a4:	1770 0000 0000 0000 0000 0000 0000 0000     p...............
    31b4:	0000 0000 2e2e 682f 6c70 742f 6363 682f     ....../hpl/tcc/h
    31c4:	6c70 745f 6363 632e 0000 0000 3800 4000     pl_tcc.c.....8.@
    31d4:	3c00 4000 a000 4101 c000 4101 1400 4200     .<.@...A...A...B
    31e4:	1800 4200 2e2e 682f 6c70 742f 2f63 7068     ...B../hpl/tc/hp
    31f4:	5f6c 6374 632e 0000 2e2e 682f 6c70 772f     l_tc.c..../hpl/w
    3204:	7464 682f 6c70 775f 7464 632e 0000 0000     dt/hpl_wdt.c....

00003214 <_init>:
    3214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3216:	bf00      	nop
    3218:	bcf8      	pop	{r3, r4, r5, r6, r7}
    321a:	bc08      	pop	{r3}
    321c:	469e      	mov	lr, r3
    321e:	4770      	bx	lr

00003220 <__init_array_start>:
    3220:	00000289 	.word	0x00000289

00003224 <_fini>:
    3224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3226:	bf00      	nop
    3228:	bcf8      	pop	{r3, r4, r5, r6, r7}
    322a:	bc08      	pop	{r3}
    322c:	469e      	mov	lr, r3
    322e:	4770      	bx	lr

00003230 <__fini_array_start>:
    3230:	00000265 	.word	0x00000265
