{"Source Block": ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@72:82@HdlStmAssign", "\nwire [31:0] ilas_mem[0:3];\nreg  [31:0] ilas_lane_mem[0:NUM_LANES-1][0:3];\n\nassign ilas_mem[0][15:0] = 8'h00;\nassign ilas_mem[0][23:16] = DID;         // DID\nassign ilas_mem[0][27:24] = BID;         // BID\nassign ilas_mem[0][31:28] = 4'h0;        // ADJCNT\nassign ilas_mem[1][4:0] = 5'h00;         // LID\nassign ilas_mem[1][5] = 1'b0;            // PHADJ\nassign ilas_mem[1][6] = 1'b0;            // ADJDIR\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@74:84", "reg  [31:0] ilas_lane_mem[0:NUM_LANES-1][0:3];\n\nassign ilas_mem[0][15:0] = 8'h00;\nassign ilas_mem[0][23:16] = DID;         // DID\nassign ilas_mem[0][27:24] = BID;         // BID\nassign ilas_mem[0][31:28] = 4'h0;        // ADJCNT\nassign ilas_mem[1][4:0] = 5'h00;         // LID\nassign ilas_mem[1][5] = 1'b0;            // PHADJ\nassign ilas_mem[1][6] = 1'b0;            // ADJDIR\nassign ilas_mem[1][7] = 1'b0;            // X\nassign ilas_mem[1][12:8] = L;            // L\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@75:85", "\nassign ilas_mem[0][15:0] = 8'h00;\nassign ilas_mem[0][23:16] = DID;         // DID\nassign ilas_mem[0][27:24] = BID;         // BID\nassign ilas_mem[0][31:28] = 4'h0;        // ADJCNT\nassign ilas_mem[1][4:0] = 5'h00;         // LID\nassign ilas_mem[1][5] = 1'b0;            // PHADJ\nassign ilas_mem[1][6] = 1'b0;            // ADJDIR\nassign ilas_mem[1][7] = 1'b0;            // X\nassign ilas_mem[1][12:8] = L;            // L\nassign ilas_mem[1][14:13] = 2'b00;       // X\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@69:79", "  input ilas_config_rd,\n  output reg [NUM_LANES*DATA_PATH_WIDTH*8-1:0] ilas_config_data\n);\n\nwire [31:0] ilas_mem[0:3];\nreg  [31:0] ilas_lane_mem[0:NUM_LANES-1][0:3];\n\nassign ilas_mem[0][15:0] = 8'h00;\nassign ilas_mem[0][23:16] = DID;         // DID\nassign ilas_mem[0][27:24] = BID;         // BID\nassign ilas_mem[0][31:28] = 4'h0;        // ADJCNT\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@76:86", "assign ilas_mem[0][15:0] = 8'h00;\nassign ilas_mem[0][23:16] = DID;         // DID\nassign ilas_mem[0][27:24] = BID;         // BID\nassign ilas_mem[0][31:28] = 4'h0;        // ADJCNT\nassign ilas_mem[1][4:0] = 5'h00;         // LID\nassign ilas_mem[1][5] = 1'b0;            // PHADJ\nassign ilas_mem[1][6] = 1'b0;            // ADJDIR\nassign ilas_mem[1][7] = 1'b0;            // X\nassign ilas_mem[1][12:8] = L;            // L\nassign ilas_mem[1][14:13] = 2'b00;       // X\nassign ilas_mem[1][15] = SCR;            // SCR\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@73:83", "wire [31:0] ilas_mem[0:3];\nreg  [31:0] ilas_lane_mem[0:NUM_LANES-1][0:3];\n\nassign ilas_mem[0][15:0] = 8'h00;\nassign ilas_mem[0][23:16] = DID;         // DID\nassign ilas_mem[0][27:24] = BID;         // BID\nassign ilas_mem[0][31:28] = 4'h0;        // ADJCNT\nassign ilas_mem[1][4:0] = 5'h00;         // LID\nassign ilas_mem[1][5] = 1'b0;            // PHADJ\nassign ilas_mem[1][6] = 1'b0;            // ADJDIR\nassign ilas_mem[1][7] = 1'b0;            // X\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@71:81", ");\n\nwire [31:0] ilas_mem[0:3];\nreg  [31:0] ilas_lane_mem[0:NUM_LANES-1][0:3];\n\nassign ilas_mem[0][15:0] = 8'h00;\nassign ilas_mem[0][23:16] = DID;         // DID\nassign ilas_mem[0][27:24] = BID;         // BID\nassign ilas_mem[0][31:28] = 4'h0;        // ADJCNT\nassign ilas_mem[1][4:0] = 5'h00;         // LID\nassign ilas_mem[1][5] = 1'b0;            // PHADJ\n"]], "Diff Content": {"Delete": [[77, "assign ilas_mem[0][23:16] = DID;         // DID\n"]], "Add": []}}