Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 29 17:42:25 2022
| Host         : ScratPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SmartSafe_timing_summary_routed.rpt -pb SmartSafe_timing_summary_routed.pb -rpx SmartSafe_timing_summary_routed.rpx -warn_on_violation
| Design       : SmartSafe
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       11          
HPDR-1     Warning           Port pin direction inconsistency  4           
TIMING-18  Warning           Missing input or output delay     30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (12)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ServoCLK/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.017        0.000                      0                  234        0.189        0.000                      0                  234        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        13.017        0.000                      0                  234        0.189        0.000                      0                  234        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.017ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 3.516ns (50.384%)  route 3.462ns (49.616%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.132 r  BuzzerCLK/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.132    BuzzerCLK/count_reg[28]_i_1_n_6
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[29]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                 13.017    

Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 3.495ns (50.234%)  route 3.462ns (49.766%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.111 r  BuzzerCLK/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.111    BuzzerCLK/count_reg[28]_i_1_n_4
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[31]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[31]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                 13.038    

Slack (MET) :             13.112ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 3.421ns (49.699%)  route 3.462ns (50.301%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.037 r  BuzzerCLK/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.037    BuzzerCLK/count_reg[28]_i_1_n_5
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[30]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                 13.112    

Slack (MET) :             13.128ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 3.405ns (49.582%)  route 3.462ns (50.418%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.798 r  BuzzerCLK/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.798    BuzzerCLK/count_reg[24]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.021 r  BuzzerCLK/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.021    BuzzerCLK/count_reg[28]_i_1_n_7
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  BuzzerCLK/count_reg[28]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                 13.128    

Slack (MET) :             13.131ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 3.402ns (49.560%)  route 3.462ns (50.440%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.018 r  BuzzerCLK/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.018    BuzzerCLK/count_reg[24]_i_1_n_6
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[25]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                 13.131    

Slack (MET) :             13.152ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 3.381ns (49.405%)  route 3.462ns (50.595%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.997 r  BuzzerCLK/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.997    BuzzerCLK/count_reg[24]_i_1_n_4
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[27]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                 13.152    

Slack (MET) :             13.226ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 3.307ns (48.852%)  route 3.462ns (51.148%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.923 r  BuzzerCLK/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.923    BuzzerCLK/count_reg[24]_i_1_n_5
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[26]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                 13.226    

Slack (MET) :             13.242ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 3.291ns (48.731%)  route 3.462ns (51.269%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 24.848 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.684 r  BuzzerCLK/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.684    BuzzerCLK/count_reg[20]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.907 r  BuzzerCLK/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.907    BuzzerCLK/count_reg[24]_i_1_n_7
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.507    24.848    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  BuzzerCLK/count_reg[24]/C
                         clock pessimism              0.274    25.122    
                         clock uncertainty           -0.035    25.087    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.062    25.149    BuzzerCLK/count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.149    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 13.242    

Slack (MET) :             13.246ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 3.288ns (48.708%)  route 3.462ns (51.292%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.904 r  BuzzerCLK/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.904    BuzzerCLK/count_reg[20]_i_1_n_6
    SLICE_X61Y18         FDRE                                         r  BuzzerCLK/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  BuzzerCLK/count_reg[21]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X61Y18         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 13.246    

Slack (MET) :             13.267ns  (required time - arrival time)
  Source:                 BuzzerCLK/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            BuzzerCLK/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 3.267ns (48.548%)  route 3.462ns (51.452%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.632     5.153    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  BuzzerCLK/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  BuzzerCLK/count_reg[6]/Q
                         net (fo=8, routed)           1.239     6.848    BuzzerCLK/count_reg[6]
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  BuzzerCLK/count2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.972    BuzzerCLK/count2_carry_i_7_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.485 r  BuzzerCLK/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.485    BuzzerCLK/count2_carry_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.602 r  BuzzerCLK/count2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.602    BuzzerCLK/count2_carry__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.719 r  BuzzerCLK/count2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.719    BuzzerCLK/count2_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.973 r  BuzzerCLK/count2_carry__2/CO[0]
                         net (fo=34, routed)          2.224    10.197    BuzzerCLK/count2_carry__2_n_3
    SLICE_X61Y13         LUT5 (Prop_lut5_I2_O)        0.367    10.564 r  BuzzerCLK/count[0]_i_8/O
                         net (fo=1, routed)           0.000    10.564    BuzzerCLK/count[0]_i_8_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.114 r  BuzzerCLK/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.114    BuzzerCLK/count_reg[0]_i_2_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.228 r  BuzzerCLK/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.228    BuzzerCLK/count_reg[4]_i_1_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.342 r  BuzzerCLK/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.342    BuzzerCLK/count_reg[8]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.456 r  BuzzerCLK/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.456    BuzzerCLK/count_reg[12]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.570 r  BuzzerCLK/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.570    BuzzerCLK/count_reg[16]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.883 r  BuzzerCLK/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.883    BuzzerCLK/count_reg[20]_i_1_n_4
    SLICE_X61Y18         FDRE                                         r  BuzzerCLK/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    24.849    BuzzerCLK/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  BuzzerCLK/count_reg[23]/C
                         clock pessimism              0.274    25.123    
                         clock uncertainty           -0.035    25.088    
    SLICE_X61Y18         FDRE (Setup_fdre_C_D)        0.062    25.150    BuzzerCLK/count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                 13.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FSM_onehot_globalState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            buzzerBool_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  FSM_onehot_globalState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  FSM_onehot_globalState_reg[1]/Q
                         net (fo=6, routed)           0.084     1.693    globalState_reg[1]
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.738 r  buzzerBool_i_1/O
                         net (fo=1, routed)           0.000     1.738    buzzerBool
    SLICE_X55Y15         FDRE                                         r  buzzerBool_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  buzzerBool_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.091     1.549    buzzerBool_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DecodeDigits/digit1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.763%)  route 0.154ns (52.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    DecodeDigits/clk_IBUF_BUFG
    SLICE_X59Y10         FDRE                                         r  DecodeDigits/digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DecodeDigits/digit1_reg[0]/Q
                         net (fo=13, routed)          0.154     1.770    Decode[0]
    SLICE_X59Y11         FDRE                                         r  safePassword_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  safePassword_reg[0]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.070     1.561    safePassword_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ServoCLK/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.061%)  route 0.107ns (33.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.556     1.439    ServoCLK/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  ServoCLK/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  ServoCLK/count_reg[8]/Q
                         net (fo=6, routed)           0.107     1.711    ServoCLK/count[8]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  ServoCLK/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.756    ServoCLK/count_0[0]
    SLICE_X55Y21         FDCE                                         r  ServoCLK/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.825     1.952    ServoCLK/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  ServoCLK/count_reg[0]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X55Y21         FDCE (Hold_fdce_C_D)         0.092     1.544    ServoCLK/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ServoCLK/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.667%)  route 0.167ns (47.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.556     1.439    ServoCLK/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  ServoCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  ServoCLK/count_reg[1]/Q
                         net (fo=10, routed)          0.167     1.747    ServoCLK/count[1]
    SLICE_X54Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  ServoCLK/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ServoCLK/count_0[9]
    SLICE_X54Y21         FDCE                                         r  ServoCLK/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.825     1.952    ServoCLK/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  ServoCLK/count_reg[9]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.121     1.574    ServoCLK/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 DecodeDigits/digit3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.202%)  route 0.164ns (53.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.474    DecodeDigits/clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  DecodeDigits/digit3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DecodeDigits/digit3_reg[3]/Q
                         net (fo=12, routed)          0.164     1.779    Decode[11]
    SLICE_X59Y11         FDRE                                         r  safePassword_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  safePassword_reg[11]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDRE (Hold_fdre_C_D)         0.070     1.561    safePassword_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ServoCLK/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.370%)  route 0.169ns (47.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.556     1.439    ServoCLK/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  ServoCLK/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  ServoCLK/count_reg[1]/Q
                         net (fo=10, routed)          0.169     1.749    ServoCLK/count[1]
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  ServoCLK/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.794    ServoCLK/count_0[8]
    SLICE_X54Y21         FDCE                                         r  ServoCLK/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.825     1.952    ServoCLK/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  ServoCLK/count_reg[8]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.120     1.573    ServoCLK/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ServoCLK/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.170%)  route 0.171ns (47.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.556     1.439    ServoCLK/clk_IBUF_BUFG
    SLICE_X55Y22         FDCE                                         r  ServoCLK/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  ServoCLK/count_reg[3]/Q
                         net (fo=8, routed)           0.171     1.751    ServoCLK/count[3]
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  ServoCLK/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.796    ServoCLK/tmp_i_1_n_0
    SLICE_X54Y21         FDCE                                         r  ServoCLK/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.825     1.952    ServoCLK/clk_IBUF_BUFG
    SLICE_X54Y21         FDCE                                         r  ServoCLK/tmp_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X54Y21         FDCE (Hold_fdce_C_D)         0.121     1.574    ServoCLK/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ServoCLK/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            ServoCLK/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.558     1.441    ServoCLK/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  ServoCLK/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  ServoCLK/count_reg[4]/Q
                         net (fo=8, routed)           0.105     1.694    ServoCLK/count[4]
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.098     1.792 r  ServoCLK/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ServoCLK/count_0[5]
    SLICE_X56Y21         FDCE                                         r  ServoCLK/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.825     1.952    ServoCLK/clk_IBUF_BUFG
    SLICE_X56Y21         FDCE                                         r  ServoCLK/count_reg[5]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120     1.561    ServoCLK/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 servoPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            servoPos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  servoPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  servoPos_reg[6]/Q
                         net (fo=10, routed)          0.149     1.758    servoPos__0[6]
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  servoPos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    servoPos[6]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  servoPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X54Y15         FDRE                                         r  servoPos_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDRE (Hold_fdre_C_D)         0.121     1.566    servoPos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 DecodeDigits/digit3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            safePassword_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.282%)  route 0.183ns (52.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.591     1.474    DecodeDigits/clk_IBUF_BUFG
    SLICE_X60Y12         FDRE                                         r  DecodeDigits/digit3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  DecodeDigits/digit3_reg[0]/Q
                         net (fo=12, routed)          0.183     1.821    Decode[8]
    SLICE_X62Y11         FDRE                                         r  safePassword_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  safePassword_reg[8]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X62Y11         FDRE (Hold_fdre_C_D)         0.070     1.583    safePassword_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y15   buzzerBool_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X54Y14   greenLED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y11   safePassword_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y11   safePassword_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y11   safePassword_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y12   safePassword_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y15   buzzerBool_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X55Y15   buzzerBool_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y14   greenLED_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X54Y14   greenLED_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   FSM_onehot_globalState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   buzzerBool_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   buzzerBool_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   greenLED_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   greenLED_reg/C



