;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit top : 
  module regfile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regWriteEnable : UInt<1>, flip regWriteAddress : UInt<5>, flip regWriteData : SInt<32>, flip regReadAddress1 : UInt<5>, flip regReadAddress2 : UInt<5>, regReadData1 : SInt<32>, regReadData2 : SInt<32>}
    
    cmem rf : SInt<32>[32] @[riscvSingle.scala 692:17]
    wire regfileMessage : {regWriteEnable : UInt<1>, regReadAddress1 : UInt<5>, regReadAddress2 : UInt<5>, regWriteAddress : UInt<5>, regWriteData : SInt<32>, regReadData1 : SInt<32>, regReadData2 : SInt<32>} @[riscvSingle.scala 693:30]
    node _T_22 = not(io.regWriteEnable) @[riscvSingle.scala 695:28]
    node _T_24 = eq(_T_22, UInt<1>("h00")) @[riscvSingle.scala 695:28]
    node _T_26 = eq(io.regWriteAddress, UInt<1>("h00")) @[riscvSingle.scala 695:57]
    node _T_28 = eq(_T_26, UInt<1>("h00")) @[riscvSingle.scala 695:36]
    node _T_29 = and(_T_24, _T_28) @[riscvSingle.scala 695:33]
    when _T_29 : @[riscvSingle.scala 695:66]
      infer mport _T_30 = rf[io.regWriteAddress], clock @[riscvSingle.scala 696:11]
      _T_30 <= io.regWriteData @[riscvSingle.scala 696:32]
      skip @[riscvSingle.scala 695:66]
    else : @[riscvSingle.scala 697:17]
      infer mport _T_32 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 698:11]
      _T_32 <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 698:17]
      skip @[riscvSingle.scala 697:17]
    infer mport _T_34 = rf[io.regReadAddress1], clock @[riscvSingle.scala 701:26]
    io.regReadData1 <= _T_34 @[riscvSingle.scala 701:21]
    infer mport _T_35 = rf[io.regReadAddress2], clock @[riscvSingle.scala 702:26]
    io.regReadData2 <= _T_35 @[riscvSingle.scala 702:21]
    regfileMessage.regWriteData <= io.regWriteData @[riscvSingle.scala 704:33]
    regfileMessage.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 705:35]
    regfileMessage.regWriteAddress <= io.regWriteAddress @[riscvSingle.scala 706:36]
    regfileMessage.regReadData1 <= io.regReadData1 @[riscvSingle.scala 707:33]
    regfileMessage.regReadData2 <= io.regReadData2 @[riscvSingle.scala 708:33]
    regfileMessage.regReadAddress1 <= io.regReadAddress1 @[riscvSingle.scala 709:36]
    regfileMessage.regReadAddress2 <= io.regReadAddress2 @[riscvSingle.scala 710:36]
    node _T_36 = bits(reset, 0, 0) @[riscvSingle.scala 711:11]
    node _T_38 = eq(_T_36, UInt<1>("h00")) @[riscvSingle.scala 711:11]
    when _T_38 : @[riscvSingle.scala 711:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|regfile Module:\n|  regWriteEnable  : b%b\n|  regReadAddress1 : b%b\n|  regReadAddress2 : b%b\n|  regWriteAddress : b%b\n|  regWriteData    : 0x%x\n|  regReadData1    : 0x%x\n|  regReadData2    : 0x%x\n|___________________________\n", regfileMessage.regWriteEnable, regfileMessage.regReadAddress1, regfileMessage.regReadAddress2, regfileMessage.regWriteAddress, regfileMessage.regWriteData, regfileMessage.regReadData1, regfileMessage.regReadData2) @[riscvSingle.scala 711:11]
      skip @[riscvSingle.scala 711:11]
    node _T_39 = bits(reset, 0, 0) @[riscvSingle.scala 714:11]
    node _T_41 = eq(_T_39, UInt<1>("h00")) @[riscvSingle.scala 714:11]
    when _T_41 : @[riscvSingle.scala 714:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n") @[riscvSingle.scala 714:11]
      skip @[riscvSingle.scala 714:11]
    wire _T_43 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_45 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 717:21]
    _T_43 <= _T_45 @[riscvSingle.scala 717:16]
    node _T_46 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_48 = eq(_T_46, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_48 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(0) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_49 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_51 = eq(_T_49, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_51 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_43) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_53 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_55 = rf[UInt<1>("h01")], clock @[riscvSingle.scala 717:21]
    _T_53 <= _T_55 @[riscvSingle.scala 717:16]
    node _T_56 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_58 = eq(_T_56, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_58 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(1) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_59 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_61 = eq(_T_59, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_61 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_53) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_63 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_65 = rf[UInt<2>("h02")], clock @[riscvSingle.scala 717:21]
    _T_63 <= _T_65 @[riscvSingle.scala 717:16]
    node _T_66 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_68 = eq(_T_66, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_68 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(2) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_69 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_71 = eq(_T_69, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_71 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_63) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_73 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_75 = rf[UInt<2>("h03")], clock @[riscvSingle.scala 717:21]
    _T_73 <= _T_75 @[riscvSingle.scala 717:16]
    node _T_76 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_78 = eq(_T_76, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_78 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(3) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_79 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_81 = eq(_T_79, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_81 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_73) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_83 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_85 = rf[UInt<3>("h04")], clock @[riscvSingle.scala 717:21]
    _T_83 <= _T_85 @[riscvSingle.scala 717:16]
    node _T_86 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_88 = eq(_T_86, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_88 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(4) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_89 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_91 = eq(_T_89, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_91 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_83) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_93 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_95 = rf[UInt<3>("h05")], clock @[riscvSingle.scala 717:21]
    _T_93 <= _T_95 @[riscvSingle.scala 717:16]
    node _T_96 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_98 = eq(_T_96, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_98 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(5) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_99 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_101 = eq(_T_99, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_101 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_93) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_103 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_105 = rf[UInt<3>("h06")], clock @[riscvSingle.scala 717:21]
    _T_103 <= _T_105 @[riscvSingle.scala 717:16]
    node _T_106 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_108 = eq(_T_106, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_108 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(6) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_109 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_111 = eq(_T_109, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_111 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_103) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_113 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_115 = rf[UInt<3>("h07")], clock @[riscvSingle.scala 717:21]
    _T_113 <= _T_115 @[riscvSingle.scala 717:16]
    node _T_116 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_118 = eq(_T_116, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_118 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(7) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_119 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_121 = eq(_T_119, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_121 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_113) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_123 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_125 = rf[UInt<4>("h08")], clock @[riscvSingle.scala 717:21]
    _T_123 <= _T_125 @[riscvSingle.scala 717:16]
    node _T_126 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_128 = eq(_T_126, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_128 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(8) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_129 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_131 = eq(_T_129, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_131 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_123) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_133 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_135 = rf[UInt<4>("h09")], clock @[riscvSingle.scala 717:21]
    _T_133 <= _T_135 @[riscvSingle.scala 717:16]
    node _T_136 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_138 = eq(_T_136, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_138 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(9) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_139 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_141 = eq(_T_139, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_141 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_133) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_143 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_145 = rf[UInt<4>("h0a")], clock @[riscvSingle.scala 717:21]
    _T_143 <= _T_145 @[riscvSingle.scala 717:16]
    node _T_146 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_148 = eq(_T_146, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_148 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(10) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_149 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_151 = eq(_T_149, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_151 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_143) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_153 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_155 = rf[UInt<4>("h0b")], clock @[riscvSingle.scala 717:21]
    _T_153 <= _T_155 @[riscvSingle.scala 717:16]
    node _T_156 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_158 = eq(_T_156, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_158 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(11) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_159 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_161 = eq(_T_159, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_161 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_153) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_163 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_165 = rf[UInt<4>("h0c")], clock @[riscvSingle.scala 717:21]
    _T_163 <= _T_165 @[riscvSingle.scala 717:16]
    node _T_166 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_168 = eq(_T_166, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_168 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(12) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_169 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_171 = eq(_T_169, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_171 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_163) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_173 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_175 = rf[UInt<4>("h0d")], clock @[riscvSingle.scala 717:21]
    _T_173 <= _T_175 @[riscvSingle.scala 717:16]
    node _T_176 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_178 = eq(_T_176, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_178 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(13) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_179 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_181 = eq(_T_179, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_181 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_173) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_183 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_185 = rf[UInt<4>("h0e")], clock @[riscvSingle.scala 717:21]
    _T_183 <= _T_185 @[riscvSingle.scala 717:16]
    node _T_186 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_188 = eq(_T_186, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_188 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(14) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_189 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_191 = eq(_T_189, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_191 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_183) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_193 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_195 = rf[UInt<4>("h0f")], clock @[riscvSingle.scala 717:21]
    _T_193 <= _T_195 @[riscvSingle.scala 717:16]
    node _T_196 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_198 = eq(_T_196, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_198 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(15) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_199 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_201 = eq(_T_199, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_201 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_193) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_203 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_205 = rf[UInt<5>("h010")], clock @[riscvSingle.scala 717:21]
    _T_203 <= _T_205 @[riscvSingle.scala 717:16]
    node _T_206 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_208 = eq(_T_206, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_208 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(16) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_209 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_211 = eq(_T_209, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_211 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_203) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_213 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_215 = rf[UInt<5>("h011")], clock @[riscvSingle.scala 717:21]
    _T_213 <= _T_215 @[riscvSingle.scala 717:16]
    node _T_216 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_218 = eq(_T_216, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_218 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(17) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_219 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_221 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_213) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_223 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_225 = rf[UInt<5>("h012")], clock @[riscvSingle.scala 717:21]
    _T_223 <= _T_225 @[riscvSingle.scala 717:16]
    node _T_226 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_228 = eq(_T_226, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_228 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(18) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_229 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_231 = eq(_T_229, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_231 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_223) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_233 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_235 = rf[UInt<5>("h013")], clock @[riscvSingle.scala 717:21]
    _T_233 <= _T_235 @[riscvSingle.scala 717:16]
    node _T_236 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_238 = eq(_T_236, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_238 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(19) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_239 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_241 = eq(_T_239, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_241 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_233) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_243 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_245 = rf[UInt<5>("h014")], clock @[riscvSingle.scala 717:21]
    _T_243 <= _T_245 @[riscvSingle.scala 717:16]
    node _T_246 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_248 = eq(_T_246, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_248 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(20) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_249 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_251 = eq(_T_249, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_251 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_243) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_253 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_255 = rf[UInt<5>("h015")], clock @[riscvSingle.scala 717:21]
    _T_253 <= _T_255 @[riscvSingle.scala 717:16]
    node _T_256 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_258 = eq(_T_256, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_258 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(21) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_259 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_261 = eq(_T_259, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_261 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_253) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_263 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_265 = rf[UInt<5>("h016")], clock @[riscvSingle.scala 717:21]
    _T_263 <= _T_265 @[riscvSingle.scala 717:16]
    node _T_266 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_268 = eq(_T_266, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_268 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(22) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_269 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_271 = eq(_T_269, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_271 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_263) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_273 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_275 = rf[UInt<5>("h017")], clock @[riscvSingle.scala 717:21]
    _T_273 <= _T_275 @[riscvSingle.scala 717:16]
    node _T_276 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_278 = eq(_T_276, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_278 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(23) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_279 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_281 = eq(_T_279, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_281 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_273) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_283 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_285 = rf[UInt<5>("h018")], clock @[riscvSingle.scala 717:21]
    _T_283 <= _T_285 @[riscvSingle.scala 717:16]
    node _T_286 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_288 = eq(_T_286, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_288 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(24) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_289 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_291 = eq(_T_289, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_291 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_283) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_293 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_295 = rf[UInt<5>("h019")], clock @[riscvSingle.scala 717:21]
    _T_293 <= _T_295 @[riscvSingle.scala 717:16]
    node _T_296 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_298 = eq(_T_296, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_298 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(25) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_299 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_301 = eq(_T_299, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_301 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_293) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_303 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_305 = rf[UInt<5>("h01a")], clock @[riscvSingle.scala 717:21]
    _T_303 <= _T_305 @[riscvSingle.scala 717:16]
    node _T_306 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_308 = eq(_T_306, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_308 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(26) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_309 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_311 = eq(_T_309, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_311 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_303) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_313 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_315 = rf[UInt<5>("h01b")], clock @[riscvSingle.scala 717:21]
    _T_313 <= _T_315 @[riscvSingle.scala 717:16]
    node _T_316 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_318 = eq(_T_316, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_318 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(27) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_319 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_321 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_313) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_323 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_325 = rf[UInt<5>("h01c")], clock @[riscvSingle.scala 717:21]
    _T_323 <= _T_325 @[riscvSingle.scala 717:16]
    node _T_326 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_328 = eq(_T_326, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_328 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(28) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_329 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_331 = eq(_T_329, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_331 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_323) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_333 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_335 = rf[UInt<5>("h01d")], clock @[riscvSingle.scala 717:21]
    _T_333 <= _T_335 @[riscvSingle.scala 717:16]
    node _T_336 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_338 = eq(_T_336, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_338 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(29) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_339 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_341 = eq(_T_339, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_341 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_333) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_343 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_345 = rf[UInt<5>("h01e")], clock @[riscvSingle.scala 717:21]
    _T_343 <= _T_345 @[riscvSingle.scala 717:16]
    node _T_346 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_348 = eq(_T_346, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_348 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(30) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_349 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_351 = eq(_T_349, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_351 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_343) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    wire _T_353 : SInt<32> @[riscvSingle.scala 716:26]
    infer mport _T_355 = rf[UInt<5>("h01f")], clock @[riscvSingle.scala 717:21]
    _T_353 <= _T_355 @[riscvSingle.scala 717:16]
    node _T_356 = bits(reset, 0, 0) @[riscvSingle.scala 718:15]
    node _T_358 = eq(_T_356, UInt<1>("h00")) @[riscvSingle.scala 718:15]
    when _T_358 : @[riscvSingle.scala 718:15]
      printf(clock, UInt<1>(1), "| rf(31) = ") @[riscvSingle.scala 718:15]
      skip @[riscvSingle.scala 718:15]
    node _T_359 = bits(reset, 0, 0) @[riscvSingle.scala 719:15]
    node _T_361 = eq(_T_359, UInt<1>("h00")) @[riscvSingle.scala 719:15]
    when _T_361 : @[riscvSingle.scala 719:15]
      printf(clock, UInt<1>(1), "%d\n", _T_353) @[riscvSingle.scala 719:15]
      skip @[riscvSingle.scala 719:15]
    node _T_362 = bits(reset, 0, 0) @[riscvSingle.scala 721:11]
    node _T_364 = eq(_T_362, UInt<1>("h00")) @[riscvSingle.scala 721:11]
    when _T_364 : @[riscvSingle.scala 721:11]
      printf(clock, UInt<1>(1), "|___________________________\n") @[riscvSingle.scala 721:11]
      skip @[riscvSingle.scala 721:11]
    
  module fpuRegfile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip fpuRegWriteEnable : UInt<1>, flip fpuRegWriteAddress : UInt<5>, flip fpuRegWriteData : SInt<32>, flip fpuRegReadAddress1 : UInt<5>, flip fpuRegReadAddress2 : UInt<5>, fpuRegReadData1 : SInt<32>, fpuRegReadData2 : SInt<32>}
    
    cmem fpu_rf : SInt<32>[32] @[riscvSingle.scala 758:21]
    wire fpuRegfileMessage : {fpuRegWriteEnable : UInt<1>, fpuRegReadAddress1 : UInt<5>, fpuRegReadAddress2 : UInt<5>, fpuRegWriteAddress : UInt<5>, fpuRegWriteData : SInt<32>, fpuRegReadData1 : SInt<32>, fpuRegReadData2 : SInt<32>} @[riscvSingle.scala 759:33]
    infer mport _T_23 = fpu_rf[UInt<1>("h00")], clock @[riscvSingle.scala 761:11]
    _T_23 <= asSInt(UInt<31>("h03dcccccd")) @[riscvSingle.scala 761:17]
    node _T_25 = not(io.fpuRegWriteEnable) @[riscvSingle.scala 763:31]
    node _T_27 = eq(_T_25, UInt<1>("h00")) @[riscvSingle.scala 763:31]
    node _T_29 = eq(io.fpuRegWriteAddress, UInt<1>("h00")) @[riscvSingle.scala 763:63]
    node _T_31 = eq(_T_29, UInt<1>("h00")) @[riscvSingle.scala 763:39]
    node _T_32 = and(_T_27, _T_31) @[riscvSingle.scala 763:36]
    when _T_32 : @[riscvSingle.scala 763:72]
      infer mport _T_33 = fpu_rf[io.fpuRegWriteAddress], clock @[riscvSingle.scala 764:15]
      _T_33 <= io.fpuRegWriteData @[riscvSingle.scala 764:39]
      skip @[riscvSingle.scala 763:72]
    else : @[riscvSingle.scala 765:17]
      infer mport _T_35 = fpu_rf[UInt<1>("h00")], clock @[riscvSingle.scala 766:15]
      _T_35 <= asSInt(UInt<31>("h03dcccccd")) @[riscvSingle.scala 766:21]
      skip @[riscvSingle.scala 765:17]
    infer mport _T_37 = fpu_rf[io.fpuRegReadAddress1], clock @[riscvSingle.scala 769:33]
    io.fpuRegReadData1 <= _T_37 @[riscvSingle.scala 769:24]
    infer mport _T_38 = fpu_rf[io.fpuRegReadAddress2], clock @[riscvSingle.scala 770:33]
    io.fpuRegReadData2 <= _T_38 @[riscvSingle.scala 770:24]
    fpuRegfileMessage.fpuRegWriteData <= io.fpuRegWriteData @[riscvSingle.scala 772:39]
    fpuRegfileMessage.fpuRegWriteEnable <= io.fpuRegWriteEnable @[riscvSingle.scala 773:41]
    fpuRegfileMessage.fpuRegWriteAddress <= io.fpuRegWriteAddress @[riscvSingle.scala 774:42]
    fpuRegfileMessage.fpuRegReadData1 <= io.fpuRegReadData1 @[riscvSingle.scala 775:39]
    fpuRegfileMessage.fpuRegReadData2 <= io.fpuRegReadData2 @[riscvSingle.scala 776:39]
    fpuRegfileMessage.fpuRegReadAddress1 <= io.fpuRegReadAddress1 @[riscvSingle.scala 777:42]
    fpuRegfileMessage.fpuRegReadAddress2 <= io.fpuRegReadAddress2 @[riscvSingle.scala 778:42]
    node _T_39 = bits(reset, 0, 0) @[riscvSingle.scala 779:11]
    node _T_41 = eq(_T_39, UInt<1>("h00")) @[riscvSingle.scala 779:11]
    when _T_41 : @[riscvSingle.scala 779:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|fpuRegfile Module:\n|  fpuRegWriteEnable  : b%b\n|  fpuRegReadAddress1 : b%b\n|  fpuRegReadAddress2 : b%b\n|  fpuRegWriteAddress : b%b\n|  fpuRegWriteData    : 0x%x\n|  fpuRegReadData1    : 0x%x\n|  fpuRegReadData2    : 0x%x\n|___________________________\n", fpuRegfileMessage.fpuRegWriteEnable, fpuRegfileMessage.fpuRegReadAddress1, fpuRegfileMessage.fpuRegReadAddress2, fpuRegfileMessage.fpuRegWriteAddress, fpuRegfileMessage.fpuRegWriteData, fpuRegfileMessage.fpuRegReadData1, fpuRegfileMessage.fpuRegReadData2) @[riscvSingle.scala 779:11]
      skip @[riscvSingle.scala 779:11]
    node _T_42 = bits(reset, 0, 0) @[riscvSingle.scala 782:11]
    node _T_44 = eq(_T_42, UInt<1>("h00")) @[riscvSingle.scala 782:11]
    when _T_44 : @[riscvSingle.scala 782:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n") @[riscvSingle.scala 782:11]
      skip @[riscvSingle.scala 782:11]
    wire _T_46 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_48 = fpu_rf[UInt<1>("h00")], clock @[riscvSingle.scala 785:25]
    _T_46 <= _T_48 @[riscvSingle.scala 785:16]
    node _T_49 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_51 = eq(_T_49, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_51 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(0) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_52 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_54 = eq(_T_52, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_54 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_46) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_56 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_58 = fpu_rf[UInt<1>("h01")], clock @[riscvSingle.scala 785:25]
    _T_56 <= _T_58 @[riscvSingle.scala 785:16]
    node _T_59 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_61 = eq(_T_59, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_61 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(1) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_62 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_64 = eq(_T_62, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_64 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_56) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_66 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_68 = fpu_rf[UInt<2>("h02")], clock @[riscvSingle.scala 785:25]
    _T_66 <= _T_68 @[riscvSingle.scala 785:16]
    node _T_69 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_71 = eq(_T_69, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_71 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(2) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_72 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_74 = eq(_T_72, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_74 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_66) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_76 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_78 = fpu_rf[UInt<2>("h03")], clock @[riscvSingle.scala 785:25]
    _T_76 <= _T_78 @[riscvSingle.scala 785:16]
    node _T_79 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_81 = eq(_T_79, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_81 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(3) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_82 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_84 = eq(_T_82, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_84 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_76) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_86 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_88 = fpu_rf[UInt<3>("h04")], clock @[riscvSingle.scala 785:25]
    _T_86 <= _T_88 @[riscvSingle.scala 785:16]
    node _T_89 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_91 = eq(_T_89, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_91 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(4) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_92 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_94 = eq(_T_92, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_94 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_86) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_96 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_98 = fpu_rf[UInt<3>("h05")], clock @[riscvSingle.scala 785:25]
    _T_96 <= _T_98 @[riscvSingle.scala 785:16]
    node _T_99 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_101 = eq(_T_99, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_101 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(5) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_102 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_104 = eq(_T_102, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_104 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_96) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_106 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_108 = fpu_rf[UInt<3>("h06")], clock @[riscvSingle.scala 785:25]
    _T_106 <= _T_108 @[riscvSingle.scala 785:16]
    node _T_109 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_111 = eq(_T_109, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_111 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(6) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_112 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_114 = eq(_T_112, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_114 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_106) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_116 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_118 = fpu_rf[UInt<3>("h07")], clock @[riscvSingle.scala 785:25]
    _T_116 <= _T_118 @[riscvSingle.scala 785:16]
    node _T_119 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_121 = eq(_T_119, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_121 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(7) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_122 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_124 = eq(_T_122, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_124 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_116) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_126 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_128 = fpu_rf[UInt<4>("h08")], clock @[riscvSingle.scala 785:25]
    _T_126 <= _T_128 @[riscvSingle.scala 785:16]
    node _T_129 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_131 = eq(_T_129, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_131 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(8) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_132 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_134 = eq(_T_132, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_134 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_126) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_136 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_138 = fpu_rf[UInt<4>("h09")], clock @[riscvSingle.scala 785:25]
    _T_136 <= _T_138 @[riscvSingle.scala 785:16]
    node _T_139 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_141 = eq(_T_139, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_141 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(9) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_142 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_144 = eq(_T_142, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_144 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_136) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_146 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_148 = fpu_rf[UInt<4>("h0a")], clock @[riscvSingle.scala 785:25]
    _T_146 <= _T_148 @[riscvSingle.scala 785:16]
    node _T_149 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_151 = eq(_T_149, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_151 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(10) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_152 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_154 = eq(_T_152, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_154 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_146) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_156 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_158 = fpu_rf[UInt<4>("h0b")], clock @[riscvSingle.scala 785:25]
    _T_156 <= _T_158 @[riscvSingle.scala 785:16]
    node _T_159 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_161 = eq(_T_159, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_161 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(11) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_162 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_164 = eq(_T_162, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_164 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_156) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_166 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_168 = fpu_rf[UInt<4>("h0c")], clock @[riscvSingle.scala 785:25]
    _T_166 <= _T_168 @[riscvSingle.scala 785:16]
    node _T_169 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_171 = eq(_T_169, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_171 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(12) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_172 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_174 = eq(_T_172, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_174 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_166) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_176 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_178 = fpu_rf[UInt<4>("h0d")], clock @[riscvSingle.scala 785:25]
    _T_176 <= _T_178 @[riscvSingle.scala 785:16]
    node _T_179 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_181 = eq(_T_179, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_181 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(13) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_182 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_184 = eq(_T_182, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_184 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_176) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_186 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_188 = fpu_rf[UInt<4>("h0e")], clock @[riscvSingle.scala 785:25]
    _T_186 <= _T_188 @[riscvSingle.scala 785:16]
    node _T_189 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_191 = eq(_T_189, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_191 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(14) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_192 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_194 = eq(_T_192, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_194 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_186) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_196 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_198 = fpu_rf[UInt<4>("h0f")], clock @[riscvSingle.scala 785:25]
    _T_196 <= _T_198 @[riscvSingle.scala 785:16]
    node _T_199 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_201 = eq(_T_199, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_201 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(15) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_202 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_204 = eq(_T_202, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_204 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_196) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_206 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_208 = fpu_rf[UInt<5>("h010")], clock @[riscvSingle.scala 785:25]
    _T_206 <= _T_208 @[riscvSingle.scala 785:16]
    node _T_209 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_211 = eq(_T_209, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_211 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(16) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_212 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_214 = eq(_T_212, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_214 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_206) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_216 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_218 = fpu_rf[UInt<5>("h011")], clock @[riscvSingle.scala 785:25]
    _T_216 <= _T_218 @[riscvSingle.scala 785:16]
    node _T_219 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_221 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(17) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_222 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_224 = eq(_T_222, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_224 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_216) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_226 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_228 = fpu_rf[UInt<5>("h012")], clock @[riscvSingle.scala 785:25]
    _T_226 <= _T_228 @[riscvSingle.scala 785:16]
    node _T_229 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_231 = eq(_T_229, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_231 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(18) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_232 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_234 = eq(_T_232, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_234 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_226) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_236 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_238 = fpu_rf[UInt<5>("h013")], clock @[riscvSingle.scala 785:25]
    _T_236 <= _T_238 @[riscvSingle.scala 785:16]
    node _T_239 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_241 = eq(_T_239, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_241 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(19) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_242 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_244 = eq(_T_242, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_244 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_236) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_246 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_248 = fpu_rf[UInt<5>("h014")], clock @[riscvSingle.scala 785:25]
    _T_246 <= _T_248 @[riscvSingle.scala 785:16]
    node _T_249 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_251 = eq(_T_249, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_251 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(20) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_252 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_254 = eq(_T_252, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_254 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_246) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_256 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_258 = fpu_rf[UInt<5>("h015")], clock @[riscvSingle.scala 785:25]
    _T_256 <= _T_258 @[riscvSingle.scala 785:16]
    node _T_259 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_261 = eq(_T_259, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_261 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(21) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_262 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_264 = eq(_T_262, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_264 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_256) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_266 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_268 = fpu_rf[UInt<5>("h016")], clock @[riscvSingle.scala 785:25]
    _T_266 <= _T_268 @[riscvSingle.scala 785:16]
    node _T_269 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_271 = eq(_T_269, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_271 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(22) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_272 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_274 = eq(_T_272, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_274 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_266) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_276 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_278 = fpu_rf[UInt<5>("h017")], clock @[riscvSingle.scala 785:25]
    _T_276 <= _T_278 @[riscvSingle.scala 785:16]
    node _T_279 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_281 = eq(_T_279, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_281 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(23) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_282 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_284 = eq(_T_282, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_284 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_276) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_286 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_288 = fpu_rf[UInt<5>("h018")], clock @[riscvSingle.scala 785:25]
    _T_286 <= _T_288 @[riscvSingle.scala 785:16]
    node _T_289 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_291 = eq(_T_289, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_291 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(24) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_292 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_294 = eq(_T_292, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_294 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_286) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_296 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_298 = fpu_rf[UInt<5>("h019")], clock @[riscvSingle.scala 785:25]
    _T_296 <= _T_298 @[riscvSingle.scala 785:16]
    node _T_299 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_301 = eq(_T_299, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_301 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(25) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_302 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_304 = eq(_T_302, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_304 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_296) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_306 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_308 = fpu_rf[UInt<5>("h01a")], clock @[riscvSingle.scala 785:25]
    _T_306 <= _T_308 @[riscvSingle.scala 785:16]
    node _T_309 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_311 = eq(_T_309, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_311 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(26) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_312 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_314 = eq(_T_312, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_314 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_306) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_316 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_318 = fpu_rf[UInt<5>("h01b")], clock @[riscvSingle.scala 785:25]
    _T_316 <= _T_318 @[riscvSingle.scala 785:16]
    node _T_319 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_321 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(27) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_322 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_324 = eq(_T_322, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_324 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_316) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_326 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_328 = fpu_rf[UInt<5>("h01c")], clock @[riscvSingle.scala 785:25]
    _T_326 <= _T_328 @[riscvSingle.scala 785:16]
    node _T_329 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_331 = eq(_T_329, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_331 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(28) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_332 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_334 = eq(_T_332, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_334 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_326) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_336 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_338 = fpu_rf[UInt<5>("h01d")], clock @[riscvSingle.scala 785:25]
    _T_336 <= _T_338 @[riscvSingle.scala 785:16]
    node _T_339 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_341 = eq(_T_339, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_341 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(29) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_342 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_344 = eq(_T_342, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_344 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_336) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_346 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_348 = fpu_rf[UInt<5>("h01e")], clock @[riscvSingle.scala 785:25]
    _T_346 <= _T_348 @[riscvSingle.scala 785:16]
    node _T_349 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_351 = eq(_T_349, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_351 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(30) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_352 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_354 = eq(_T_352, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_354 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_346) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    wire _T_356 : SInt<32> @[riscvSingle.scala 784:26]
    infer mport _T_358 = fpu_rf[UInt<5>("h01f")], clock @[riscvSingle.scala 785:25]
    _T_356 <= _T_358 @[riscvSingle.scala 785:16]
    node _T_359 = bits(reset, 0, 0) @[riscvSingle.scala 786:15]
    node _T_361 = eq(_T_359, UInt<1>("h00")) @[riscvSingle.scala 786:15]
    when _T_361 : @[riscvSingle.scala 786:15]
      printf(clock, UInt<1>(1), "| fpu_rf(31) = ") @[riscvSingle.scala 786:15]
      skip @[riscvSingle.scala 786:15]
    node _T_362 = bits(reset, 0, 0) @[riscvSingle.scala 787:15]
    node _T_364 = eq(_T_362, UInt<1>("h00")) @[riscvSingle.scala 787:15]
    when _T_364 : @[riscvSingle.scala 787:15]
      printf(clock, UInt<1>(1), "%x\n", _T_356) @[riscvSingle.scala 787:15]
      skip @[riscvSingle.scala 787:15]
    node _T_365 = bits(reset, 0, 0) @[riscvSingle.scala 789:11]
    node _T_367 = eq(_T_365, UInt<1>("h00")) @[riscvSingle.scala 789:11]
    when _T_367 : @[riscvSingle.scala 789:11]
      printf(clock, UInt<1>(1), "|___________________________\n") @[riscvSingle.scala 789:11]
      skip @[riscvSingle.scala 789:11]
    
  module alu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<32>, flip b : SInt<32>, flip aluControl : UInt<4>, out : SInt<32>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>}
    
    wire aluMessage : {a : SInt<32>, b : SInt<32>, out : SInt<32>, aluControl : UInt<4>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>} @[riscvSingle.scala 827:26]
    node _T_21 = eq(io.aluControl, UInt<1>("h00")) @[riscvSingle.scala 829:25]
    when _T_21 : @[riscvSingle.scala 829:34]
      node _T_22 = and(io.a, io.b) @[riscvSingle.scala 830:24]
      node _T_23 = asSInt(_T_22) @[riscvSingle.scala 830:24]
      io.out <= _T_23 @[riscvSingle.scala 830:16]
      skip @[riscvSingle.scala 829:34]
    else : @[riscvSingle.scala 831:40]
      node _T_25 = eq(io.aluControl, UInt<1>("h01")) @[riscvSingle.scala 831:31]
      when _T_25 : @[riscvSingle.scala 831:40]
        node _T_26 = or(io.a, io.b) @[riscvSingle.scala 832:24]
        node _T_27 = asSInt(_T_26) @[riscvSingle.scala 832:24]
        io.out <= _T_27 @[riscvSingle.scala 832:16]
        skip @[riscvSingle.scala 831:40]
      else : @[riscvSingle.scala 833:40]
        node _T_29 = eq(io.aluControl, UInt<2>("h02")) @[riscvSingle.scala 833:31]
        when _T_29 : @[riscvSingle.scala 833:40]
          node _T_30 = add(io.a, io.b) @[riscvSingle.scala 834:24]
          node _T_31 = tail(_T_30, 1) @[riscvSingle.scala 834:24]
          node _T_32 = asSInt(_T_31) @[riscvSingle.scala 834:24]
          io.out <= _T_32 @[riscvSingle.scala 834:16]
          skip @[riscvSingle.scala 833:40]
        else : @[riscvSingle.scala 835:40]
          node _T_34 = eq(io.aluControl, UInt<2>("h03")) @[riscvSingle.scala 835:31]
          when _T_34 : @[riscvSingle.scala 835:40]
            node _T_35 = bits(io.b, 11, 0) @[riscvSingle.scala 836:31]
            node _T_36 = dshl(io.a, _T_35) @[riscvSingle.scala 836:24]
            io.out <= _T_36 @[riscvSingle.scala 836:16]
            skip @[riscvSingle.scala 835:40]
          else : @[riscvSingle.scala 837:40]
            node _T_38 = eq(io.aluControl, UInt<3>("h04")) @[riscvSingle.scala 837:31]
            when _T_38 : @[riscvSingle.scala 837:40]
              node _T_39 = bits(io.b, 11, 0) @[riscvSingle.scala 838:31]
              node _T_40 = dshr(io.a, _T_39) @[riscvSingle.scala 838:24]
              io.out <= _T_40 @[riscvSingle.scala 838:16]
              skip @[riscvSingle.scala 837:40]
            else : @[riscvSingle.scala 839:38]
              node _T_42 = eq(io.aluControl, UInt<3>("h05")) @[riscvSingle.scala 839:30]
              when _T_42 : @[riscvSingle.scala 839:38]
                node _T_43 = asUInt(io.a) @[riscvSingle.scala 840:19]
                node _T_44 = asUInt(io.b) @[riscvSingle.scala 840:33]
                node _T_45 = lt(_T_43, _T_44) @[riscvSingle.scala 840:26]
                when _T_45 : @[riscvSingle.scala 840:40]
                  io.out <= asSInt(UInt<2>("h01")) @[riscvSingle.scala 841:20]
                  skip @[riscvSingle.scala 840:40]
                else : @[riscvSingle.scala 842:20]
                  io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 843:20]
                  skip @[riscvSingle.scala 842:20]
                skip @[riscvSingle.scala 839:38]
              else : @[riscvSingle.scala 845:40]
                node _T_49 = eq(io.aluControl, UInt<3>("h06")) @[riscvSingle.scala 845:31]
                when _T_49 : @[riscvSingle.scala 845:40]
                  node _T_50 = xor(io.a, io.b) @[riscvSingle.scala 846:24]
                  node _T_51 = asSInt(_T_50) @[riscvSingle.scala 846:24]
                  io.out <= _T_51 @[riscvSingle.scala 846:16]
                  skip @[riscvSingle.scala 845:40]
                else : @[riscvSingle.scala 847:40]
                  node _T_53 = eq(io.aluControl, UInt<3>("h07")) @[riscvSingle.scala 847:31]
                  when _T_53 : @[riscvSingle.scala 847:40]
                    node _T_54 = bits(io.b, 11, 0) @[riscvSingle.scala 848:31]
                    node _T_55 = dshr(io.a, _T_54) @[riscvSingle.scala 848:24]
                    io.out <= _T_55 @[riscvSingle.scala 848:16]
                    skip @[riscvSingle.scala 847:40]
                  else : @[riscvSingle.scala 849:39]
                    node _T_57 = eq(io.aluControl, UInt<4>("h08")) @[riscvSingle.scala 849:30]
                    when _T_57 : @[riscvSingle.scala 849:39]
                      node _T_58 = mul(io.a, io.b) @[riscvSingle.scala 850:24]
                      io.out <= _T_58 @[riscvSingle.scala 850:16]
                      skip @[riscvSingle.scala 849:39]
                    else : @[riscvSingle.scala 851:39]
                      node _T_60 = eq(io.aluControl, UInt<4>("h09")) @[riscvSingle.scala 851:30]
                      when _T_60 : @[riscvSingle.scala 851:39]
                        node _T_61 = lt(io.a, io.b) @[riscvSingle.scala 852:19]
                        when _T_61 : @[riscvSingle.scala 852:26]
                          io.out <= asSInt(UInt<2>("h01")) @[riscvSingle.scala 853:20]
                          skip @[riscvSingle.scala 852:26]
                        else : @[riscvSingle.scala 854:20]
                          io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 855:20]
                          skip @[riscvSingle.scala 854:20]
                        skip @[riscvSingle.scala 851:39]
                      else : @[riscvSingle.scala 857:39]
                        node _T_65 = eq(io.aluControl, UInt<4>("h0a")) @[riscvSingle.scala 857:30]
                        when _T_65 : @[riscvSingle.scala 857:39]
                          node _T_66 = div(io.a, io.b) @[riscvSingle.scala 858:24]
                          io.out <= _T_66 @[riscvSingle.scala 858:16]
                          skip @[riscvSingle.scala 857:39]
                        else : @[riscvSingle.scala 859:39]
                          node _T_68 = eq(io.aluControl, UInt<4>("h0c")) @[riscvSingle.scala 859:30]
                          when _T_68 : @[riscvSingle.scala 859:39]
                            node _T_69 = sub(io.a, io.b) @[riscvSingle.scala 860:24]
                            node _T_70 = tail(_T_69, 1) @[riscvSingle.scala 860:24]
                            node _T_71 = asSInt(_T_70) @[riscvSingle.scala 860:24]
                            io.out <= _T_71 @[riscvSingle.scala 860:16]
                            skip @[riscvSingle.scala 859:39]
                          else : @[riscvSingle.scala 861:17]
                            io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 862:16]
                            skip @[riscvSingle.scala 861:17]
    node _T_73 = add(io.a, io.b) @[riscvSingle.scala 866:29]
    node _T_74 = tail(_T_73, 1) @[riscvSingle.scala 866:29]
    node _T_75 = asSInt(_T_74) @[riscvSingle.scala 866:29]
    node _T_77 = eq(_T_75, asSInt(UInt<1>("h00"))) @[riscvSingle.scala 866:36]
    node _T_80 = mux(_T_77, UInt<1>("h01"), UInt<1>("h00")) @[riscvSingle.scala 866:23]
    io.zeroFlag <= _T_80 @[riscvSingle.scala 866:17]
    node _T_81 = lt(io.a, io.b) @[riscvSingle.scala 867:30]
    io.lessThanFlag <= _T_81 @[riscvSingle.scala 867:21]
    node _T_82 = gt(io.a, io.b) @[riscvSingle.scala 868:33]
    io.greaterThanFlag <= _T_82 @[riscvSingle.scala 868:24]
    aluMessage.a <= io.a @[riscvSingle.scala 870:18]
    aluMessage.b <= io.b @[riscvSingle.scala 871:18]
    aluMessage.out <= io.out @[riscvSingle.scala 872:20]
    aluMessage.aluControl <= io.aluControl @[riscvSingle.scala 873:27]
    aluMessage.zeroFlag <= io.zeroFlag @[riscvSingle.scala 874:25]
    aluMessage.lessThanFlag <= io.lessThanFlag @[riscvSingle.scala 875:29]
    aluMessage.greaterThanFlag <= io.greaterThanFlag @[riscvSingle.scala 876:32]
    node _T_83 = bits(reset, 0, 0) @[riscvSingle.scala 877:11]
    node _T_85 = eq(_T_83, UInt<1>("h00")) @[riscvSingle.scala 877:11]
    when _T_85 : @[riscvSingle.scala 877:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|alu Module:\n|  a               : 0x%x\n|  b               : 0x%x\n|  out             : 0x%x\n|  aluControl      : b%b\n|  zeroFlag        : b%b\n|  lessThanFlag    : b%b\n|  greaterThanFlag : b%b\n|___________________________\n", aluMessage.a, aluMessage.b, aluMessage.out, aluMessage.aluControl, aluMessage.zeroFlag, aluMessage.lessThanFlag, aluMessage.greaterThanFlag) @[riscvSingle.scala 877:11]
      skip @[riscvSingle.scala 877:11]
    
  module fpu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<32>, flip b : SInt<32>, flip fpuControl : UInt<2>, s : UInt<32>}
    
    wire mant_a : UInt<24> @[riscvSingle.scala 937:22]
    wire mant_b : UInt<24> @[riscvSingle.scala 938:22]
    wire exp_a : UInt<8> @[riscvSingle.scala 939:21]
    wire exp_b : UInt<8> @[riscvSingle.scala 940:21]
    wire exponent : UInt<8> @[riscvSingle.scala 941:24]
    wire fract : UInt<23> @[riscvSingle.scala 942:21]
    wire shmant : UInt<25> @[riscvSingle.scala 943:22]
    wire shamt : UInt<8> @[riscvSingle.scala 944:21]
    wire shiftedval : UInt<25> @[riscvSingle.scala 945:26]
    wire addval : UInt<25> @[riscvSingle.scala 946:22]
    wire ovf : UInt<1> @[riscvSingle.scala 947:19]
    wire exp_pre : UInt<8> @[riscvSingle.scala 948:23]
    wire addresult : UInt<25> @[riscvSingle.scala 949:25]
    wire result : UInt<48> @[riscvSingle.scala 950:22]
    wire fpuMessage : {a : SInt<32>, b : SInt<32>, mant_a : UInt<24>, mant_b : UInt<24>, exp_a : UInt<8>, exp_b : UInt<8>, aminusb : UInt<8>, bminusa : UInt<8>, alessb : UInt<1>, shmant : UInt<24>, shamt : UInt<8>, shiftedval : UInt<24>, addval : UInt<24>, ovf : UInt<1>, exp_pre : UInt<8>, exponent : UInt<8>, result : UInt<48>, addresult : UInt<25>, fract : UInt<23>, s : UInt<32>} @[riscvSingle.scala 951:26]
    node _T_28 = bits(io.a, 30, 23) @[riscvSingle.scala 954:18]
    exp_a <= _T_28 @[riscvSingle.scala 954:11]
    node _T_30 = bits(io.a, 22, 0) @[riscvSingle.scala 955:28]
    node _T_31 = cat(UInt<1>("h01"), _T_30) @[Cat.scala 30:58]
    mant_a <= _T_31 @[riscvSingle.scala 955:12]
    node _T_32 = bits(io.b, 30, 23) @[riscvSingle.scala 956:18]
    exp_b <= _T_32 @[riscvSingle.scala 956:11]
    node _T_34 = bits(io.b, 22, 0) @[riscvSingle.scala 957:28]
    node _T_35 = cat(UInt<1>("h01"), _T_34) @[Cat.scala 30:58]
    mant_b <= _T_35 @[riscvSingle.scala 957:12]
    node _T_36 = mul(mant_a, mant_b) @[riscvSingle.scala 961:22]
    result <= _T_36 @[riscvSingle.scala 961:12]
    node _T_37 = sub(exp_a, exp_b) @[riscvSingle.scala 964:25]
    node _T_38 = asUInt(_T_37) @[riscvSingle.scala 964:25]
    node aminusb = tail(_T_38, 1) @[riscvSingle.scala 964:25]
    node _T_39 = sub(exp_b, exp_a) @[riscvSingle.scala 965:25]
    node _T_40 = asUInt(_T_39) @[riscvSingle.scala 965:25]
    node bminusa = tail(_T_40, 1) @[riscvSingle.scala 965:25]
    wire alessb : UInt<1> @[riscvSingle.scala 966:22]
    node _T_42 = bits(aminusb, 7, 7) @[riscvSingle.scala 968:17]
    node _T_44 = eq(_T_42, UInt<1>("h01")) @[riscvSingle.scala 968:21]
    when _T_44 : @[riscvSingle.scala 968:30]
      alessb <= UInt<1>("h01") @[riscvSingle.scala 969:16]
      skip @[riscvSingle.scala 968:30]
    else : @[riscvSingle.scala 970:17]
      alessb <= UInt<1>("h00") @[riscvSingle.scala 971:16]
      skip @[riscvSingle.scala 970:17]
    node _T_47 = not(alessb) @[riscvSingle.scala 974:27]
    node _T_49 = eq(_T_47, UInt<1>("h00")) @[riscvSingle.scala 974:27]
    node _T_50 = mux(_T_49, exp_b, exp_a) @[riscvSingle.scala 974:19]
    exp_pre <= _T_50 @[riscvSingle.scala 974:13]
    node _T_51 = not(alessb) @[riscvSingle.scala 975:25]
    node _T_53 = eq(_T_51, UInt<1>("h00")) @[riscvSingle.scala 975:25]
    node _T_54 = mux(_T_53, bminusa, aminusb) @[riscvSingle.scala 975:17]
    shamt <= _T_54 @[riscvSingle.scala 975:11]
    node _T_55 = not(alessb) @[riscvSingle.scala 980:30]
    node _T_57 = eq(_T_55, UInt<1>("h00")) @[riscvSingle.scala 980:30]
    node _T_58 = dshr(mant_a, shamt) @[riscvSingle.scala 980:44]
    node _T_59 = dshr(mant_b, shamt) @[riscvSingle.scala 980:63]
    node _T_60 = mux(_T_57, _T_58, _T_59) @[riscvSingle.scala 980:22]
    shiftedval <= _T_60 @[riscvSingle.scala 980:16]
    node _T_61 = bits(shamt, 7, 7) @[riscvSingle.scala 981:18]
    node _T_62 = bits(shamt, 6, 6) @[riscvSingle.scala 981:29]
    node _T_63 = or(_T_61, _T_62) @[riscvSingle.scala 981:22]
    node _T_64 = bits(shamt, 5, 5) @[riscvSingle.scala 981:40]
    node _T_65 = or(_T_63, _T_64) @[riscvSingle.scala 981:33]
    node _T_66 = bits(shamt, 4, 4) @[riscvSingle.scala 981:52]
    node _T_67 = bits(shamt, 3, 3) @[riscvSingle.scala 981:63]
    node _T_68 = and(_T_66, _T_67) @[riscvSingle.scala 981:56]
    node _T_69 = or(_T_65, _T_68) @[riscvSingle.scala 981:44]
    ovf <= _T_69 @[riscvSingle.scala 981:9]
    node _T_70 = not(ovf) @[riscvSingle.scala 982:23]
    node _T_72 = eq(_T_70, UInt<1>("h00")) @[riscvSingle.scala 982:23]
    node _T_74 = mux(_T_72, UInt<1>("h00"), shiftedval) @[riscvSingle.scala 982:18]
    shmant <= _T_74 @[riscvSingle.scala 982:12]
    node _T_75 = not(alessb) @[riscvSingle.scala 986:26]
    node _T_77 = eq(_T_75, UInt<1>("h00")) @[riscvSingle.scala 986:26]
    node _T_78 = mux(_T_77, mant_b, mant_a) @[riscvSingle.scala 986:18]
    addval <= _T_78 @[riscvSingle.scala 986:12]
    node _T_79 = add(shmant, addval) @[riscvSingle.scala 987:25]
    node _T_80 = tail(_T_79, 1) @[riscvSingle.scala 987:25]
    addresult <= _T_80 @[riscvSingle.scala 987:15]
    node _T_82 = eq(io.fpuControl, UInt<1>("h00")) @[riscvSingle.scala 989:24]
    node _T_84 = eq(io.fpuControl, UInt<1>("h01")) @[riscvSingle.scala 989:48]
    node _T_85 = or(_T_82, _T_84) @[riscvSingle.scala 989:32]
    when _T_85 : @[riscvSingle.scala 989:56]
      node _T_86 = bits(addresult, 24, 24) @[riscvSingle.scala 990:31]
      node _T_87 = not(_T_86) @[riscvSingle.scala 990:36]
      node _T_89 = eq(_T_87, UInt<1>("h00")) @[riscvSingle.scala 990:36]
      node _T_90 = bits(addresult, 23, 1) @[riscvSingle.scala 990:51]
      node _T_91 = bits(addresult, 22, 0) @[riscvSingle.scala 990:69]
      node _T_92 = mux(_T_89, _T_90, _T_91) @[riscvSingle.scala 990:21]
      fract <= _T_92 @[riscvSingle.scala 990:15]
      node _T_93 = bits(addresult, 24, 24) @[riscvSingle.scala 991:34]
      node _T_94 = not(_T_93) @[riscvSingle.scala 991:39]
      node _T_96 = eq(_T_94, UInt<1>("h00")) @[riscvSingle.scala 991:39]
      node _T_98 = add(exp_pre, UInt<1>("h01")) @[riscvSingle.scala 991:54]
      node _T_99 = tail(_T_98, 1) @[riscvSingle.scala 991:54]
      node _T_100 = mux(_T_96, _T_99, exp_pre) @[riscvSingle.scala 991:24]
      exponent <= _T_100 @[riscvSingle.scala 991:18]
      skip @[riscvSingle.scala 989:56]
    else : @[riscvSingle.scala 992:63]
      node _T_102 = eq(io.fpuControl, UInt<2>("h02")) @[riscvSingle.scala 992:31]
      node _T_104 = eq(io.fpuControl, UInt<2>("h03")) @[riscvSingle.scala 992:55]
      node _T_105 = or(_T_102, _T_104) @[riscvSingle.scala 992:39]
      when _T_105 : @[riscvSingle.scala 992:63]
        node _T_106 = bits(result, 47, 47) @[riscvSingle.scala 993:28]
        node _T_107 = not(_T_106) @[riscvSingle.scala 993:33]
        node _T_109 = eq(_T_107, UInt<1>("h00")) @[riscvSingle.scala 993:33]
        node _T_110 = bits(result, 46, 24) @[riscvSingle.scala 993:45]
        node _T_111 = bits(result, 45, 23) @[riscvSingle.scala 993:60]
        node _T_112 = mux(_T_109, _T_110, _T_111) @[riscvSingle.scala 993:21]
        fract <= _T_112 @[riscvSingle.scala 993:15]
        node _T_113 = bits(result, 47, 47) @[riscvSingle.scala 994:31]
        node _T_114 = not(_T_113) @[riscvSingle.scala 994:36]
        node _T_116 = eq(_T_114, UInt<1>("h00")) @[riscvSingle.scala 994:36]
        node _T_117 = add(exp_a, exp_b) @[riscvSingle.scala 994:50]
        node _T_118 = tail(_T_117, 1) @[riscvSingle.scala 994:50]
        node _T_120 = sub(_T_118, UInt<7>("h07e")) @[riscvSingle.scala 994:59]
        node _T_121 = asUInt(_T_120) @[riscvSingle.scala 994:59]
        node _T_122 = tail(_T_121, 1) @[riscvSingle.scala 994:59]
        node _T_123 = add(exp_a, exp_b) @[riscvSingle.scala 994:77]
        node _T_124 = tail(_T_123, 1) @[riscvSingle.scala 994:77]
        node _T_126 = sub(_T_124, UInt<7>("h07f")) @[riscvSingle.scala 994:86]
        node _T_127 = asUInt(_T_126) @[riscvSingle.scala 994:86]
        node _T_128 = tail(_T_127, 1) @[riscvSingle.scala 994:86]
        node _T_129 = mux(_T_116, _T_122, _T_128) @[riscvSingle.scala 994:24]
        exponent <= _T_129 @[riscvSingle.scala 994:18]
        skip @[riscvSingle.scala 992:63]
      else : @[riscvSingle.scala 995:16]
        fract <= UInt<1>("h00") @[riscvSingle.scala 996:15]
        exponent <= UInt<1>("h00") @[riscvSingle.scala 997:18]
        skip @[riscvSingle.scala 995:16]
    node _T_133 = cat(UInt<1>("h00"), exponent) @[Cat.scala 30:58]
    node _T_134 = cat(_T_133, fract) @[Cat.scala 30:58]
    io.s <= _T_134 @[riscvSingle.scala 1002:10]
    fpuMessage.a <= io.a @[riscvSingle.scala 1004:18]
    fpuMessage.b <= io.b @[riscvSingle.scala 1005:18]
    fpuMessage.mant_a <= mant_a @[riscvSingle.scala 1006:23]
    fpuMessage.mant_b <= mant_b @[riscvSingle.scala 1007:23]
    fpuMessage.exp_a <= exp_a @[riscvSingle.scala 1008:22]
    fpuMessage.exp_b <= exp_b @[riscvSingle.scala 1009:22]
    fpuMessage.aminusb <= aminusb @[riscvSingle.scala 1010:24]
    fpuMessage.bminusa <= bminusa @[riscvSingle.scala 1011:24]
    fpuMessage.alessb <= alessb @[riscvSingle.scala 1012:23]
    fpuMessage.shmant <= shmant @[riscvSingle.scala 1013:23]
    fpuMessage.shamt <= shamt @[riscvSingle.scala 1014:22]
    fpuMessage.shiftedval <= shiftedval @[riscvSingle.scala 1015:27]
    fpuMessage.addval <= addval @[riscvSingle.scala 1016:23]
    fpuMessage.ovf <= ovf @[riscvSingle.scala 1017:20]
    fpuMessage.exp_pre <= exp_pre @[riscvSingle.scala 1018:24]
    fpuMessage.exponent <= exponent @[riscvSingle.scala 1019:25]
    fpuMessage.addresult <= addresult @[riscvSingle.scala 1020:26]
    fpuMessage.result <= result @[riscvSingle.scala 1021:23]
    fpuMessage.fract <= fract @[riscvSingle.scala 1022:22]
    fpuMessage.s <= io.s @[riscvSingle.scala 1023:18]
    node _T_135 = bits(reset, 0, 0) @[riscvSingle.scala 1024:11]
    node _T_137 = eq(_T_135, UInt<1>("h00")) @[riscvSingle.scala 1024:11]
    when _T_137 : @[riscvSingle.scala 1024:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|fpadd Module:\n|  a          : 0x%x\n|  b          : 0x%x\n|  mant_a     : b%b\n|  mant_b     : b%b\n|  exp_a      : b%b\n|  exp_b      : b%b\n|  aminusb    : b%b\n|  bminusa    : b%b\n|  alessb     : b%b\n|  exp_pre    : b%b\n|  shamt      : b%b\n|  shiftedval : b%b\n|  ovf        : b%b\n|  shmant     : 0x%x\n|  addval     : 0x%x\n|  addresult  : 0x%x\n|  result     : 0x%x\n|  exponent   : b%b\n|  fract      : b%b\n|  s          : 0x%x\n|___________________________\n", fpuMessage.a, fpuMessage.b, fpuMessage.mant_a, fpuMessage.mant_b, fpuMessage.exp_a, fpuMessage.exp_b, fpuMessage.shmant, fpuMessage.shamt, fpuMessage.alessb, fpuMessage.exp_pre, fpuMessage.shamt, fpuMessage.shiftedval, fpuMessage.ovf, fpuMessage.shmant, fpuMessage.addval, fpuMessage.addresult, fpuMessage.result, fpuMessage.exponent, fpuMessage.fract, fpuMessage.s) @[riscvSingle.scala 1024:11]
      skip @[riscvSingle.scala 1024:11]
    
  module extend : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : SInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : SInt<32>} @[riscvSingle.scala 152:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 154:20]
    when _T_15 : @[riscvSingle.scala 154:28]
      node _T_16 = asSInt(io.instr12) @[riscvSingle.scala 155:33]
      io.extImm <= _T_16 @[riscvSingle.scala 155:19]
      skip @[riscvSingle.scala 154:28]
    else : @[riscvSingle.scala 156:34]
      node _T_18 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 156:26]
      when _T_18 : @[riscvSingle.scala 156:34]
        node _T_20 = cat(io.instr12, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_21 = asSInt(_T_20) @[riscvSingle.scala 157:50]
        io.extImm <= _T_21 @[riscvSingle.scala 157:19]
        skip @[riscvSingle.scala 156:34]
      else : @[riscvSingle.scala 158:34]
        node _T_23 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 158:26]
        when _T_23 : @[riscvSingle.scala 158:34]
          node _T_25 = cat(io.instr20, UInt<1>("h00")) @[Cat.scala 30:58]
          node _T_26 = asSInt(_T_25) @[riscvSingle.scala 159:50]
          io.extImm <= _T_26 @[riscvSingle.scala 159:19]
          skip @[riscvSingle.scala 158:34]
        else : @[riscvSingle.scala 160:17]
          io.extImm <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 161:19]
          skip @[riscvSingle.scala 160:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 163:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 164:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 165:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 166:26]
    node _T_28 = bits(reset, 0, 0) @[riscvSingle.scala 167:11]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 167:11]
    when _T_30 : @[riscvSingle.scala 167:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 167:11]
      skip @[riscvSingle.scala 167:11]
    
  module extend_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : SInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : SInt<32>} @[riscvSingle.scala 152:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 154:20]
    when _T_15 : @[riscvSingle.scala 154:28]
      node _T_16 = asSInt(io.instr12) @[riscvSingle.scala 155:33]
      io.extImm <= _T_16 @[riscvSingle.scala 155:19]
      skip @[riscvSingle.scala 154:28]
    else : @[riscvSingle.scala 156:34]
      node _T_18 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 156:26]
      when _T_18 : @[riscvSingle.scala 156:34]
        node _T_20 = cat(io.instr12, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_21 = asSInt(_T_20) @[riscvSingle.scala 157:50]
        io.extImm <= _T_21 @[riscvSingle.scala 157:19]
        skip @[riscvSingle.scala 156:34]
      else : @[riscvSingle.scala 158:34]
        node _T_23 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 158:26]
        when _T_23 : @[riscvSingle.scala 158:34]
          node _T_25 = cat(io.instr20, UInt<1>("h00")) @[Cat.scala 30:58]
          node _T_26 = asSInt(_T_25) @[riscvSingle.scala 159:50]
          io.extImm <= _T_26 @[riscvSingle.scala 159:19]
          skip @[riscvSingle.scala 158:34]
        else : @[riscvSingle.scala 160:17]
          io.extImm <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 161:19]
          skip @[riscvSingle.scala 160:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 163:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 164:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 165:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 166:26]
    node _T_28 = bits(reset, 0, 0) @[riscvSingle.scala 167:11]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 167:11]
    when _T_30 : @[riscvSingle.scala 167:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 167:11]
      skip @[riscvSingle.scala 167:11]
    
  module datapath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regSrc : UInt<3>, flip regWriteEnable : UInt<1>, flip fpuRegWriteEnable : UInt<1>, flip immSrc : UInt<2>, flip aluSrc : UInt<1>, flip pcSrc : UInt<1>, flip aluControl : UInt<4>, flip fpuControl : UInt<2>, flip memToReg : UInt<1>, flip instr : UInt<32>, flip memReadData : SInt<32>, flip branchSrc : UInt<2>, pc : UInt<32>, memAddress : UInt<32>, memWriteData : SInt<32>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>}
    
    wire datapathMessage : {instr : UInt<32>, memToReg : UInt<1>, memReadData : SInt<32>, memImm : SInt<32>, aluOut : SInt<32>, pcNext : UInt<32>, branchExtImm : SInt<32>, extImm : SInt<32>, regReadData2 : SInt<32>, regWriteData : SInt<32>, memAddress : UInt<32>, auiImm : SInt<32>, pcBranch : SInt<32>, pcRegBranch : UInt<32>, pcPlus4 : UInt<32>, branchSrc : UInt<2>, regSrc : UInt<2>, memWriteData : SInt<32>} @[riscvSingle.scala 549:31]
    inst rf of regfile @[riscvSingle.scala 550:20]
    rf.clock <= clock
    rf.reset <= reset
    inst fpurf of fpuRegfile @[riscvSingle.scala 551:23]
    fpurf.clock <= clock
    fpurf.reset <= reset
    inst alu of alu @[riscvSingle.scala 552:21]
    alu.clock <= clock
    alu.reset <= reset
    inst fpu of fpu @[riscvSingle.scala 553:21]
    fpu.clock <= clock
    fpu.reset <= reset
    inst ext1 of extend @[riscvSingle.scala 554:22]
    ext1.clock <= clock
    ext1.reset <= reset
    inst ext2 of extend_1 @[riscvSingle.scala 555:22]
    ext2.clock <= clock
    ext2.reset <= reset
    wire branchImm : UInt<12> @[riscvSingle.scala 556:25]
    wire jumpImm : UInt<12> @[riscvSingle.scala 557:23]
    wire auiImm : SInt<32> @[riscvSingle.scala 558:22]
    wire memImm : SInt<32> @[riscvSingle.scala 559:22]
    wire branchExtImm : SInt<32> @[riscvSingle.scala 560:28]
    wire extImm : SInt<32> @[riscvSingle.scala 561:22]
    wire pcRegBranch : UInt<32> @[riscvSingle.scala 562:27]
    wire regWriteData : SInt<32> @[riscvSingle.scala 563:28]
    wire regReadAddress1 : UInt<5> @[riscvSingle.scala 564:31]
    wire regReadAddress2 : UInt<5> @[riscvSingle.scala 565:31]
    node _T_52 = bits(io.instr, 31, 31) @[riscvSingle.scala 568:30]
    node _T_53 = bits(io.instr, 7, 7) @[riscvSingle.scala 568:44]
    node _T_54 = bits(io.instr, 30, 25) @[riscvSingle.scala 568:57]
    node _T_55 = bits(io.instr, 11, 8) @[riscvSingle.scala 568:74]
    node _T_56 = cat(_T_54, _T_55) @[Cat.scala 30:58]
    node _T_57 = cat(_T_52, _T_53) @[Cat.scala 30:58]
    node _T_58 = cat(_T_57, _T_56) @[Cat.scala 30:58]
    branchImm <= _T_58 @[riscvSingle.scala 568:15]
    node _T_59 = bits(io.instr, 31, 31) @[riscvSingle.scala 569:28]
    node _T_60 = bits(io.instr, 19, 12) @[riscvSingle.scala 569:42]
    node _T_61 = bits(io.instr, 20, 20) @[riscvSingle.scala 569:59]
    node _T_62 = bits(io.instr, 30, 21) @[riscvSingle.scala 569:73]
    node _T_63 = cat(_T_61, _T_62) @[Cat.scala 30:58]
    node _T_64 = cat(_T_59, _T_60) @[Cat.scala 30:58]
    node _T_65 = cat(_T_64, _T_63) @[Cat.scala 30:58]
    jumpImm <= _T_65 @[riscvSingle.scala 569:13]
    node _T_66 = bits(io.instr, 31, 12) @[riscvSingle.scala 570:28]
    node _T_68 = cat(_T_66, UInt<12>("h00")) @[Cat.scala 30:58]
    node _T_69 = asSInt(_T_68) @[riscvSingle.scala 570:49]
    auiImm <= _T_69 @[riscvSingle.scala 570:12]
    ext1.io.instr12 <= branchImm @[riscvSingle.scala 571:21]
    ext1.io.instr20 <= jumpImm @[riscvSingle.scala 572:21]
    ext1.io.immSrc <= io.immSrc @[riscvSingle.scala 573:20]
    node _T_70 = bits(io.instr, 31, 20) @[riscvSingle.scala 574:32]
    ext2.io.instr12 <= _T_70 @[riscvSingle.scala 574:21]
    ext2.io.instr20 <= jumpImm @[riscvSingle.scala 575:21]
    ext2.io.immSrc <= io.immSrc @[riscvSingle.scala 576:20]
    branchExtImm <= ext1.io.extImm @[riscvSingle.scala 577:18]
    node _T_71 = not(io.pcSrc) @[riscvSingle.scala 578:28]
    node _T_73 = eq(_T_71, UInt<1>("h00")) @[riscvSingle.scala 578:28]
    node _T_74 = mux(_T_73, auiImm, ext2.io.extImm) @[riscvSingle.scala 578:18]
    extImm <= _T_74 @[riscvSingle.scala 578:12]
    reg pcReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[riscvSingle.scala 582:25]
    wire pcNext : UInt<32> @[riscvSingle.scala 583:22]
    wire pcBranch : SInt<32> @[riscvSingle.scala 584:24]
    wire pcPlus8 : UInt<32> @[riscvSingle.scala 585:23]
    wire pcPlus4 : UInt<32> @[riscvSingle.scala 586:23]
    node _T_82 = add(pcReg, UInt<3>("h04")) @[riscvSingle.scala 587:22]
    node _T_83 = tail(_T_82, 1) @[riscvSingle.scala 587:22]
    pcPlus4 <= _T_83 @[riscvSingle.scala 587:13]
    node _T_85 = add(pcPlus4, UInt<3>("h04")) @[riscvSingle.scala 588:24]
    node _T_86 = tail(_T_85, 1) @[riscvSingle.scala 588:24]
    pcPlus8 <= _T_86 @[riscvSingle.scala 588:13]
    node _T_87 = asSInt(pcPlus4) @[riscvSingle.scala 589:40]
    node _T_88 = add(branchExtImm, _T_87) @[riscvSingle.scala 589:30]
    node _T_89 = tail(_T_88, 1) @[riscvSingle.scala 589:30]
    node _T_90 = asSInt(_T_89) @[riscvSingle.scala 589:30]
    pcBranch <= _T_90 @[riscvSingle.scala 589:14]
    node _T_91 = asUInt(alu.io.out) @[riscvSingle.scala 590:31]
    node _T_93 = and(_T_91, UInt<32>("h0fffffffe")) @[riscvSingle.scala 590:38]
    pcRegBranch <= _T_93 @[riscvSingle.scala 590:17]
    node _T_94 = bits(io.branchSrc, 1, 1) @[riscvSingle.scala 591:31]
    node _T_95 = not(_T_94) @[riscvSingle.scala 591:35]
    node _T_97 = eq(_T_95, UInt<1>("h00")) @[riscvSingle.scala 591:35]
    node _T_98 = bits(io.branchSrc, 0, 0) @[riscvSingle.scala 591:70]
    node _T_99 = not(_T_98) @[riscvSingle.scala 591:74]
    node _T_101 = eq(_T_99, UInt<1>("h00")) @[riscvSingle.scala 591:74]
    node _T_102 = asUInt(pcBranch) @[riscvSingle.scala 591:89]
    node _T_103 = mux(_T_101, _T_102, pcPlus4) @[riscvSingle.scala 591:57]
    node _T_104 = mux(_T_97, pcRegBranch, _T_103) @[riscvSingle.scala 591:18]
    pcNext <= _T_104 @[riscvSingle.scala 591:12]
    pcReg <= pcNext @[riscvSingle.scala 592:11]
    io.pc <= pcReg @[riscvSingle.scala 593:11]
    node _T_105 = bits(io.instr, 31, 25) @[riscvSingle.scala 597:28]
    node _T_106 = bits(io.instr, 11, 7) @[riscvSingle.scala 597:45]
    node _T_107 = cat(_T_105, _T_106) @[Cat.scala 30:58]
    node _T_108 = asSInt(_T_107) @[riscvSingle.scala 597:54]
    memImm <= _T_108 @[riscvSingle.scala 597:12]
    node _T_109 = not(io.memToReg) @[riscvSingle.scala 600:40]
    node _T_111 = eq(_T_109, UInt<1>("h00")) @[riscvSingle.scala 600:40]
    node _T_112 = mux(_T_111, extImm, memImm) @[riscvSingle.scala 600:27]
    node _T_113 = add(_T_112, rf.io.regReadData1) @[riscvSingle.scala 600:70]
    node _T_114 = tail(_T_113, 1) @[riscvSingle.scala 600:70]
    node _T_115 = asSInt(_T_114) @[riscvSingle.scala 600:70]
    node _T_116 = asUInt(_T_115) @[riscvSingle.scala 600:92]
    io.memAddress <= _T_116 @[riscvSingle.scala 600:19]
    node _T_117 = bits(io.regSrc, 0, 0) @[riscvSingle.scala 603:37]
    node _T_118 = not(_T_117) @[riscvSingle.scala 603:41]
    node _T_120 = eq(_T_118, UInt<1>("h00")) @[riscvSingle.scala 603:41]
    node _T_122 = bits(io.instr, 19, 15) @[riscvSingle.scala 603:67]
    node _T_123 = mux(_T_120, UInt<5>("h01f"), _T_122) @[riscvSingle.scala 603:27]
    regReadAddress1 <= _T_123 @[riscvSingle.scala 603:21]
    node _T_124 = bits(io.regSrc, 1, 1) @[riscvSingle.scala 604:37]
    node _T_125 = not(_T_124) @[riscvSingle.scala 604:41]
    node _T_127 = eq(_T_125, UInt<1>("h00")) @[riscvSingle.scala 604:41]
    node _T_128 = bits(io.instr, 11, 7) @[riscvSingle.scala 604:55]
    node _T_129 = bits(io.instr, 24, 20) @[riscvSingle.scala 604:71]
    node _T_130 = mux(_T_127, _T_128, _T_129) @[riscvSingle.scala 604:27]
    regReadAddress2 <= _T_130 @[riscvSingle.scala 604:21]
    node _T_131 = bits(io.regSrc, 2, 2) @[riscvSingle.scala 605:34]
    node _T_132 = not(_T_131) @[riscvSingle.scala 605:38]
    node _T_134 = eq(_T_132, UInt<1>("h00")) @[riscvSingle.scala 605:38]
    node _T_135 = asSInt(pcPlus4) @[riscvSingle.scala 605:52]
    node _T_136 = not(io.memToReg) @[riscvSingle.scala 605:76]
    node _T_138 = eq(_T_136, UInt<1>("h00")) @[riscvSingle.scala 605:76]
    node _T_139 = mux(_T_138, io.memReadData, alu.io.out) @[riscvSingle.scala 605:63]
    node _T_140 = mux(_T_134, _T_135, _T_139) @[riscvSingle.scala 605:24]
    regWriteData <= _T_140 @[riscvSingle.scala 605:18]
    rf.io.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 606:26]
    rf.io.regReadAddress1 <= regReadAddress1 @[riscvSingle.scala 607:27]
    rf.io.regReadAddress2 <= regReadAddress2 @[riscvSingle.scala 608:27]
    node _T_141 = bits(io.instr, 11, 7) @[riscvSingle.scala 609:38]
    rf.io.regWriteAddress <= _T_141 @[riscvSingle.scala 609:27]
    rf.io.regWriteData <= regWriteData @[riscvSingle.scala 610:24]
    io.memWriteData <= rf.io.regReadData2 @[riscvSingle.scala 611:21]
    fpu.io.a <= fpurf.io.fpuRegReadData1 @[riscvSingle.scala 615:14]
    fpu.io.b <= fpurf.io.fpuRegReadData2 @[riscvSingle.scala 616:14]
    fpu.io.fpuControl <= io.fpuControl @[riscvSingle.scala 617:23]
    fpurf.io.fpuRegWriteEnable <= io.fpuRegWriteEnable @[riscvSingle.scala 621:32]
    node _T_142 = bits(io.instr, 11, 7) @[riscvSingle.scala 622:44]
    fpurf.io.fpuRegWriteAddress <= _T_142 @[riscvSingle.scala 622:33]
    node _T_143 = asSInt(fpu.io.s) @[riscvSingle.scala 623:42]
    fpurf.io.fpuRegWriteData <= _T_143 @[riscvSingle.scala 623:30]
    node _T_144 = bits(io.instr, 19, 15) @[riscvSingle.scala 624:44]
    fpurf.io.fpuRegReadAddress1 <= _T_144 @[riscvSingle.scala 624:33]
    node _T_145 = bits(io.instr, 24, 20) @[riscvSingle.scala 625:44]
    fpurf.io.fpuRegReadAddress2 <= _T_145 @[riscvSingle.scala 625:33]
    node _T_146 = not(io.pcSrc) @[riscvSingle.scala 629:30]
    node _T_148 = eq(_T_146, UInt<1>("h00")) @[riscvSingle.scala 629:30]
    node _T_149 = asSInt(pcPlus4) @[riscvSingle.scala 629:44]
    node _T_150 = mux(_T_148, _T_149, rf.io.regReadData1) @[riscvSingle.scala 629:20]
    alu.io.a <= _T_150 @[riscvSingle.scala 629:14]
    node _T_151 = not(io.aluSrc) @[riscvSingle.scala 630:31]
    node _T_153 = eq(_T_151, UInt<1>("h00")) @[riscvSingle.scala 630:31]
    node _T_154 = mux(_T_153, extImm, rf.io.regReadData2) @[riscvSingle.scala 630:20]
    alu.io.b <= _T_154 @[riscvSingle.scala 630:14]
    alu.io.aluControl <= io.aluControl @[riscvSingle.scala 631:23]
    io.zeroFlag <= alu.io.zeroFlag @[riscvSingle.scala 632:17]
    io.lessThanFlag <= alu.io.lessThanFlag @[riscvSingle.scala 633:21]
    io.greaterThanFlag <= alu.io.greaterThanFlag @[riscvSingle.scala 634:24]
    datapathMessage.instr <= io.instr @[riscvSingle.scala 636:27]
    datapathMessage.memToReg <= io.memToReg @[riscvSingle.scala 637:30]
    datapathMessage.memImm <= memImm @[riscvSingle.scala 638:28]
    datapathMessage.memReadData <= io.memReadData @[riscvSingle.scala 639:33]
    datapathMessage.aluOut <= alu.io.out @[riscvSingle.scala 640:28]
    datapathMessage.pcNext <= pcNext @[riscvSingle.scala 641:28]
    datapathMessage.branchExtImm <= branchExtImm @[riscvSingle.scala 642:34]
    datapathMessage.extImm <= extImm @[riscvSingle.scala 643:28]
    datapathMessage.regReadData2 <= rf.io.regReadData2 @[riscvSingle.scala 644:34]
    datapathMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 645:34]
    datapathMessage.memAddress <= io.memAddress @[riscvSingle.scala 646:32]
    datapathMessage.auiImm <= auiImm @[riscvSingle.scala 647:28]
    datapathMessage.pcBranch <= pcBranch @[riscvSingle.scala 648:30]
    datapathMessage.pcRegBranch <= pcRegBranch @[riscvSingle.scala 649:33]
    datapathMessage.pcPlus4 <= pcPlus4 @[riscvSingle.scala 650:29]
    datapathMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 651:31]
    datapathMessage.regWriteData <= regWriteData @[riscvSingle.scala 652:34]
    datapathMessage.regSrc <= io.regSrc @[riscvSingle.scala 653:28]
    node _T_155 = bits(reset, 0, 0) @[riscvSingle.scala 654:11]
    node _T_157 = eq(_T_155, UInt<1>("h00")) @[riscvSingle.scala 654:11]
    when _T_157 : @[riscvSingle.scala 654:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|datapath Module:\n|  inst            : 0x%x\n|  memToReg        : b%b\n|  memImm          : b%b\n|  memAddress      : 0x%x\n|  memReadData     : 0x%x\n|  memWriteData    : 0x%x\n|  aluOut          : 0x%x\n|  pcNext          : 0x%x\n|  branchExtImm    : 0x%x\n|  extImm          : 0x%x\n|  regReadData2    : 0x%x\n|  regWriteData    : 0x%x\n|  regSrc          : 0x%x\n|  pcBranch        : 0x%x\n|  pcRegBranch     : 0x%x\n|  pcPlus4         : 0x%x\n|  branchSrc       : b%b\n|___________________________\n", datapathMessage.instr, datapathMessage.memToReg, datapathMessage.memImm, datapathMessage.memAddress, datapathMessage.memReadData, datapathMessage.memWriteData, datapathMessage.aluOut, datapathMessage.pcNext, datapathMessage.branchExtImm, datapathMessage.extImm, datapathMessage.regReadData2, datapathMessage.regWriteData, datapathMessage.regSrc, datapathMessage.pcBranch, datapathMessage.pcRegBranch, datapathMessage.pcPlus4, datapathMessage.branchSrc) @[riscvSingle.scala 654:11]
      skip @[riscvSingle.scala 654:11]
    
  module decoder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, flip funct7 : UInt<7>, flip funct3 : UInt<3>, regSrc : UInt<3>, regWriteEnable : UInt<1>, fpuRegWriteEnable : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, aluControl : UInt<4>, fpuControl : UInt<2>, memWriteEnable : UInt<1>, memToReg : UInt<1>, branchSrc : UInt<2>, flip zeroFlag : UInt<1>, flip lessThanFlag : UInt<1>, flip greaterThanFlag : UInt<1>}
    
    wire decoderMessage : {branchSrc : UInt<2>, opcode : UInt<7>, funct3 : UInt<3>, regSrc : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, regWriteEnable : UInt<1>, aluControl : UInt<4>, memToReg : UInt<1>, memWriteEnable : UInt<1>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>, fpuControl : UInt<2>, fpuRegWriteEnable : UInt<1>} @[riscvSingle.scala 233:30]
    node _T_41 = eq(io.opcode, UInt<6>("h033")) @[riscvSingle.scala 235:20]
    when _T_41 : @[riscvSingle.scala 235:38]
      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 236:19]
      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 237:19]
      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 238:19]
      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 239:18]
      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 240:21]
      io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 241:27]
      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 242:27]
      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 243:22]
      io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 244:30]
      io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 245:23]
      node _T_53 = eq(io.funct7, UInt<1>("h00")) @[riscvSingle.scala 247:24]
      when _T_53 : @[riscvSingle.scala 247:42]
        node _T_55 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 248:28]
        when _T_55 : @[riscvSingle.scala 248:42]
          io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 249:31]
          skip @[riscvSingle.scala 248:42]
        else : @[riscvSingle.scala 250:48]
          node _T_58 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 250:34]
          when _T_58 : @[riscvSingle.scala 250:48]
            io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 251:31]
            skip @[riscvSingle.scala 250:48]
          else : @[riscvSingle.scala 252:48]
            node _T_61 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 252:34]
            when _T_61 : @[riscvSingle.scala 252:48]
              io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 253:31]
              skip @[riscvSingle.scala 252:48]
            else : @[riscvSingle.scala 254:48]
              node _T_64 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 254:34]
              when _T_64 : @[riscvSingle.scala 254:48]
                io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 255:31]
                skip @[riscvSingle.scala 254:48]
              else : @[riscvSingle.scala 256:48]
                node _T_67 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 256:34]
                when _T_67 : @[riscvSingle.scala 256:48]
                  io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 257:31]
                  skip @[riscvSingle.scala 256:48]
                else : @[riscvSingle.scala 258:48]
                  node _T_70 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 258:34]
                  when _T_70 : @[riscvSingle.scala 258:48]
                    io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 259:31]
                    skip @[riscvSingle.scala 258:48]
                  else : @[riscvSingle.scala 260:48]
                    node _T_73 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 260:34]
                    when _T_73 : @[riscvSingle.scala 260:48]
                      io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 261:31]
                      skip @[riscvSingle.scala 260:48]
                    else : @[riscvSingle.scala 262:48]
                      node _T_76 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 262:34]
                      when _T_76 : @[riscvSingle.scala 262:48]
                        io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 263:31]
                        skip @[riscvSingle.scala 262:48]
                      else : @[riscvSingle.scala 264:25]
                        io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 265:31]
                        skip @[riscvSingle.scala 264:25]
        skip @[riscvSingle.scala 247:42]
      else : @[riscvSingle.scala 267:47]
        node _T_80 = eq(io.funct7, UInt<1>("h01")) @[riscvSingle.scala 267:30]
        when _T_80 : @[riscvSingle.scala 267:47]
          node _T_82 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 268:28]
          when _T_82 : @[riscvSingle.scala 268:41]
            io.aluControl <= UInt<4>("h08") @[riscvSingle.scala 269:31]
            skip @[riscvSingle.scala 268:41]
          else : @[riscvSingle.scala 270:47]
            node _T_85 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 270:34]
            when _T_85 : @[riscvSingle.scala 270:47]
              io.aluControl <= UInt<4>("h0a") @[riscvSingle.scala 271:31]
              skip @[riscvSingle.scala 270:47]
            else : @[riscvSingle.scala 272:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 273:31]
              skip @[riscvSingle.scala 272:25]
          skip @[riscvSingle.scala 267:47]
        else : @[riscvSingle.scala 275:47]
          node _T_89 = eq(io.funct7, UInt<6>("h020")) @[riscvSingle.scala 275:30]
          when _T_89 : @[riscvSingle.scala 275:47]
            node _T_91 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 276:29]
            when _T_91 : @[riscvSingle.scala 276:43]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 277:31]
              skip @[riscvSingle.scala 276:43]
            else : @[riscvSingle.scala 278:47]
              node _T_94 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 278:34]
              when _T_94 : @[riscvSingle.scala 278:47]
                io.aluControl <= UInt<4>("h0c") @[riscvSingle.scala 279:31]
                skip @[riscvSingle.scala 278:47]
              else : @[riscvSingle.scala 280:25]
                io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 281:31]
                skip @[riscvSingle.scala 280:25]
            skip @[riscvSingle.scala 275:47]
          else : @[riscvSingle.scala 283:21]
            io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 284:27]
            skip @[riscvSingle.scala 283:21]
      skip @[riscvSingle.scala 235:38]
    else : @[riscvSingle.scala 286:43]
      node _T_99 = eq(io.opcode, UInt<5>("h017")) @[riscvSingle.scala 286:26]
      when _T_99 : @[riscvSingle.scala 286:43]
        io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 287:19]
        io.immSrc <= UInt<2>("h02") @[riscvSingle.scala 288:19]
        io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 289:19]
        io.pcSrc <= UInt<1>("h01") @[riscvSingle.scala 290:18]
        io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 291:21]
        io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 292:27]
        io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 293:27]
        io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 294:22]
        io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 295:23]
        io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 296:30]
        io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 297:23]
        skip @[riscvSingle.scala 286:43]
      else : @[riscvSingle.scala 298:44]
        node _T_112 = eq(io.opcode, UInt<5>("h013")) @[riscvSingle.scala 298:26]
        when _T_112 : @[riscvSingle.scala 298:44]
          io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 299:19]
          io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 300:19]
          io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 301:19]
          io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 302:18]
          io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 303:21]
          io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 304:27]
          io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 305:27]
          io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 306:22]
          io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 307:30]
          io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 308:23]
          node _T_123 = bits(io.funct7, 6, 1) @[riscvSingle.scala 310:24]
          node _T_125 = eq(_T_123, UInt<5>("h010")) @[riscvSingle.scala 310:30]
          when _T_125 : @[riscvSingle.scala 310:46]
            node _T_127 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 311:28]
            when _T_127 : @[riscvSingle.scala 311:41]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 312:31]
              skip @[riscvSingle.scala 311:41]
            else : @[riscvSingle.scala 313:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 314:31]
              skip @[riscvSingle.scala 313:25]
            skip @[riscvSingle.scala 310:46]
          else : @[riscvSingle.scala 316:20]
            node _T_131 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 317:28]
            when _T_131 : @[riscvSingle.scala 317:42]
              io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 318:31]
              skip @[riscvSingle.scala 317:42]
            else : @[riscvSingle.scala 319:48]
              node _T_134 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 319:34]
              when _T_134 : @[riscvSingle.scala 319:48]
                io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 320:31]
                skip @[riscvSingle.scala 319:48]
              else : @[riscvSingle.scala 321:48]
                node _T_137 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 321:34]
                when _T_137 : @[riscvSingle.scala 321:48]
                  io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 322:31]
                  skip @[riscvSingle.scala 321:48]
                else : @[riscvSingle.scala 323:48]
                  node _T_140 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 323:34]
                  when _T_140 : @[riscvSingle.scala 323:48]
                    io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 324:31]
                    skip @[riscvSingle.scala 323:48]
                  else : @[riscvSingle.scala 325:48]
                    node _T_143 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 325:34]
                    when _T_143 : @[riscvSingle.scala 325:48]
                      io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 326:31]
                      skip @[riscvSingle.scala 325:48]
                    else : @[riscvSingle.scala 327:48]
                      node _T_146 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 327:34]
                      when _T_146 : @[riscvSingle.scala 327:48]
                        io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 328:31]
                        skip @[riscvSingle.scala 327:48]
                      else : @[riscvSingle.scala 329:48]
                        node _T_149 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 329:34]
                        when _T_149 : @[riscvSingle.scala 329:48]
                          io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 330:31]
                          skip @[riscvSingle.scala 329:48]
                        else : @[riscvSingle.scala 331:25]
                          io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 332:31]
                          skip @[riscvSingle.scala 331:25]
            skip @[riscvSingle.scala 316:20]
          skip @[riscvSingle.scala 298:44]
        else : @[riscvSingle.scala 335:44]
          node _T_153 = eq(io.opcode, UInt<2>("h03")) @[riscvSingle.scala 335:26]
          when _T_153 : @[riscvSingle.scala 335:44]
            io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 336:19]
            io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 337:19]
            io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 338:19]
            io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 339:18]
            io.memToReg <= UInt<1>("h01") @[riscvSingle.scala 340:21]
            io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 341:27]
            io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 342:27]
            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 343:22]
            io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 344:23]
            io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 345:30]
            io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 346:23]
            skip @[riscvSingle.scala 335:44]
          else : @[riscvSingle.scala 347:44]
            node _T_166 = eq(io.opcode, UInt<6>("h023")) @[riscvSingle.scala 347:26]
            when _T_166 : @[riscvSingle.scala 347:44]
              io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 348:19]
              io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 349:19]
              io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 350:19]
              io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 351:18]
              io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 352:21]
              io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 353:27]
              io.memWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 354:27]
              io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 355:22]
              io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 356:23]
              io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 357:30]
              io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 358:23]
              skip @[riscvSingle.scala 347:44]
            else : @[riscvSingle.scala 359:44]
              node _T_179 = eq(io.opcode, UInt<7>("h063")) @[riscvSingle.scala 359:26]
              when _T_179 : @[riscvSingle.scala 359:44]
                io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 360:19]
                io.immSrc <= UInt<1>("h01") @[riscvSingle.scala 361:19]
                io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 362:19]
                io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 363:18]
                io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 364:21]
                io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 365:27]
                io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 366:27]
                io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 367:23]
                io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 368:30]
                io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 369:23]
                node _T_191 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 371:24]
                node _T_193 = eq(io.zeroFlag, UInt<1>("h01")) @[riscvSingle.scala 371:51]
                node _T_194 = and(_T_191, _T_193) @[riscvSingle.scala 371:37]
                when _T_194 : @[riscvSingle.scala 371:59]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 372:26]
                  skip @[riscvSingle.scala 371:59]
                else : @[riscvSingle.scala 373:66]
                  node _T_197 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 373:30]
                  node _T_199 = eq(io.zeroFlag, UInt<1>("h00")) @[riscvSingle.scala 373:57]
                  node _T_200 = and(_T_197, _T_199) @[riscvSingle.scala 373:43]
                  when _T_200 : @[riscvSingle.scala 373:66]
                    io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 374:26]
                    skip @[riscvSingle.scala 373:66]
                  else : @[riscvSingle.scala 375:70]
                    node _T_203 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 375:30]
                    node _T_205 = eq(io.lessThanFlag, UInt<1>("h01")) @[riscvSingle.scala 375:61]
                    node _T_206 = and(_T_203, _T_205) @[riscvSingle.scala 375:43]
                    when _T_206 : @[riscvSingle.scala 375:70]
                      io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 376:26]
                      skip @[riscvSingle.scala 375:70]
                    else : @[riscvSingle.scala 377:73]
                      node _T_209 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 377:30]
                      node _T_211 = eq(io.greaterThanFlag, UInt<1>("h01")) @[riscvSingle.scala 377:64]
                      node _T_212 = and(_T_209, _T_211) @[riscvSingle.scala 377:43]
                      when _T_212 : @[riscvSingle.scala 377:73]
                        io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 378:26]
                        skip @[riscvSingle.scala 377:73]
                      else : @[riscvSingle.scala 379:70]
                        node _T_215 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 379:30]
                        node _T_217 = eq(io.lessThanFlag, UInt<1>("h01")) @[riscvSingle.scala 379:61]
                        node _T_218 = and(_T_215, _T_217) @[riscvSingle.scala 379:43]
                        when _T_218 : @[riscvSingle.scala 379:70]
                          io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 380:26]
                          skip @[riscvSingle.scala 379:70]
                        else : @[riscvSingle.scala 381:73]
                          node _T_221 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 381:30]
                          node _T_223 = eq(io.greaterThanFlag, UInt<1>("h01")) @[riscvSingle.scala 381:64]
                          node _T_224 = and(_T_221, _T_223) @[riscvSingle.scala 381:43]
                          when _T_224 : @[riscvSingle.scala 381:73]
                            io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 382:26]
                            skip @[riscvSingle.scala 381:73]
                          else : @[riscvSingle.scala 383:21]
                            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 384:26]
                            skip @[riscvSingle.scala 383:21]
                skip @[riscvSingle.scala 359:44]
              else : @[riscvSingle.scala 387:44]
                node _T_228 = eq(io.opcode, UInt<7>("h06f")) @[riscvSingle.scala 387:26]
                when _T_228 : @[riscvSingle.scala 387:44]
                  io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 388:19]
                  io.immSrc <= UInt<2>("h02") @[riscvSingle.scala 389:19]
                  io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 390:19]
                  io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 391:18]
                  io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 392:21]
                  io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 393:27]
                  io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 394:27]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 395:22]
                  io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 396:23]
                  io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 397:30]
                  io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 398:23]
                  skip @[riscvSingle.scala 387:44]
                else : @[riscvSingle.scala 399:44]
                  node _T_241 = eq(io.opcode, UInt<7>("h067")) @[riscvSingle.scala 399:26]
                  when _T_241 : @[riscvSingle.scala 399:44]
                    io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 400:19]
                    io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 401:19]
                    io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 402:19]
                    io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 403:18]
                    io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 404:21]
                    io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 405:27]
                    io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 406:27]
                    io.branchSrc <= UInt<2>("h02") @[riscvSingle.scala 407:22]
                    io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 408:23]
                    io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 409:30]
                    io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 410:23]
                    skip @[riscvSingle.scala 399:44]
                  else : @[riscvSingle.scala 411:44]
                    node _T_254 = eq(io.opcode, UInt<7>("h073")) @[riscvSingle.scala 411:26]
                    when _T_254 : @[riscvSingle.scala 411:44]
                      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 412:19]
                      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 413:19]
                      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 414:19]
                      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 415:18]
                      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 416:21]
                      io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 417:27]
                      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 418:27]
                      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 419:22]
                      io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 420:23]
                      io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 421:30]
                      io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 422:23]
                      skip @[riscvSingle.scala 411:44]
                    else : @[riscvSingle.scala 423:44]
                      node _T_267 = eq(io.opcode, UInt<7>("h053")) @[riscvSingle.scala 423:26]
                      when _T_267 : @[riscvSingle.scala 423:44]
                        io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 424:19]
                        io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 425:19]
                        io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 426:19]
                        io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 427:18]
                        io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 428:21]
                        io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 429:27]
                        io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 430:27]
                        io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 431:22]
                        io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 432:23]
                        node _T_278 = eq(io.funct7, UInt<1>("h00")) @[riscvSingle.scala 434:24]
                        when _T_278 : @[riscvSingle.scala 434:42]
                          io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 435:27]
                          io.fpuRegWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 436:34]
                          skip @[riscvSingle.scala 434:42]
                        else : @[riscvSingle.scala 437:48]
                          node _T_282 = eq(io.funct7, UInt<3>("h04")) @[riscvSingle.scala 437:30]
                          when _T_282 : @[riscvSingle.scala 437:48]
                            io.fpuControl <= UInt<1>("h01") @[riscvSingle.scala 438:27]
                            io.fpuRegWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 439:34]
                            skip @[riscvSingle.scala 437:48]
                          else : @[riscvSingle.scala 440:48]
                            node _T_286 = eq(io.funct7, UInt<4>("h08")) @[riscvSingle.scala 440:30]
                            when _T_286 : @[riscvSingle.scala 440:48]
                              io.fpuControl <= UInt<2>("h02") @[riscvSingle.scala 441:27]
                              io.fpuRegWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 442:34]
                              skip @[riscvSingle.scala 440:48]
                            else : @[riscvSingle.scala 443:21]
                              io.fpuControl <= UInt<2>("h03") @[riscvSingle.scala 444:27]
                              io.fpuRegWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 445:34]
                              skip @[riscvSingle.scala 443:21]
                        skip @[riscvSingle.scala 423:44]
                      else : @[riscvSingle.scala 447:17]
                        io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 448:19]
                        io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 449:19]
                        io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 450:19]
                        io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 451:18]
                        io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 452:21]
                        io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 453:27]
                        io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 454:30]
                        io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 455:27]
                        io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 456:22]
                        io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 457:23]
                        io.fpuRegWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 458:30]
                        io.fpuControl <= UInt<1>("h00") @[riscvSingle.scala 459:23]
                        skip @[riscvSingle.scala 447:17]
    decoderMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 463:30]
    decoderMessage.opcode <= io.opcode @[riscvSingle.scala 464:27]
    decoderMessage.funct3 <= io.funct3 @[riscvSingle.scala 465:27]
    decoderMessage.regSrc <= io.regSrc @[riscvSingle.scala 466:27]
    decoderMessage.immSrc <= io.immSrc @[riscvSingle.scala 467:27]
    decoderMessage.aluSrc <= io.aluSrc @[riscvSingle.scala 468:27]
    decoderMessage.pcSrc <= io.pcSrc @[riscvSingle.scala 469:26]
    decoderMessage.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 470:35]
    decoderMessage.memToReg <= io.memToReg @[riscvSingle.scala 471:29]
    decoderMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 472:35]
    decoderMessage.aluControl <= io.aluControl @[riscvSingle.scala 473:31]
    decoderMessage.zeroFlag <= io.zeroFlag @[riscvSingle.scala 474:29]
    decoderMessage.lessThanFlag <= io.lessThanFlag @[riscvSingle.scala 475:33]
    decoderMessage.greaterThanFlag <= io.greaterThanFlag @[riscvSingle.scala 476:36]
    decoderMessage.fpuControl <= io.fpuControl @[riscvSingle.scala 477:31]
    decoderMessage.fpuRegWriteEnable <= io.fpuRegWriteEnable @[riscvSingle.scala 478:38]
    node _T_303 = bits(reset, 0, 0) @[riscvSingle.scala 479:11]
    node _T_305 = eq(_T_303, UInt<1>("h00")) @[riscvSingle.scala 479:11]
    when _T_305 : @[riscvSingle.scala 479:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|decoder Module:\n|  branchSrc          : b%b\n|  opcode             : b%b\n|  funct3             : b%b\n|  regSrc             : b%b\n|  immSrc             : b%b\n|  aluSrc             : b%b\n|  pcSrc              : b%b\n|  regWriteEnable     : b%b\n|  aluControl         : b%b\n|  memToReg           : b%b\n|  memWriteEnable     : b%b\n|  zeroFlag           : b%b\n|  lessThanFlag       : b%b\n|  greaterThanFlag    : b%b\n|  fpuControl         : b%b\n|  fpuRegWriteEnable  : b%b\n|___________________________\n", decoderMessage.branchSrc, decoderMessage.opcode, decoderMessage.funct3, decoderMessage.regSrc, decoderMessage.immSrc, decoderMessage.aluSrc, decoderMessage.pcSrc, decoderMessage.regWriteEnable, decoderMessage.aluControl, decoderMessage.memToReg, decoderMessage.memWriteEnable, decoderMessage.zeroFlag, decoderMessage.lessThanFlag, decoderMessage.greaterThanFlag, decoderMessage.fpuControl, decoderMessage.fpuRegWriteEnable) @[riscvSingle.scala 479:11]
      skip @[riscvSingle.scala 479:11]
    
  module riscv : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr : UInt<32>, flip memReadData : SInt<32>, pc : UInt<32>, memWriteEnable : UInt<1>, memAddress : UInt<32>, memWriteData : SInt<32>}
    
    wire riscvMessage : {instr : UInt<32>, memReadData : SInt<32>, memWriteEnable : UInt<1>, memAddress : UInt<32>, memWriteData : SInt<32>} @[riscvSingle.scala 89:28]
    inst dp of datapath @[riscvSingle.scala 90:20]
    dp.clock <= clock
    dp.reset <= reset
    inst d of decoder @[riscvSingle.scala 91:19]
    d.clock <= clock
    d.reset <= reset
    riscvMessage.instr <= io.instr @[riscvSingle.scala 95:24]
    riscvMessage.memReadData <= io.memReadData @[riscvSingle.scala 96:30]
    riscvMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 97:33]
    riscvMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 98:31]
    riscvMessage.memAddress <= io.memAddress @[riscvSingle.scala 99:29]
    node _T_18 = bits(reset, 0, 0) @[riscvSingle.scala 100:11]
    node _T_20 = eq(_T_18, UInt<1>("h00")) @[riscvSingle.scala 100:11]
    when _T_20 : @[riscvSingle.scala 100:11]
      printf(clock, UInt<1>(1), "___________________________\n|riscv Module:\n|  instr          : 0x%x\n|  memWriteEnable : b%b\n|  memWriteData   : b%b\n|  memAddress     : b%b\n|  memReadData    : 0x%x\n|___________________________\n", riscvMessage.instr, riscvMessage.memWriteEnable, riscvMessage.memWriteData, riscvMessage.memAddress, riscvMessage.memReadData) @[riscvSingle.scala 100:11]
      skip @[riscvSingle.scala 100:11]
    node _T_21 = bits(io.instr, 6, 0) @[riscvSingle.scala 102:28]
    d.io.opcode <= _T_21 @[riscvSingle.scala 102:17]
    node _T_22 = bits(io.instr, 31, 25) @[riscvSingle.scala 103:28]
    d.io.funct7 <= _T_22 @[riscvSingle.scala 103:17]
    node _T_23 = bits(io.instr, 14, 12) @[riscvSingle.scala 104:28]
    d.io.funct3 <= _T_23 @[riscvSingle.scala 104:17]
    d.io.zeroFlag <= dp.io.zeroFlag @[riscvSingle.scala 105:19]
    d.io.lessThanFlag <= dp.io.lessThanFlag @[riscvSingle.scala 106:23]
    d.io.greaterThanFlag <= dp.io.greaterThanFlag @[riscvSingle.scala 107:26]
    dp.io.regSrc <= d.io.regSrc @[riscvSingle.scala 109:18]
    dp.io.regWriteEnable <= d.io.regWriteEnable @[riscvSingle.scala 110:26]
    dp.io.immSrc <= d.io.immSrc @[riscvSingle.scala 111:18]
    dp.io.aluSrc <= d.io.aluSrc @[riscvSingle.scala 112:18]
    dp.io.pcSrc <= d.io.pcSrc @[riscvSingle.scala 113:17]
    dp.io.aluControl <= d.io.aluControl @[riscvSingle.scala 114:22]
    dp.io.memToReg <= d.io.memToReg @[riscvSingle.scala 115:20]
    dp.io.instr <= io.instr @[riscvSingle.scala 116:17]
    dp.io.memReadData <= io.memReadData @[riscvSingle.scala 117:23]
    dp.io.branchSrc <= d.io.branchSrc @[riscvSingle.scala 118:21]
    dp.io.fpuControl <= d.io.fpuControl @[riscvSingle.scala 119:22]
    dp.io.fpuRegWriteEnable <= d.io.fpuRegWriteEnable @[riscvSingle.scala 120:29]
    io.pc <= dp.io.pc @[riscvSingle.scala 122:11]
    io.memWriteEnable <= d.io.memWriteEnable @[riscvSingle.scala 123:23]
    io.memAddress <= dp.io.memAddress @[riscvSingle.scala 124:19]
    io.memWriteData <= dp.io.memWriteData @[riscvSingle.scala 125:21]
    
  module imem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instAddress : UInt<32>, inst : UInt<32>}
    
    cmem MEM : UInt<32>[1024] @[riscvSingle.scala 1033:18]
    node _T_11 = bits(io.instAddress, 9, 0) @[riscvSingle.scala 1036:19]
    infer mport _T_12 = MEM[_T_11], clock @[riscvSingle.scala 1036:19]
    io.inst <= _T_12 @[riscvSingle.scala 1036:13]
    
  module dmem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip memAddress : UInt<32>, flip memWriteData : SInt<32>, flip memWriteEnable : UInt<1>, memReadData : SInt<32>}
    
    wire dmemMessage : {memAddress : UInt<32>, memWriteData : SInt<32>, memWriteEnable : UInt<32>, memReadData : SInt<32>} @[riscvSingle.scala 1063:27]
    smem mem : SInt<32>[1024] @[riscvSingle.scala 1064:26]
    node _T_16 = not(io.memWriteEnable) @[riscvSingle.scala 1066:28]
    node _T_18 = eq(_T_16, UInt<1>("h00")) @[riscvSingle.scala 1066:28]
    when _T_18 : @[riscvSingle.scala 1066:33]
      node _T_19 = bits(io.memAddress, 9, 0)
      write mport _T_20 = mem[_T_19], clock
      _T_20 <= io.memWriteData
      skip @[riscvSingle.scala 1066:33]
    node _T_21 = bits(io.memAddress, 9, 0) @[riscvSingle.scala 1070:26]
    infer mport _T_22 = mem[_T_21], clock @[riscvSingle.scala 1070:26]
    io.memReadData <= _T_22 @[riscvSingle.scala 1070:20]
    node _T_23 = bits(reset, 0, 0) @[riscvSingle.scala 1072:11]
    node _T_25 = eq(_T_23, UInt<1>("h00")) @[riscvSingle.scala 1072:11]
    when _T_25 : @[riscvSingle.scala 1072:11]
      printf(clock, UInt<1>(1), "\n\n\nMemory___________________________\n") @[riscvSingle.scala 1072:11]
      skip @[riscvSingle.scala 1072:11]
    wire _T_27 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_29 = mem[UInt<1>("h00")], clock @[riscvSingle.scala 1075:22]
    _T_27 <= _T_29 @[riscvSingle.scala 1075:16]
    node _T_30 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_32 = eq(_T_30, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_32 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(0) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_33 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_35 = eq(_T_33, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_35 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_27) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_37 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_39 = mem[UInt<1>("h01")], clock @[riscvSingle.scala 1075:22]
    _T_37 <= _T_39 @[riscvSingle.scala 1075:16]
    node _T_40 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_42 = eq(_T_40, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_42 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(1) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_43 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_45 = eq(_T_43, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_45 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_37) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_47 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_49 = mem[UInt<2>("h02")], clock @[riscvSingle.scala 1075:22]
    _T_47 <= _T_49 @[riscvSingle.scala 1075:16]
    node _T_50 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_52 = eq(_T_50, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_52 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(2) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_53 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_55 = eq(_T_53, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_55 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_47) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_57 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_59 = mem[UInt<2>("h03")], clock @[riscvSingle.scala 1075:22]
    _T_57 <= _T_59 @[riscvSingle.scala 1075:16]
    node _T_60 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_62 = eq(_T_60, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_62 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(3) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_63 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_65 = eq(_T_63, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_65 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_57) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_67 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_69 = mem[UInt<3>("h04")], clock @[riscvSingle.scala 1075:22]
    _T_67 <= _T_69 @[riscvSingle.scala 1075:16]
    node _T_70 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_72 = eq(_T_70, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_72 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(4) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_73 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_75 = eq(_T_73, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_75 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_67) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_77 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_79 = mem[UInt<3>("h05")], clock @[riscvSingle.scala 1075:22]
    _T_77 <= _T_79 @[riscvSingle.scala 1075:16]
    node _T_80 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_82 = eq(_T_80, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_82 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(5) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_83 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_85 = eq(_T_83, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_85 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_77) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_87 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_89 = mem[UInt<3>("h06")], clock @[riscvSingle.scala 1075:22]
    _T_87 <= _T_89 @[riscvSingle.scala 1075:16]
    node _T_90 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_92 = eq(_T_90, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_92 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(6) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_93 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_95 = eq(_T_93, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_95 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_87) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_97 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_99 = mem[UInt<3>("h07")], clock @[riscvSingle.scala 1075:22]
    _T_97 <= _T_99 @[riscvSingle.scala 1075:16]
    node _T_100 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_102 = eq(_T_100, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_102 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(7) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_103 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_105 = eq(_T_103, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_105 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_97) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_107 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_109 = mem[UInt<4>("h08")], clock @[riscvSingle.scala 1075:22]
    _T_107 <= _T_109 @[riscvSingle.scala 1075:16]
    node _T_110 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_112 = eq(_T_110, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_112 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(8) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_113 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_115 = eq(_T_113, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_115 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_107) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_117 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_119 = mem[UInt<4>("h09")], clock @[riscvSingle.scala 1075:22]
    _T_117 <= _T_119 @[riscvSingle.scala 1075:16]
    node _T_120 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_122 = eq(_T_120, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_122 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(9) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_123 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_125 = eq(_T_123, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_125 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_117) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_127 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_129 = mem[UInt<4>("h0a")], clock @[riscvSingle.scala 1075:22]
    _T_127 <= _T_129 @[riscvSingle.scala 1075:16]
    node _T_130 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_132 = eq(_T_130, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_132 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(10) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_133 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_135 = eq(_T_133, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_135 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_127) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_137 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_139 = mem[UInt<4>("h0b")], clock @[riscvSingle.scala 1075:22]
    _T_137 <= _T_139 @[riscvSingle.scala 1075:16]
    node _T_140 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_142 = eq(_T_140, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_142 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(11) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_143 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_145 = eq(_T_143, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_145 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_137) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_147 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_149 = mem[UInt<4>("h0c")], clock @[riscvSingle.scala 1075:22]
    _T_147 <= _T_149 @[riscvSingle.scala 1075:16]
    node _T_150 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_152 = eq(_T_150, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_152 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(12) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_153 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_155 = eq(_T_153, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_155 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_147) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_157 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_159 = mem[UInt<4>("h0d")], clock @[riscvSingle.scala 1075:22]
    _T_157 <= _T_159 @[riscvSingle.scala 1075:16]
    node _T_160 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_162 = eq(_T_160, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_162 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(13) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_163 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_165 = eq(_T_163, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_165 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_157) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_167 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_169 = mem[UInt<4>("h0e")], clock @[riscvSingle.scala 1075:22]
    _T_167 <= _T_169 @[riscvSingle.scala 1075:16]
    node _T_170 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_172 = eq(_T_170, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_172 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(14) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_173 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_175 = eq(_T_173, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_175 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_167) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_177 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_179 = mem[UInt<4>("h0f")], clock @[riscvSingle.scala 1075:22]
    _T_177 <= _T_179 @[riscvSingle.scala 1075:16]
    node _T_180 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_182 = eq(_T_180, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_182 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(15) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_183 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_185 = eq(_T_183, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_185 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_177) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_187 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_189 = mem[UInt<5>("h010")], clock @[riscvSingle.scala 1075:22]
    _T_187 <= _T_189 @[riscvSingle.scala 1075:16]
    node _T_190 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_192 = eq(_T_190, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_192 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(16) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_193 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_195 = eq(_T_193, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_195 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_187) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_197 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_199 = mem[UInt<5>("h011")], clock @[riscvSingle.scala 1075:22]
    _T_197 <= _T_199 @[riscvSingle.scala 1075:16]
    node _T_200 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_202 = eq(_T_200, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_202 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(17) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_203 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_205 = eq(_T_203, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_205 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_197) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_207 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_209 = mem[UInt<5>("h012")], clock @[riscvSingle.scala 1075:22]
    _T_207 <= _T_209 @[riscvSingle.scala 1075:16]
    node _T_210 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_212 = eq(_T_210, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_212 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(18) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_213 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_215 = eq(_T_213, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_215 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_207) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_217 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_219 = mem[UInt<5>("h013")], clock @[riscvSingle.scala 1075:22]
    _T_217 <= _T_219 @[riscvSingle.scala 1075:16]
    node _T_220 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_222 = eq(_T_220, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_222 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(19) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_223 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_225 = eq(_T_223, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_225 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_217) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_227 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_229 = mem[UInt<5>("h014")], clock @[riscvSingle.scala 1075:22]
    _T_227 <= _T_229 @[riscvSingle.scala 1075:16]
    node _T_230 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_232 = eq(_T_230, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_232 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(20) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_233 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_235 = eq(_T_233, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_235 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_227) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_237 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_239 = mem[UInt<5>("h015")], clock @[riscvSingle.scala 1075:22]
    _T_237 <= _T_239 @[riscvSingle.scala 1075:16]
    node _T_240 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_242 = eq(_T_240, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_242 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(21) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_243 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_245 = eq(_T_243, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_245 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_237) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_247 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_249 = mem[UInt<5>("h016")], clock @[riscvSingle.scala 1075:22]
    _T_247 <= _T_249 @[riscvSingle.scala 1075:16]
    node _T_250 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_252 = eq(_T_250, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_252 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(22) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_253 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_255 = eq(_T_253, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_255 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_247) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_257 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_259 = mem[UInt<5>("h017")], clock @[riscvSingle.scala 1075:22]
    _T_257 <= _T_259 @[riscvSingle.scala 1075:16]
    node _T_260 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_262 = eq(_T_260, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_262 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(23) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_263 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_265 = eq(_T_263, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_265 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_257) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_267 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_269 = mem[UInt<5>("h018")], clock @[riscvSingle.scala 1075:22]
    _T_267 <= _T_269 @[riscvSingle.scala 1075:16]
    node _T_270 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_272 = eq(_T_270, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_272 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(24) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_273 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_275 = eq(_T_273, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_275 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_267) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_277 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_279 = mem[UInt<5>("h019")], clock @[riscvSingle.scala 1075:22]
    _T_277 <= _T_279 @[riscvSingle.scala 1075:16]
    node _T_280 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_282 = eq(_T_280, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_282 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(25) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_283 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_285 = eq(_T_283, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_285 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_277) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_287 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_289 = mem[UInt<5>("h01a")], clock @[riscvSingle.scala 1075:22]
    _T_287 <= _T_289 @[riscvSingle.scala 1075:16]
    node _T_290 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_292 = eq(_T_290, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_292 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(26) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_293 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_295 = eq(_T_293, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_295 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_287) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_297 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_299 = mem[UInt<5>("h01b")], clock @[riscvSingle.scala 1075:22]
    _T_297 <= _T_299 @[riscvSingle.scala 1075:16]
    node _T_300 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_302 = eq(_T_300, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_302 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(27) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_303 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_305 = eq(_T_303, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_305 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_297) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_307 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_309 = mem[UInt<5>("h01c")], clock @[riscvSingle.scala 1075:22]
    _T_307 <= _T_309 @[riscvSingle.scala 1075:16]
    node _T_310 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_312 = eq(_T_310, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_312 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(28) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_313 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_315 = eq(_T_313, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_315 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_307) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_317 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_319 = mem[UInt<5>("h01d")], clock @[riscvSingle.scala 1075:22]
    _T_317 <= _T_319 @[riscvSingle.scala 1075:16]
    node _T_320 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_322 = eq(_T_320, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_322 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(29) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_323 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_325 = eq(_T_323, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_325 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_317) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_327 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_329 = mem[UInt<5>("h01e")], clock @[riscvSingle.scala 1075:22]
    _T_327 <= _T_329 @[riscvSingle.scala 1075:16]
    node _T_330 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_332 = eq(_T_330, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_332 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(30) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_333 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_335 = eq(_T_333, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_335 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_327) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    wire _T_337 : SInt<32> @[riscvSingle.scala 1074:26]
    infer mport _T_339 = mem[UInt<5>("h01f")], clock @[riscvSingle.scala 1075:22]
    _T_337 <= _T_339 @[riscvSingle.scala 1075:16]
    node _T_340 = bits(reset, 0, 0) @[riscvSingle.scala 1076:15]
    node _T_342 = eq(_T_340, UInt<1>("h00")) @[riscvSingle.scala 1076:15]
    when _T_342 : @[riscvSingle.scala 1076:15]
      printf(clock, UInt<1>(1), "| mem(31) = ") @[riscvSingle.scala 1076:15]
      skip @[riscvSingle.scala 1076:15]
    node _T_343 = bits(reset, 0, 0) @[riscvSingle.scala 1077:15]
    node _T_345 = eq(_T_343, UInt<1>("h00")) @[riscvSingle.scala 1077:15]
    when _T_345 : @[riscvSingle.scala 1077:15]
      printf(clock, UInt<1>(1), "%d\n", _T_337) @[riscvSingle.scala 1077:15]
      skip @[riscvSingle.scala 1077:15]
    node _T_346 = bits(reset, 0, 0) @[riscvSingle.scala 1079:11]
    node _T_348 = eq(_T_346, UInt<1>("h00")) @[riscvSingle.scala 1079:11]
    when _T_348 : @[riscvSingle.scala 1079:11]
      printf(clock, UInt<1>(1), "|________________________________\n") @[riscvSingle.scala 1079:11]
      skip @[riscvSingle.scala 1079:11]
    dmemMessage.memAddress <= io.memAddress @[riscvSingle.scala 1081:28]
    dmemMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 1082:30]
    dmemMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 1083:32]
    dmemMessage.memReadData <= io.memReadData @[riscvSingle.scala 1084:29]
    node _T_349 = bits(reset, 0, 0) @[riscvSingle.scala 1085:11]
    node _T_351 = eq(_T_349, UInt<1>("h00")) @[riscvSingle.scala 1085:11]
    when _T_351 : @[riscvSingle.scala 1085:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|dmem Module:\n|  memAddress      : 0x%x\n|  memWriteData    : 0x%x\n|  memWriteEnable  : b%b\n|  memReadData     : 0x%x\n|___________________________\n", dmemMessage.memAddress, dmemMessage.memWriteData, dmemMessage.memWriteEnable, dmemMessage.memReadData) @[riscvSingle.scala 1085:11]
      skip @[riscvSingle.scala 1085:11]
    
  module top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {valid : UInt<1>}
    
    wire topMessage : {instr_pulled : UInt<32>, pc_pulled : UInt<32>, memWriteEnable : UInt<1>, memWriteData : SInt<32>, memAddress : UInt<32>, memReadData : SInt<32>} @[riscvSingle.scala 33:26]
    inst r of riscv @[riscvSingle.scala 34:19]
    r.clock <= clock
    r.reset <= reset
    inst im of imem @[riscvSingle.scala 35:20]
    im.clock <= clock
    im.reset <= reset
    inst dm of dmem @[riscvSingle.scala 36:20]
    dm.clock <= clock
    dm.reset <= reset
    dm.io.memAddress <= r.io.memAddress @[riscvSingle.scala 38:22]
    dm.io.memWriteData <= r.io.memWriteData @[riscvSingle.scala 39:24]
    dm.io.memWriteEnable <= r.io.memWriteEnable @[riscvSingle.scala 40:26]
    r.io.memReadData <= dm.io.memReadData @[riscvSingle.scala 42:22]
    topMessage.instr_pulled <= im.io.inst @[riscvSingle.scala 45:29]
    node _T_9 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 46:37]
    topMessage.pc_pulled <= _T_9 @[riscvSingle.scala 46:26]
    topMessage.memWriteData <= r.io.memWriteData @[riscvSingle.scala 47:29]
    topMessage.memWriteEnable <= r.io.memWriteEnable @[riscvSingle.scala 48:31]
    topMessage.memAddress <= r.io.memAddress @[riscvSingle.scala 49:27]
    topMessage.memReadData <= dm.io.memReadData @[riscvSingle.scala 50:28]
    node _T_10 = bits(reset, 0, 0) @[riscvSingle.scala 51:11]
    node _T_12 = eq(_T_10, UInt<1>("h00")) @[riscvSingle.scala 51:11]
    when _T_12 : @[riscvSingle.scala 51:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|top Module:\n|  instr pulled       : 0x%x\n|  pc pulled          : b%b\n|  memWriteEnable     : b%b\n|  memWriteData       : 0x%x\n|  memAddress         : 0x%x\n|  memReadData        : 0x%x\n|___________________________\n", topMessage.instr_pulled, topMessage.pc_pulled, topMessage.memWriteEnable, topMessage.memWriteData, topMessage.memAddress, topMessage.memReadData) @[riscvSingle.scala 51:11]
      skip @[riscvSingle.scala 51:11]
    node _T_14 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 53:34]
    im.io.instAddress <= _T_14 @[riscvSingle.scala 53:23]
    r.io.instr <= im.io.inst @[riscvSingle.scala 55:16]
    node _T_15 = bits(im.io.inst, 6, 0) @[riscvSingle.scala 57:31]
    node _T_17 = eq(_T_15, UInt<7>("h073")) @[riscvSingle.scala 57:38]
    node _T_20 = mux(_T_17, UInt<1>("h00"), UInt<1>("h01")) @[riscvSingle.scala 57:20]
    io.valid <= _T_20 @[riscvSingle.scala 57:14]
    
