<?xml version="1.0"?>
<!--Product Version: Vivado v2013.4 (64-bit)-->
<Project Version="6" Minor="14" Path="/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/hhb_ip_repository/hwfreqscale_simple_adder/hwfreqscale_simple_adder/impl/verilog/project.xpr">
	<FileSet Dir="sources_1" File="fileset.xml"/>
	<FileSet Dir="constrs_1" File="fileset.xml"/>
	<FileSet Dir="sim_1" File="fileset.xml"/>
	<DefaultLaunch Dir="$PRUNDIR"/>
	<Config>
		<Option Name="Id" Val="b4535ea4f3274a42bea77c60d7685e32"/>
		<Option Name="Part" Val="xc7z020clg484-1"/>
		<Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
		<Option Name="Board" Val=""/>
		<Option Name="ActiveSimSet" Val="sim_1"/>
	</Config>
</Project>

