
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_8.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/array_8.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_border line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_border line 19 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mul_border/31   |   16   |    1    |      4       |
======================================================

Inferred memory devices in process
	in routine acc line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 92 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   mul_inner/31   |   16   |    1    |      4       |
======================================================

Inferred memory devices in process
	in routine pe_inner line 92 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 9 designs.
Current design is 'ireg_border'.
ireg_border wreg mul_border acc pe_border ireg_inner mul_inner pe_inner array_8
set current_design array_8
array_8
link

  Linking design 'array_8'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_8                     /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/array_8.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (8 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_8' with
	the parameters "IWIDTH=16,IDEPTH=4,OWIDTH=32". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH16_IDEPTH4_OWIDTH32 line 92 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH16_IDEPTH4_OWIDTH32)
Information: Building the design 'pe_inner' instantiated from design 'array_8' with
	the parameters "IWIDTH=16,IDEPTH=4,OWIDTH=32". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH16_IDEPTH4_OWIDTH32 line 92 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH16_IDEPTH4_OWIDTH32)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32' with
	the parameters "WIDTH=16,DEPTH=4". (HDL-193)

Inferred memory devices in process
	in routine mul_border_WIDTH16_DEPTH4 line 19 in file
		'mul_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| mul_border_WIDTH16_DEPTH4/31 |   16   |    1    |      4       |
==================================================================
Presto compilation completed successfully. (mul_border_WIDTH16_DEPTH4)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32' with
	the parameters "WIDTH=32". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH32 line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH32)
Information: Building the design 'ireg_inner' instantiated from design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine ireg_inner_WIDTH16 line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_inner_WIDTH16)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32' with
	the parameters "WIDTH=16,DEPTH=4". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH16_DEPTH4 line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================
|      block name/line        | Inputs | Outputs | # sel inputs |
=================================================================
| mul_inner_WIDTH16_DEPTH4/31 |   16   |    1    |      4       |
=================================================================
Presto compilation completed successfully. (mul_inner_WIDTH16_DEPTH4)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][15] ifm[7][14] ifm[7][13] ifm[7][12] ifm[7][11] ifm[7][10] ifm[7][9] ifm[7][8] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][15] ifm[6][14] ifm[6][13] ifm[6][12] ifm[6][11] ifm[6][10] ifm[6][9] ifm[6][8] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][15] ifm[5][14] ifm[5][13] ifm[5][12] ifm[5][11] ifm[5][10] ifm[5][9] ifm[5][8] ifm[5][7] ifm[5][6] ifm[5][5] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[7][15] ifm[7][14] ifm[7][13] ifm[7][12] ifm[7][11] ifm[7][10] ifm[7][9] ifm[7][8] ifm[7][7] ifm[7][6] ifm[7][5] ifm[7][4] ifm[7][3] ifm[7][2] ifm[7][1] ifm[7][0] ifm[6][15] ifm[6][14] ifm[6][13] ifm[6][12] ifm[6][11] ifm[6][10] ifm[6][9] ifm[6][8] ifm[6][7] ifm[6][6] ifm[6][5] ifm[6][4] ifm[6][3] ifm[6][2] ifm[6][1] ifm[6][0] ifm[5][15] ifm[5][14] ifm[5][13] ifm[5][12] ifm[5][11] ifm[5][10] ifm[5][9] ifm[5][8] ifm[5][7] ifm[5][6] ifm[5][5] ifm[5][4] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_8'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 657 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH32_0'
  Processing 'mul_inner_WIDTH16_DEPTH4_0'
  Processing 'wreg_WIDTH16_0'
  Processing 'ireg_inner_WIDTH16_0'
  Processing 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_0'
  Processing 'mul_border_WIDTH16_DEPTH4_0'
  Processing 'ireg_border_WIDTH16_0'
  Processing 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_0'
  Processing 'array_8'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH32_1_DW01_add_0_DW01_add_1'
  Processing 'acc_WIDTH32_2_DW01_add_0_DW01_add_2'
  Processing 'acc_WIDTH32_3_DW01_add_0_DW01_add_3'
  Processing 'acc_WIDTH32_4_DW01_add_0_DW01_add_4'
  Processing 'acc_WIDTH32_5_DW01_add_0_DW01_add_5'
  Processing 'acc_WIDTH32_6_DW01_add_0_DW01_add_6'
  Processing 'acc_WIDTH32_7_DW01_add_0_DW01_add_7'
  Processing 'acc_WIDTH32_8_DW01_add_0_DW01_add_8'
  Processing 'acc_WIDTH32_9_DW01_add_0_DW01_add_9'
  Processing 'acc_WIDTH32_10_DW01_add_0_DW01_add_10'
  Processing 'acc_WIDTH32_11_DW01_add_0_DW01_add_11'
  Processing 'acc_WIDTH32_12_DW01_add_0_DW01_add_12'
  Processing 'acc_WIDTH32_13_DW01_add_0_DW01_add_13'
  Processing 'acc_WIDTH32_14_DW01_add_0_DW01_add_14'
  Processing 'acc_WIDTH32_15_DW01_add_0_DW01_add_15'
  Processing 'acc_WIDTH32_16_DW01_add_0_DW01_add_16'
  Processing 'acc_WIDTH32_17_DW01_add_0_DW01_add_17'
  Processing 'acc_WIDTH32_18_DW01_add_0_DW01_add_18'
  Processing 'acc_WIDTH32_19_DW01_add_0_DW01_add_19'
  Processing 'acc_WIDTH32_20_DW01_add_0_DW01_add_20'
  Processing 'acc_WIDTH32_21_DW01_add_0_DW01_add_21'
  Processing 'acc_WIDTH32_22_DW01_add_0_DW01_add_22'
  Processing 'acc_WIDTH32_23_DW01_add_0_DW01_add_23'
  Processing 'acc_WIDTH32_24_DW01_add_0_DW01_add_24'
  Processing 'acc_WIDTH32_25_DW01_add_0_DW01_add_25'
  Processing 'acc_WIDTH32_26_DW01_add_0_DW01_add_26'
  Processing 'acc_WIDTH32_27_DW01_add_0_DW01_add_27'
  Processing 'acc_WIDTH32_28_DW01_add_0_DW01_add_28'
  Processing 'acc_WIDTH32_29_DW01_add_0_DW01_add_29'
  Processing 'acc_WIDTH32_30_DW01_add_0_DW01_add_30'
  Processing 'acc_WIDTH32_31_DW01_add_0_DW01_add_31'
  Processing 'acc_WIDTH32_32_DW01_add_0_DW01_add_32'
  Processing 'acc_WIDTH32_33_DW01_add_0_DW01_add_33'
  Processing 'acc_WIDTH32_34_DW01_add_0_DW01_add_34'
  Processing 'acc_WIDTH32_35_DW01_add_0_DW01_add_35'
  Processing 'acc_WIDTH32_36_DW01_add_0_DW01_add_36'
  Processing 'acc_WIDTH32_37_DW01_add_0_DW01_add_37'
  Processing 'acc_WIDTH32_38_DW01_add_0_DW01_add_38'
  Processing 'acc_WIDTH32_39_DW01_add_0_DW01_add_39'
  Processing 'acc_WIDTH32_40_DW01_add_0_DW01_add_40'
  Processing 'acc_WIDTH32_41_DW01_add_0_DW01_add_41'
  Processing 'acc_WIDTH32_42_DW01_add_0_DW01_add_42'
  Processing 'acc_WIDTH32_43_DW01_add_0_DW01_add_43'
  Processing 'acc_WIDTH32_44_DW01_add_0_DW01_add_44'
  Processing 'acc_WIDTH32_45_DW01_add_0_DW01_add_45'
  Processing 'acc_WIDTH32_46_DW01_add_0_DW01_add_46'
  Processing 'acc_WIDTH32_47_DW01_add_0_DW01_add_47'
  Processing 'acc_WIDTH32_48_DW01_add_0_DW01_add_48'
  Processing 'acc_WIDTH32_49_DW01_add_0_DW01_add_49'
  Processing 'acc_WIDTH32_50_DW01_add_0_DW01_add_50'
  Processing 'acc_WIDTH32_51_DW01_add_0_DW01_add_51'
  Processing 'acc_WIDTH32_52_DW01_add_0_DW01_add_52'
  Processing 'acc_WIDTH32_53_DW01_add_0_DW01_add_53'
  Processing 'acc_WIDTH32_54_DW01_add_0_DW01_add_54'
  Processing 'acc_WIDTH32_55_DW01_add_0_DW01_add_55'
  Processing 'acc_WIDTH32_56_DW01_add_0_DW01_add_56'
  Processing 'acc_WIDTH32_57_DW01_add_0_DW01_add_57'
  Processing 'acc_WIDTH32_58_DW01_add_0_DW01_add_58'
  Processing 'acc_WIDTH32_59_DW01_add_0_DW01_add_59'
  Processing 'acc_WIDTH32_60_DW01_add_0_DW01_add_60'
  Processing 'acc_WIDTH32_61_DW01_add_0_DW01_add_61'
  Processing 'acc_WIDTH32_62_DW01_add_0_DW01_add_62'
  Processing 'acc_WIDTH32_63_DW01_add_0_DW01_add_63'
  Processing 'acc_WIDTH32_0_DW01_add_0_DW01_add_64'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29  104792.7      1.25     594.0    2821.9                          
    0:00:29  104792.7      1.25     594.0    2821.9                          
    0:00:37  121775.1      1.06     415.0       0.2                          
    0:00:37  121775.1      1.06     415.0       0.2                          
    0:00:37  121775.1      1.06     415.0       0.2                          
    0:00:37  121775.1      1.06     415.0       0.2                          
    0:00:38  121775.1      1.06     415.0       0.2                          
    0:00:44   99082.9      1.05     356.6       0.2                          
    0:00:45   99164.2      1.00     335.2       0.2                          
    0:00:46   99266.1      1.00     310.0       0.1                          
    0:00:47   99337.8      1.00     284.6       0.1                          
    0:00:47   99470.4      1.00     259.4       0.1                          
    0:00:48   99587.9      1.00     234.3       0.1                          
    0:00:48   99778.5      0.97     209.2       0.1                          
    0:00:49   99923.6      0.79     188.5       0.0                          
    0:00:49   99891.6      0.73     186.0       0.0                          
    0:00:50  100056.7      0.73     181.1       0.0                          
    0:00:50  100177.5      0.71     178.0       0.0                          
    0:00:50  100194.0      0.66     176.2       0.0                          
    0:00:50  100189.2      0.65     175.2       0.0                          
    0:00:51  100155.1      0.65     174.3       0.0                          
    0:00:51  100140.1      0.64     172.8       0.0                          
    0:00:51  100139.9      0.64     171.4       0.0                          
    0:00:51  100142.4      0.63     170.1       0.0                          
    0:00:52  100168.3      0.63     169.9       0.0                          
    0:00:52  100172.9      0.63     169.5       0.0                          
    0:00:52  100172.9      0.63     169.5       0.0                          
    0:00:52  100172.9      0.63     169.5       0.0                          
    0:00:52  100221.7      0.63     166.9       0.0                          
    0:00:53  100221.7      0.63     166.9       0.0                          
    0:00:53  100221.7      0.63     166.9       0.0                          
    0:00:53  100221.7      0.63     166.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53  100221.7      0.63     166.9       0.0                          
    0:00:53  100288.0      0.61     164.6       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:53  100322.6      0.60     161.2       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:53  100404.2      0.59     157.9       0.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:53  100433.4      0.58     155.6       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100488.8      0.58     151.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:54  100599.1      0.57     151.2       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100708.1      0.57     149.8       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100806.2      0.57     149.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:54  100830.9      0.56     146.5       0.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100833.9      0.56     145.6       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100844.3      0.56     143.5       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100855.0      0.56     142.6       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100893.9      0.56     142.1       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100904.3      0.55     141.4       0.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:54  100906.1      0.55     141.0       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  100915.0      0.55     140.8       0.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  100919.3      0.55     140.6       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  100927.7      0.55     140.1       0.3 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:55  100926.9      0.55     138.2       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:55  100921.3      0.54     137.3       0.2 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  100971.4      0.54     137.0       0.2 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  100987.7      0.54     136.7       0.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  101100.8      0.54     136.4       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  101150.1      0.54     136.3       0.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  101176.3      0.54     136.2       0.1 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:55  101256.6      0.54     135.9       0.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:55  101330.5      0.54     135.6       0.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101345.3      0.53     135.2       0.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101380.6      0.53     135.2       0.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101396.3      0.53     134.6       0.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101401.4      0.53     134.4       0.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101404.2      0.53     134.4       0.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101413.9      0.53     134.0       0.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101438.8      0.53     133.5       0.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101461.9      0.53     133.1       0.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101461.9      0.53     132.6       0.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101492.7      0.52     132.2       0.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101518.6      0.52     131.9       0.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:56  101560.0      0.52     130.6       1.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:56  101564.1      0.52     130.2       1.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:56  101573.2      0.52     129.8       1.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101597.6      0.52     128.9       1.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101605.2      0.52     128.6       1.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101608.6      0.52     128.4       1.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101636.5      0.51     128.2       1.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101694.5      0.51     128.6       1.1 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101707.7      0.51     128.4       1.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101718.8      0.51     128.2       1.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101741.7      0.51     127.4       1.1 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:57  101779.1      0.51     127.7       1.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101852.5      0.51     127.7       1.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101883.3      0.51     127.5       1.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:57  101911.2      0.50     127.0       1.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  101952.2      0.50     126.6       1.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  101991.5      0.50     126.9       1.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102018.2      0.50     126.8       1.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102039.1      0.50     126.5       1.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102045.4      0.50     126.0       1.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102066.3      0.50     125.8       1.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102066.3      0.50     125.5       1.1 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102121.7      0.50     125.4       1.1 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102128.8      0.49     125.6       1.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102152.7      0.49     125.4       1.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102154.7      0.49     125.4       1.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102168.9      0.49     124.7       1.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102162.1      0.49     124.6       1.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:58  102153.7      0.49     124.3       1.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:58  102153.4      0.49     124.1       1.1 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102171.5      0.49     123.6       1.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102175.8      0.49     123.4       1.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:59  102182.9      0.49     123.2       1.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102192.8      0.49     122.4       1.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102194.4      0.49     122.0       1.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102201.0      0.48     121.9       1.1 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102212.7      0.48     121.8       1.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102206.8      0.48     121.7       1.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102204.3      0.48     121.3       1.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102259.7      0.48     121.2       1.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D
    0:00:59  102345.1      0.48     121.0       1.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102343.5      0.48     120.9       1.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102350.1      0.48     120.8       1.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:00:59  102381.1      0.48     120.4       1.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102397.2      0.48     119.6       1.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:00  102453.3      0.48     119.4       1.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102478.7      0.48     119.7       1.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102480.8      0.48     119.6       1.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102504.2      0.48     119.5       1.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102504.4      0.48     119.2       1.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102521.4      0.47     119.2       1.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102533.9      0.47     118.7       1.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:00  102546.3      0.47     118.5       1.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102550.9      0.47     118.3       1.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102565.7      0.47     117.9       1.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102640.9      0.47     117.6       1.1 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102670.9      0.47     117.5       1.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102739.5      0.47     117.7       1.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:00  102742.8      0.47     117.5       1.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  102762.6      0.47     117.3       1.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  102800.2      0.47     117.0       1.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  102834.5      0.47     117.3       1.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  102835.8      0.47     117.2       1.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  102884.4      0.46     116.9       1.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  102919.2      0.46     116.8       1.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  102975.6      0.46     116.6       1.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  103017.5      0.46     116.8       1.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  103019.3      0.46     116.3       1.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  103039.6      0.46     116.1       1.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  103038.9      0.46     116.0       1.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  103047.3      0.46     115.2       1.1 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:01  103039.9      0.46     115.0       1.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103054.1      0.46     114.8       1.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103052.9      0.46     114.7       1.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103062.5      0.46     114.5       1.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:02  103074.2      0.46     114.6       1.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103082.3      0.46     114.5       1.1 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103086.4      0.46     114.5       1.1 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103119.2      0.46     114.2       1.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103147.9      0.46     114.6       1.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103166.7      0.45     114.5       1.1 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103172.6      0.45     114.4       1.1 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103187.3      0.45     114.3       1.1 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:02  103186.8      0.45     114.2       1.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103197.7      0.45     114.2       1.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103217.3      0.45     114.7       1.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:02  103231.8      0.45     114.4       1.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103230.8      0.45     114.3       1.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103225.2      0.45     114.2       1.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103237.1      0.45     113.9       1.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:03  103246.3      0.45     113.9       1.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103355.3      0.45     113.8       1.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103376.6      0.45     113.6       1.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103406.4      0.45     113.6       1.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:03  103417.3      0.45     113.3       1.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103418.1      0.45     113.2       1.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103416.5      0.45     113.0       1.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103419.1      0.45     112.9       1.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:03  103431.0      0.45     112.8       1.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103417.0      0.45     112.8       1.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:03  103432.8      0.45     112.6       1.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:03  103437.6      0.45     112.5       1.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103447.3      0.45     112.3       1.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103449.6      0.44     111.7       1.1 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103451.6      0.44     111.5       1.1 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103457.7      0.44     111.1       1.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103453.6      0.44     110.9       1.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103457.7      0.44     110.8       2.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103454.7      0.44     110.8       2.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103469.6      0.44     110.8       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103475.7      0.44     110.7       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103488.5      0.44     110.6       2.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103490.0      0.44     110.2       2.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103508.0      0.44     110.2       2.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:04  103516.2      0.44     110.1       2.2 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103528.4      0.44     110.1       2.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103538.0      0.44     110.0       2.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:04  103541.1      0.44     109.9       2.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103556.6      0.44     109.7       2.2 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:05  103549.7      0.44     109.6       2.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103557.3      0.44     109.5       2.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103559.4      0.44     109.4       2.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103558.9      0.44     109.4       2.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:05  103562.7      0.44     109.3       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103578.4      0.44     109.3       2.2 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103596.2      0.44     109.2       2.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103598.0      0.44     109.2       2.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103602.6      0.44     109.1       2.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:05  103605.1      0.44     108.8       2.2 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103627.0      0.43     108.8       2.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:05  103651.4      0.43     109.4       2.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103650.3      0.43     109.2       2.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:05  103646.5      0.43     109.0       2.1 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103697.4      0.43     109.0       2.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103702.7      0.43     108.9       2.1 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103703.0      0.43     108.6       2.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103701.2      0.43     108.5       2.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103714.6      0.43     108.1       2.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103745.1      0.43     108.7       2.1 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103767.5      0.43     108.5       2.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103771.3      0.43     108.5       2.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103782.0      0.43     108.2       3.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103812.5      0.43     108.2       3.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103812.7      0.43     108.2       3.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:06  103815.0      0.43     108.0       3.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103826.5      0.43     108.1       3.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103831.8      0.43     108.0       3.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103835.6      0.43     108.2       3.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:06  103831.3      0.43     107.9       3.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103836.1      0.43     107.8       3.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103845.3      0.43     107.7       3.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103837.1      0.43     107.6       3.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103848.3      0.43     107.5       3.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103879.1      0.43     107.3       2.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103904.7      0.43     107.2       2.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:07  103925.3      0.43     107.7       2.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103933.5      0.43     107.5       2.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103940.3      0.43     107.4       2.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103945.7      0.42     107.3       2.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:07  103943.6      0.42     107.1       2.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:07  103949.5      0.42     107.0       2.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103964.5      0.42     107.0       2.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:07  103967.5      0.42     106.9       2.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  103972.3      0.42     106.5       2.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  103986.6      0.42     106.5       2.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104001.1      0.42     106.5       2.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104015.0      0.42     106.2       2.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104010.0      0.42     106.1       2.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104023.4      0.42     106.1       2.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104030.3      0.42     105.9       2.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104043.8      0.42     105.9       2.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104064.3      0.42     105.8       3.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104085.9      0.42     105.6       3.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104090.5      0.42     105.7       3.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104090.8      0.42     105.6       3.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104096.9      0.42     105.9       3.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104096.9      0.42     105.8       3.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104097.6      0.42     105.8       3.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:08  104104.5      0.42     105.9       3.1 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104113.1      0.42     105.4       3.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104116.7      0.42     105.0       3.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104125.6      0.42     104.8       3.0 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104142.6      0.42     104.8       3.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104145.7      0.42     104.7       3.0 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104213.0      0.42     104.6       3.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104230.0      0.41     104.5       3.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104227.8      0.41     104.2       3.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104264.4      0.41     103.8       3.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104264.6      0.41     103.7       3.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:09  104293.6      0.41     103.6       3.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:09  104298.9      0.41     103.2       3.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:09  104313.7      0.41     103.2       3.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:09  104313.9      0.41     103.2       3.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:09  104326.4      0.41     102.9       3.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:09  104323.6      0.41     102.9       3.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104325.4      0.41     102.8       3.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104325.6      0.41     102.8       3.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:10  104332.0      0.41     102.7       3.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104338.8      0.41     102.6       3.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104340.3      0.41     102.5       3.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104340.6      0.41     102.5       3.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104353.1      0.41     102.5       3.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104365.3      0.41     102.9       3.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104387.1      0.41     103.8       3.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104391.7      0.41     103.6       3.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104402.1      0.41     103.6       3.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:10  104423.2      0.41     103.2       3.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104420.7      0.41     103.2       3.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104419.6      0.41     102.8       3.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:10  104432.6      0.41     102.8       3.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104437.7      0.41     102.7       3.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104459.3      0.41     102.5       3.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104471.2      0.41     102.5       3.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104494.1      0.41     102.4       3.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104519.8      0.40     102.4       3.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104519.0      0.40     102.2       3.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104531.5      0.40     102.2       3.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104538.6      0.40     102.0       3.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104537.6      0.40     102.0       3.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104536.8      0.40     101.9       3.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104560.7      0.40     101.8       9.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104611.5      0.40     101.2       9.0 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104607.5      0.40     101.1       9.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104610.8      0.40     101.1       9.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:11  104614.8      0.40     101.0       9.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104619.1      0.40     101.0       9.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104630.8      0.40     100.9       9.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104650.1      0.40     100.9       9.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104670.7      0.40     100.8       9.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104673.5      0.40     100.1       9.0 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104679.9      0.40     100.0      10.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104677.1      0.40      99.2      10.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104673.0      0.40      99.0      10.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104683.9      0.40      99.0      10.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104688.3      0.40      98.9      10.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104704.0      0.40      98.7      10.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104719.5      0.40      98.6      10.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104726.1      0.40      98.5      10.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104749.3      0.40      98.3      10.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:12  104763.7      0.40      98.1      10.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104758.9      0.39      97.6      10.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104754.1      0.39      97.6      10.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104756.9      0.39      97.6      10.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104779.0      0.39      97.2      10.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104826.3      0.39      96.7      10.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104825.3      0.39      96.6      10.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104830.3      0.39      96.6      10.0 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104829.8      0.39      96.5      10.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:13  104843.0      0.39      96.3      10.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104834.7      0.39      96.2      10.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104837.5      0.39      96.0      10.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:13  104859.6      0.39      97.0      10.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:13  104857.5      0.39      96.6      10.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:13  104859.6      0.39      96.6      10.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104861.1      0.39      96.9      10.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104868.5      0.39      96.8      10.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104883.2      0.39      96.8      10.0 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104884.5      0.39      96.7      10.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104896.2      0.39      96.4      10.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104908.6      0.39      96.4      10.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104918.3      0.39      96.4      10.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104941.6      0.39      96.3      10.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104964.3      0.39      96.2      10.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104978.8      0.39      96.2      10.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  104990.2      0.39      96.2      10.0 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  105009.5      0.39      96.4      10.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  105016.4      0.39      96.3      10.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  105060.6      0.39      96.3      10.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  105085.5      0.39      96.3      10.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:14  105092.4      0.39      96.4      10.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:15  105104.3      0.39      96.4      10.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105104.8      0.38      96.4      10.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105107.1      0.38      96.4      10.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105119.0      0.38      96.3      10.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105131.0      0.38      96.2      10.0 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105142.9      0.38      96.2      10.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105140.1      0.38      96.1      10.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105162.8      0.38      95.9      10.0 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105171.1      0.38      95.4      10.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105171.1      0.38      95.4      10.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:15  105171.4      0.38      95.4      10.0 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105200.9      0.38      95.4      10.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105214.1      0.38      95.3      10.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:15  105216.1      0.38      95.3      10.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105227.8      0.38      95.0      10.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105230.4      0.38      94.9      10.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105236.7      0.38      94.8      10.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105271.0      0.38      94.2      10.1 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105296.7      0.38      94.0      10.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105306.3      0.38      94.3      10.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105316.3      0.38      94.0      10.1 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:16  105340.1      0.38      94.0      10.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105339.6      0.38      94.0      10.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105351.6      0.38      94.0      10.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105355.9      0.38      94.0      10.0 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105356.2      0.38      94.0      10.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105356.4      0.38      94.0      10.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:16  105356.4      0.38      93.9      10.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105350.1      0.38      93.7       9.1 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105351.1      0.38      93.7       9.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105347.8      0.38      93.5       9.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105353.6      0.38      93.4       9.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105361.0      0.38      93.8       9.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105373.7      0.38      93.8       9.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105383.4      0.38      93.8       9.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105383.6      0.38      93.8       9.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105400.6      0.37      93.7       9.1 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105395.6      0.37      93.7       9.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105405.2      0.37      93.6       9.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:17  105400.1      0.37      94.4       9.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:17  105401.9      0.37      94.4       9.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105411.1      0.37      94.1       9.1 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:18  105428.3      0.37      94.0       9.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105425.8      0.37      93.8       9.1 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105437.5      0.37      93.8       9.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:18  105437.5      0.37      93.8       9.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105449.4      0.37      93.8       9.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:18  105461.4      0.37      93.4       9.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105477.4      0.37      93.3       9.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105477.1      0.37      93.2       9.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105477.6      0.37      93.3       9.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105481.2      0.37      93.3       9.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105481.7      0.37      93.3       9.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105485.3      0.37      93.3       9.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105485.3      0.37      93.3       9.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105497.5      0.37      93.3       9.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:18  105498.0      0.37      93.3       9.1 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105511.7      0.37      93.1       9.1 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105526.4      0.37      93.1       9.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105537.9      0.37      92.8       9.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105543.2      0.37      92.7       9.1 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105565.6      0.37      93.0       9.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105565.6      0.37      93.0       9.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105569.4      0.37      93.0       9.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105569.4      0.37      92.7       9.1 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105570.1      0.37      92.7       9.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105582.1      0.37      92.4       9.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105591.5      0.37      92.1       9.1 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105600.4      0.37      91.9       9.1 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105607.0      0.37      92.1       9.1 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105652.7      0.37      92.0       9.1 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:19  105658.8      0.37      91.9       9.1 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105656.6      0.37      91.5       9.1 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105651.7      0.37      91.1       9.1 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105660.4      0.37      90.6       9.1 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105654.8      0.37      90.5       9.1 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105662.1      0.37      90.4       9.1 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105665.5      0.37      90.4       9.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105660.9      0.36      90.2       9.1 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105671.0      0.36      90.1       9.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105662.9      0.36      90.1       9.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105670.3      0.36      89.9       9.1 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105670.5      0.36      89.9       9.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105690.4      0.36      89.9       9.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105680.2      0.36      89.9       9.1 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:20  105674.3      0.36      89.7       9.1 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105674.6      0.36      89.6       9.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105669.0      0.36      89.0       9.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105674.1      0.36      88.7       9.1 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105674.6      0.36      88.7       9.1 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105703.8      0.36      88.6       9.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105716.8      0.36      88.4       9.1 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105720.3      0.36      88.4       9.1 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105723.7      0.36      88.4       9.1 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105736.4      0.36      87.8       9.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105741.7      0.36      87.6      12.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105752.4      0.36      87.6      12.1 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105757.2      0.36      87.4      12.1 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105754.7      0.36      87.1      12.1 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:21  105752.4      0.36      86.9      12.1 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:21  105777.0      0.36      86.6      12.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105774.5      0.36      86.5      12.1 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105772.7      0.36      86.3      12.1 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105797.4      0.36      86.2      12.1 genblk3[7].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:22  105800.7      0.35      85.9      12.1 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105813.1      0.35      85.6      13.2 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105829.1      0.35      85.4      14.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105875.4      0.35      85.3      18.3 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105897.2      0.35      85.1      19.1 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105912.0      0.35      85.0      19.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105907.4      0.35      84.9      19.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105910.7      0.35      84.8      20.3 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105951.6      0.35      85.6      20.3 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105955.2      0.35      85.3      20.3 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105968.4      0.35      84.3      20.3 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:22  105992.3      0.35      84.3      20.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  105978.6      0.35      84.2      20.3 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106007.0      0.34      83.0      25.4 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106025.3      0.34      82.5      29.6 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106043.6      0.34      82.3      29.6 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106080.2      0.34      81.8      29.6 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106091.9      0.34      81.8      29.6 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106101.3      0.34      81.7      29.6 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106134.1      0.34      81.5      28.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106148.8      0.34      81.5      26.5 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:23  106149.1      0.34      81.4      26.5 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106162.6      0.34      80.7      26.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106171.7      0.34      80.7      26.5 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106187.0      0.34      80.4      26.5 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106199.2      0.34      80.1      26.5 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106230.7      0.34      79.8      25.5 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:23  106245.4      0.34      79.7      25.5 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106251.0      0.34      79.1      25.5 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106260.1      0.34      79.0      26.5 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106281.0      0.34      78.1      23.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:24  106300.6      0.34      78.3      22.7 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106312.8      0.33      78.2      25.8 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:24  106324.7      0.33      78.1      25.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:24  106334.4      0.33      77.9      25.8 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106366.6      0.33      77.9      25.8 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106392.0      0.33      77.8      25.8 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106429.4      0.33      77.1      25.8 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106543.8      0.33      76.8      25.8 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106544.0      0.33      76.7      25.8 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106549.6      0.33      76.7      25.8 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:24  106549.1      0.33      76.6      25.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:24  106567.2      0.33      76.3      25.8 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106579.9      0.33      76.3      25.8 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:25  106604.8      0.33      76.0      22.7 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106596.6      0.33      75.9      22.7 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106647.5      0.33      75.6      22.7 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106667.0      0.33      75.5      23.3 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106650.8      0.32      75.1      24.4 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106647.0      0.32      74.9      24.4 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106692.2      0.32      74.7      24.4 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106701.3      0.32      74.5      24.4 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106727.3      0.32      74.3      24.4 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106740.7      0.32      74.3      24.4 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106757.0      0.32      74.6      24.4 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106773.5      0.32      74.8      24.4 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106765.1      0.32      74.5      24.4 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106779.9      0.32      74.3      24.4 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106822.3      0.32      74.5      24.4 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:25  106898.6      0.32      74.4      24.4 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  106907.5      0.32      74.3      24.4 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  106922.4      0.32      73.4      24.4 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  106937.7      0.32      73.3      24.4 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  106991.1      0.31      73.3      24.4 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107013.4      0.31      71.7      24.4 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107027.2      0.31      71.4      22.9 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:26  107053.8      0.31      71.0      22.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107085.9      0.31      70.8      22.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107084.6      0.31      70.5      22.9 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107107.2      0.31      70.7      22.9 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107149.7      0.31      70.6      22.9 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107153.2      0.31      70.3      22.9 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107174.6      0.31      69.9      22.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107191.8      0.31      69.6      22.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107232.5      0.30      68.7      22.9 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107254.6      0.30      67.8      22.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:26  107276.2      0.30      67.7      22.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107304.4      0.30      66.8      22.9 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107302.1      0.30      66.7      22.9 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107301.6      0.30      65.8      22.9 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107292.0      0.30      65.7      22.9 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107301.4      0.30      65.3      22.9 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107372.0      0.29      63.4      22.9 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107396.4      0.29      62.9      22.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107385.2      0.29      62.6      22.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107393.9      0.29      62.5      22.9 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107398.5      0.29      62.0      22.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107415.0      0.29      61.9      22.9 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107404.6      0.29      61.8      22.9 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107428.4      0.29      61.8      22.9 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:27  107444.0      0.29      61.3      22.9 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107471.4      0.29      61.2      22.9 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107481.1      0.28      61.0      22.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107512.6      0.28      61.2      22.9 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107503.2      0.28      60.8      22.9 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107508.5      0.28      60.1      22.9 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107514.3      0.28      59.5      22.9 genblk3[7].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107544.3      0.27      59.4      22.9 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107568.7      0.27      59.6      22.9 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107579.2      0.27      59.4      22.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107579.2      0.27      59.4      22.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[25]/D
    0:01:28  107591.9      0.27      59.2      22.9 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107594.7      0.27      59.2      22.9 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107603.8      0.27      58.9      24.9 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:28  107603.8      0.27      58.8      24.9 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:28  107622.6      0.27      58.5      24.9 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:29  107610.7      0.27      58.4      24.8 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:29  107622.9      0.27      58.2      24.8 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:29  107623.9      0.27      58.1      24.8 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:29  107647.8      0.27      57.9      24.8 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:29  107646.5      0.27      57.9      24.8 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:29  107659.0      0.27      57.7      24.8 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:29  107648.8      0.27      57.7      24.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:30  107663.8      0.27      57.6      24.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:30  107669.1      0.27      57.6      24.8 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:30  107669.1      0.27      57.6      24.8 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:30  107669.1      0.27      57.6      24.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:30  107693.3      0.27      57.3      24.8 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:31  107692.5      0.26      56.0      24.8 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:31  107671.4      0.26      55.5      24.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:31  107656.7      0.26      54.6      24.8 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:32  107643.5      0.26      53.6      24.8 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:32  107638.1      0.26      53.2      24.8 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:32  107628.7      0.25      52.9      24.8 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:32  107612.7      0.25      52.3      24.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:33  107602.5      0.25      52.1      24.8                          
    0:01:33  107602.5      0.25      52.1      24.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:33  107602.5      0.25      49.5      21.8                          
    0:01:33  107578.6      0.25      49.6       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107607.4      0.25      49.8       0.0 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107609.7      0.25      49.6       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107609.4      0.25      49.6       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107627.2      0.25      49.5       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107629.5      0.25      49.5       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107625.2      0.25      49.4       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107618.0      0.25      49.1       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107623.6      0.25      49.0       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107618.0      0.25      48.9       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107658.4      0.25      48.6       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:34  107657.7      0.25      48.6       0.0                          
    0:01:34  107661.2      0.24      48.5       0.0                          
    0:01:34  107700.9      0.24      48.2       0.0                          
    0:01:34  107703.9      0.24      48.1       0.0                          
    0:01:35  107719.2      0.24      48.1       0.0                          
    0:01:35  107752.7      0.24      48.1       0.0                          
    0:01:35  107774.3      0.24      48.0       0.0                          
    0:01:35  107805.6      0.24      47.3       0.0                          
    0:01:35  107818.8      0.24      47.1       0.0                          
    0:01:35  107852.9      0.24      47.0       0.0                          
    0:01:35  107852.1      0.24      46.9       0.0                          
    0:01:35  107876.3      0.24      46.7       0.0                          
    0:01:35  107876.5      0.24      46.7       0.0                          
    0:01:35  107873.5      0.24      46.6       0.0                          
    0:01:35  107851.3      0.24      46.6       0.0                          
    0:01:35  107859.5      0.24      46.4       0.0                          
    0:01:35  107854.6      0.24      46.3       0.0                          
    0:01:35  107880.6      0.24      46.2       0.0                          
    0:01:36  107871.9      0.24      45.8       0.0                          
    0:01:36  107872.9      0.24      45.8       0.0                          
    0:01:36  107893.8      0.24      45.5       0.0                          
    0:01:36  107893.5      0.24      45.4       0.0                          
    0:01:36  107884.1      0.24      45.4       0.0                          
    0:01:36  107882.9      0.24      45.1       0.0                          
    0:01:36  107880.8      0.24      45.0       0.0                          
    0:01:36  107849.3      0.24      44.9       0.0                          
    0:01:36  107925.6      0.24      44.8       0.0                          
    0:01:36  107939.0      0.24      44.7       0.0                          
    0:01:36  107953.5      0.24      44.0       0.0                          
    0:01:36  107945.6      0.24      44.0       0.0                          
    0:01:36  107954.3      0.24      43.9       0.0                          
    0:01:36  107963.7      0.24      43.9       0.0                          
    0:01:36  107982.7      0.24      43.9       0.0                          
    0:01:36  107982.5      0.24      43.8       0.0                          
    0:01:37  107986.0      0.24      43.8       0.0                          
    0:01:37  107995.7      0.24      43.2       0.0                          
    0:01:37  108003.8      0.24      42.8       0.0                          
    0:01:37  108010.9      0.24      42.7       0.0                          
    0:01:37  108016.3      0.24      42.6       0.0                          
    0:01:37  108040.2      0.24      42.9       0.0                          
    0:01:37  108078.3      0.24      42.8       0.0                          
    0:01:37  108067.6      0.24      42.6       0.0                          
    0:01:37  108064.6      0.24      42.5       0.0                          
    0:01:37  108083.4      0.24      41.9       0.0                          
    0:01:37  108085.7      0.24      41.7       0.0                          
    0:01:37  108085.4      0.24      41.7       0.0                          
    0:01:37  108087.7      0.24      41.6       0.0                          
    0:01:37  108112.1      0.24      41.5       0.0                          
    0:01:37  108139.0      0.24      41.4       0.0                          
    0:01:38  108137.3      0.24      41.4       0.0                          
    0:01:38  108148.4      0.24      41.3       0.0                          
    0:01:38  108174.1      0.24      41.2       0.0                          
    0:01:38  108176.6      0.24      41.2       0.0                          
    0:01:38  108191.9      0.24      41.1       0.0                          
    0:01:38  108213.2      0.24      41.1       0.0                          
    0:01:38  108230.0      0.24      40.9       0.0                          
    0:01:38  108242.5      0.24      40.5       0.0                          
    0:01:38  108261.8      0.24      40.4       0.0                          
    0:01:38  108258.7      0.24      40.3       0.0                          
    0:01:38  108248.3      0.24      40.3       0.0                          
    0:01:38  108254.9      0.24      40.3       0.0                          
    0:01:38  108246.0      0.24      40.2       0.0                          
    0:01:38  108253.1      0.24      39.8       0.0                          
    0:01:38  108279.6      0.24      39.6       0.0                          
    0:01:38  108276.8      0.24      39.7       0.0                          
    0:01:39  108274.0      0.24      39.6       0.0                          
    0:01:39  108285.4      0.24      39.6       0.0                          
    0:01:39  108285.4      0.24      39.6       0.0                          
    0:01:39  108285.7      0.24      39.1       0.0                          
    0:01:39  108303.5      0.24      39.0       0.0                          
    0:01:39  108319.0      0.24      39.1       0.0                          
    0:01:39  108337.3      0.24      39.1       0.0                          
    0:01:39  108360.1      0.24      39.0       0.0                          
    0:01:39  108372.8      0.24      38.9       0.0                          
    0:01:39  108373.9      0.24      38.9       0.0                          
    0:01:39  108398.8      0.24      39.0       0.0                          
    0:01:39  108414.8      0.24      38.9       0.0                          
    0:01:39  108430.8      0.24      38.7       0.0                          
    0:01:39  108466.4      0.24      39.0       0.0                          
    0:01:39  108457.2      0.24      38.9       0.0                          
    0:01:39  108455.4      0.24      39.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:39  108455.4      0.24      39.0       0.0                          
    0:01:40  108455.4      0.24      39.0       0.0                          
    0:01:41  106485.8      0.24      36.4       0.0                          
    0:01:42  106010.8      0.24      36.4       0.0                          
    0:01:42  105702.6      0.24      36.4       0.1                          
    0:01:43  105555.2      0.24      36.4       0.1                          
    0:01:43  105501.5      0.24      36.4       0.1                          
    0:01:43  105501.5      0.24      36.4       0.1                          
    0:01:43  105539.1      0.24      36.7       0.0 genblk3[4].U_pe_border/U_acc/net59758
    0:01:44  105539.1      0.24      36.7       0.0                          
    0:01:45  104207.4      0.24      36.4       0.0                          
    0:01:45  103968.3      0.24      35.9       0.0                          
    0:01:45  103952.5      0.24      35.9       0.0                          
    0:01:45  103952.5      0.24      35.9       0.0                          
    0:01:45  103952.5      0.24      35.9       0.0                          
    0:01:45  103952.5      0.24      35.9       0.0                          
    0:01:45  103952.5      0.24      35.9       0.0                          
    0:01:45  103952.5      0.24      35.9       0.0                          
    0:01:45  103955.3      0.24      35.5       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:45  103976.9      0.23      35.8       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:45  104001.1      0.23      35.2       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104017.6      0.22      34.8       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104029.8      0.22      34.8       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104036.6      0.21      34.6       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104036.9      0.21      34.6       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104053.7      0.21      34.9       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104104.2      0.21      34.6       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104107.5      0.21      34.6       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104145.2      0.21      34.1       0.0 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104148.5      0.21      34.1       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104164.5      0.21      34.0       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104200.1      0.20      33.7       0.0 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104230.0      0.20      33.4       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104247.8      0.20      33.4       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104253.2      0.20      33.3       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:46  104253.9      0.20      33.3       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104258.5      0.20      33.3       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104258.5      0.20      33.3       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104259.3      0.20      33.0       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104260.5      0.20      33.0       0.0 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104268.4      0.20      33.1       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104282.7      0.20      32.9       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104282.9      0.20      32.9       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104289.0      0.19      32.6       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104311.6      0.19      32.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:47  104313.4      0.19      32.4       0.0 genblk3[5].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104334.8      0.19      32.5       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104335.3      0.19      32.5       0.0 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104339.1      0.19      32.2       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104344.2      0.19      32.2       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:47  104344.4      0.19      32.1       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104357.9      0.19      31.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104372.1      0.19      31.8       0.0 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104382.5      0.19      31.8       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104386.3      0.19      31.7       0.0 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104398.5      0.19      31.7       0.0 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104398.8      0.19      31.7       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:48  104401.1      0.19      31.7       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104425.5      0.19      31.4       0.0 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104442.8      0.19      31.4       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104443.3      0.19      31.4       0.0 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104443.5      0.19      31.3       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:48  104438.7      0.19      31.3       0.0                          
    0:01:48  104442.0      0.19      31.3       0.0                          
    0:01:48  104473.0      0.19      31.2       0.0                          
    0:01:49  104476.6      0.19      31.2       0.0                          
    0:01:49  104482.7      0.19      31.2       0.0                          
    0:01:49  104504.8      0.19      31.1       0.0                          
    0:01:49  104507.3      0.19      31.1       0.0                          
    0:01:49  104514.9      0.19      31.0       0.0                          
    0:01:49  104562.0      0.19      31.0       0.0                          
    0:01:49  104568.6      0.19      31.0       0.0                          
    0:01:49  104580.0      0.19      31.0       0.0                          
    0:01:49  104591.9      0.19      31.0       0.0                          
    0:01:49  104620.7      0.18      30.9       0.0                          
    0:01:49  104644.6      0.18      30.9       0.0                          
    0:01:49  104685.5      0.18      30.9       0.0                          
    0:01:49  104709.9      0.18      30.9       0.0                          
    0:01:49  104728.4      0.18      30.7       0.0                          
    0:01:49  104740.6      0.18      30.7       0.0                          
    0:01:50  104748.0      0.18      30.6       0.0                          
    0:01:50  104764.8      0.18      30.5       0.0                          
    0:01:50  104805.4      0.18      30.5       0.0                          
    0:01:50  104813.1      0.18      30.4       0.0                          
    0:01:50  104800.3      0.18      30.4       0.0                          
    0:01:50  104809.5      0.18      30.3       0.0                          
    0:01:50  104807.5      0.18      30.3       0.0                          
    0:01:50  104851.9      0.18      30.3       0.0                          
    0:01:50  104866.9      0.18      30.2       0.0                          
    0:01:50  104861.6      0.18      30.2       0.0                          
    0:01:50  104867.7      0.18      30.1       0.0                          
    0:01:50  104868.2      0.18      30.1       0.0                          
    0:01:50  104875.6      0.18      29.8       0.0                          
    0:01:50  104875.1      0.18      29.8       0.0                          
    0:01:50  104908.6      0.18      29.7       0.0                          
    0:01:50  104922.1      0.18      29.7       0.0                          
    0:01:50  104923.9      0.18      29.7       0.0                          
    0:01:51  104923.9      0.18      29.6       0.0                          
    0:01:51  104948.5      0.18      29.5       0.0                          
    0:01:51  104952.8      0.18      29.5       0.0                          
    0:01:51  104968.3      0.18      29.5       0.0                          
    0:01:51  104992.7      0.18      29.4       0.0                          
    0:01:51  105016.4      0.18      29.4       0.0                          
    0:01:51  105024.5      0.18      29.4       0.0                          
    0:01:51  105034.2      0.18      29.3       0.0                          
    0:01:51  105063.1      0.18      29.3       0.0                          
    0:01:51  105072.0      0.18      29.3       0.0                          
    0:01:51  105088.3      0.18      29.2       0.0                          
    0:01:51  105126.4      0.18      29.2       0.0                          
    0:01:51  105139.4      0.18      29.1       0.0                          
    0:01:51  105165.6      0.18      29.1       0.0                          
    0:01:51  105167.8      0.18      29.1       0.0                          
    0:01:52  105202.7      0.18      29.0       0.0                          
    0:01:52  105237.7      0.18      28.8       0.0                          
    0:01:52  105256.3      0.18      28.7       0.0                          
    0:01:52  105265.2      0.18      28.6       0.0                          
    0:01:52  105292.4      0.18      28.6       0.0                          
    0:01:52  105296.9      0.18      28.5       0.0                          
    0:01:52  105294.7      0.18      28.5       0.0                          
    0:01:52  105304.3      0.18      28.4       0.0                          
    0:01:52  105298.5      0.18      28.3       0.0                          
    0:01:52  105294.4      0.18      28.3       0.0                          
    0:01:52  105313.2      0.18      28.2       0.0                          
    0:01:52  105326.4      0.18      28.2       0.0                          
    0:01:52  105349.0      0.18      28.2       0.0                          
    0:01:52  105375.5      0.18      28.1       0.0                          
    0:01:52  105401.1      0.18      28.1       0.0                          
    0:01:52  105416.9      0.18      27.9       0.0                          
    0:01:53  105420.7      0.18      27.9       0.0                          
    0:01:53  105439.3      0.18      27.8       0.0                          
    0:01:53  105463.2      0.18      27.7       0.0                          
    0:01:53  105456.8      0.18      27.7       0.0                          
    0:01:53  105459.6      0.18      27.6       0.0                          
    0:01:53  105459.8      0.18      27.4       0.0                          
    0:01:53  105491.6      0.18      27.4       0.0                          
    0:01:53  105522.4      0.18      27.3       0.0                          
    0:01:53  105542.4      0.18      27.3       0.0                          
    0:01:53  105544.2      0.18      27.2       0.0                          
    0:01:53  105585.4      0.18      27.1       0.0                          
    0:01:53  105592.0      0.18      26.9       0.0                          
    0:01:53  105610.8      0.18      26.8       0.0                          
    0:01:53  105640.0      0.18      26.8       0.0                          
    0:01:53  105658.6      0.18      26.7       0.0                          
    0:01:53  105677.4      0.18      26.7       0.0                          
    0:01:53  105694.7      0.18      26.4       0.0                          
    0:01:53  105698.7      0.18      26.4       0.0                          
    0:01:54  105718.3      0.18      26.4       0.0                          
    0:01:54  105722.1      0.18      26.4       0.0                          
    0:01:54  105748.6      0.18      26.4       0.0                          
    0:01:54  105761.5      0.18      26.3       0.0                          
    0:01:54  105785.4      0.18      26.3       0.0                          
    0:01:54  105792.0      0.18      26.2       0.0                          
    0:01:54  105804.0      0.18      26.1       0.0                          
    0:01:54  105812.9      0.18      26.0       0.0                          
    0:01:54  105814.1      0.18      26.0       0.0                          
    0:01:54  105847.2      0.18      26.0       0.0                          
    0:01:54  105872.6      0.18      25.9       0.0                          
    0:01:54  105902.8      0.18      25.9       0.0                          
    0:01:54  105921.6      0.18      25.8       0.0                          
    0:01:54  105923.4      0.18      25.6       0.0                          
    0:01:54  105928.0      0.18      25.6       0.0                          
    0:01:54  105969.9      0.18      25.5       0.0                          
    0:01:54  105980.3      0.18      25.5       0.0                          
    0:01:54  105973.7      0.18      25.4       0.0                          
    0:01:55  105998.4      0.18      25.3       0.0                          
    0:01:55  106001.7      0.18      25.3       0.0                          
    0:01:55  106014.4      0.18      25.2       0.0                          
    0:01:55  106025.1      0.18      25.1       0.0                          
    0:01:55  106046.9      0.18      25.1       0.0                          
    0:01:55  106054.5      0.18      25.0       0.0                          
    0:01:55  106068.5      0.18      25.0       0.0                          
    0:01:55  106081.5      0.18      25.0       0.0                          
    0:01:55  106095.5      0.18      25.0       0.0                          
    0:01:55  106106.4      0.18      24.9       0.0                          
    0:01:55  106128.5      0.18      24.8       0.0                          
    0:01:55  106144.0      0.18      24.8       0.0                          
    0:01:55  106147.6      0.18      24.7       0.0                          
    0:01:55  106167.6      0.18      24.6       0.0                          
    0:01:55  106184.4      0.18      24.5       0.0                          
    0:01:55  106190.8      0.18      24.5       0.0                          
    0:01:55  106206.3      0.18      24.4       0.0                          
    0:01:55  106209.1      0.18      24.4       0.0                          
    0:01:56  106227.4      0.18      24.3       0.0                          
    0:01:56  106233.0      0.18      24.0       0.0                          
    0:01:56  106241.3      0.18      24.0       0.0                          
    0:01:56  106267.5      0.18      23.9       0.0                          
    0:01:56  106294.2      0.18      23.8       0.0                          
    0:01:56  106301.8      0.18      23.7       0.0                          
    0:01:56  106319.6      0.18      23.6       0.0                          
    0:01:56  106323.4      0.18      23.6       0.0                          
    0:01:56  106342.5      0.18      23.6       0.0                          
    0:01:56  106349.4      0.18      23.5       0.0                          
    0:01:56  106352.7      0.18      23.5       0.0                          
    0:01:56  106363.6      0.18      23.5       0.0                          
    0:01:56  106413.7      0.18      23.4       0.0                          
    0:01:56  106418.2      0.18      23.4       0.0                          
    0:01:56  106428.6      0.18      23.3       0.0                          
    0:01:56  106438.8      0.18      23.3       0.0                          
    0:01:57  106451.3      0.18      23.3       0.0                          
    0:01:57  106467.3      0.18      23.3       0.0                          
    0:01:57  106475.2      0.18      23.3       0.0                          
    0:01:57  106517.9      0.18      23.2       0.0                          
    0:01:57  106521.4      0.18      23.2       0.0                          
    0:01:57  106524.7      0.18      23.1       0.0                          
    0:01:57  106517.9      0.18      23.0       0.0                          
    0:01:57  106543.0      0.18      22.8       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:57  106568.7      0.18      22.7       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:57  106573.5      0.17      22.8       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:57  106583.2      0.17      22.7       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[31]/D
    0:01:57  106606.3      0.17      22.7       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:57  106608.3      0.17      22.8       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:57  106609.1      0.17      22.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:58  106612.6      0.17      22.6       0.0 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:58  106620.0      0.17      22.7       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:58  106633.5      0.16      22.7       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:58  106636.3      0.16      22.7       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D
    0:01:59  106636.3      0.16      22.6       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 10:12:08 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    160
    Unconnected ports (LINT-28)                                   160

Cells                                                             495
    Connected to power or ground (LINT-32)                        480
    Nets connected to multiple pins on same cell (LINT-33)         15
--------------------------------------------------------------------------------

Warning: In design 'mul_border_WIDTH16_DEPTH4_0', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_0', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_0', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_0', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_1', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_1', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_1', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_1', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_2', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_2', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_2', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_2', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_3', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_3', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_3', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_3', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_4', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_4', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_4', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_4', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_5', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_5', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_5', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_5', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_6', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_6', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_6', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_6', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_7', port 'i_idx[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_7', port 'i_idx[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_7', port 'i_idx[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16_DEPTH4_7', port 'i_idx[0]' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_0_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_0_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_56_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_56_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_48_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_48_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_40_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_40_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_32_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_32_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_24_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_24_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_16_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_16_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_8_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_8_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_63_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_63_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_62_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_62_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_61_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_61_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_60_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_60_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_59_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_59_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_58_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_58_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_55_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_55_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_54_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_54_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_53_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_53_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_52_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_52_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_51_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_51_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_50_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_50_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_47_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_47_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_46_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_46_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_45_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_45_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_44_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_44_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_43_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_43_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_42_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_42_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_39_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_39_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_38_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_38_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_37_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_37_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_36_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_36_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_35_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_35_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_34_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_34_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_31_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_31_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_30_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_30_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_29_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_29_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_28_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_28_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_27_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_27_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_26_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_26_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_23_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_23_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_22_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_22_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_21_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_21_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_20_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_20_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_19_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_19_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_18_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_18_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_15_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_15_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_14_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_14_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_13_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_13_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_12_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_12_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_11_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_11_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_10_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_10_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_7_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_7_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_6_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_6_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_5_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_5_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_4_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_4_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_57_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_57_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_49_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_49_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_41_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_41_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_33_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_33_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_25_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_25_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_17_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_17_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_9_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_9_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_1_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH32_1_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_8', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[0].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[1].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[2].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[3].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[4].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[4].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[4].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[4].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[5].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[5].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[5].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[5].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[6].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[6].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[6].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[6].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'idx[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[31]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[30]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[29]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[28]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[27]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[26]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[25]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[24]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[23]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[22]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[21]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[20]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[19]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[18]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[17]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[16]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_8', a pin on submodule 'genblk3[7].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_0', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_0', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_0', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_0', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_0', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_1', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_1', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_2', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_2', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_3', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_3', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_4', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_4', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_5', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_5', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_6', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_6', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_7', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_border_IWIDTH16_IDEPTH4_OWIDTH32_7', a pin on submodule 'U_mul_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_1', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_1', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_2', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_2', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_3', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_3', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_4', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_4', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_5', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_5', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_6', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_6', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_7', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_7', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_8', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_8', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_9', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_9', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_10', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_10', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_11', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_11', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_12', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_12', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_13', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_13', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_14', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_14', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_15', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_15', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_16', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_16', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_17', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_17', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_18', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_18', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_19', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_19', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_20', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_20', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_21', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_21', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_22', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_22', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_23', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_23', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_24', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_24', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_25', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_25', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_26', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_26', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_27', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_27', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_28', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_28', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_29', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_29', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_30', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_30', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_31', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_31', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_32', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_32', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_33', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_33', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_34', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_34', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_35', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_35', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_36', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_36', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_37', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_37', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_38', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_38', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_39', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_39', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_40', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_40', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_41', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_41', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_42', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_42', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_43', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_43', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_44', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_44', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_45', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_45', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_46', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_46', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_47', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_47', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_48', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_48', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_49', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_49', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_50', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_50', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_51', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_51', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_52', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_52', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_53', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_53', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_54', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_54', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_55', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner_IWIDTH16_IDEPTH4_OWIDTH32_55', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_1', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_2', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_3', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_4', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_5', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_6', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_7', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_8', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_9', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_10', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_11', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_12', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_13', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_14', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_15', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_16', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_17', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_18', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_19', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_20', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_21', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_22', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_23', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_24', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_25', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_26', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_27', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_28', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_29', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_30', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_31', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_32', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_33', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_34', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_35', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_36', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_37', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_38', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_39', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_40', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_41', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_42', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_43', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_44', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_45', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_46', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_47', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_48', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_49', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_50', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_51', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_52', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_53', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_54', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_55', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_56', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_57', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_58', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_59', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_60', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_61', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_62', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH32_63', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[0].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[1].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[2].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[3].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[4].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[5].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[6].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'idx[3]', 'idx[2]'', 'idx[1]', 'idx[0]', 'ofm[31]', 'ofm[30]', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[31]', 'ofm[30]'', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[31]', 'ofm[30]'', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[31]', 'ofm[30]'', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[31]', 'ofm[30]'', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[31]', 'ofm[30]'', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[31]', 'ofm[30]'', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_8', the same net is connected to more than one pin on submodule 'genblk3[7].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[31]', 'ofm[30]'', 'ofm[29]', 'ofm[28]', 'ofm[27]', 'ofm[26]', 'ofm[25]', 'ofm[24]', 'ofm[23]', 'ofm[22]', 'ofm[21]', 'ofm[20]', 'ofm[19]', 'ofm[18]', 'ofm[17]', 'ofm[16]', 'ofm[15]', 'ofm[14]', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 112 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_8 has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_8'
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:46  117867.2      5.77    6177.8       6.5                                0.00  
    0:02:46  117428.8      5.78    6160.8       6.5                                0.00  
    0:02:46  117428.8      5.78    6160.8       6.5                                0.00  
    0:02:47  117428.3      5.76    6160.4       6.5                                0.00  
    0:02:47  117428.3      5.76    6160.4       6.5                                0.00  
    0:02:53  104383.0      6.08    5472.8       6.3                                0.00  
    0:02:55  104342.1      5.76    5478.2       6.2                                0.00  
    0:02:55  104349.7      5.75    5459.7       6.3                                0.00  
    0:02:56  104358.1      5.75    5444.6       6.3                                0.00  
    0:02:56  104360.9      5.75    5431.7       6.3                                0.00  
    0:02:57  104375.2      5.75    5416.0       6.2                                0.00  
    0:02:57  104378.2      5.75    5403.8       6.2                                0.00  
    0:02:58  104381.0      5.75    5392.3       6.2                                0.00  
    0:02:58  104388.9      5.75    5392.2       6.2                                0.00  
    0:02:58  104400.1      5.75    5387.5       6.2                                0.00  
    0:02:58  104410.5      5.75    5385.7       6.2                                0.00  
    0:02:58  104410.5      5.75    5385.7       6.2                                0.00  
    0:02:58  104410.5      5.75    5385.7       6.2                                0.00  
    0:02:59  104507.8      5.74    5332.1       0.0                                0.00  
    0:02:59  104507.8      5.74    5332.1       0.0                                0.00  
    0:02:59  104507.8      5.74    5332.1       0.0                                0.00  
    0:02:59  104507.8      5.74    5332.1       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:59  104507.8      5.74    5332.1       0.0                                0.00  
    0:02:59  104532.0      5.64    5330.5       0.0 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:02:59  104560.4      5.60    5326.7       0.0 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:02:59  104613.5      5.56    5322.3       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104650.1      5.53    5316.2       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104671.7      5.51    5310.5       0.0 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104717.7      5.50    5305.9       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104732.5      5.49    5303.4       0.1 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104773.9      5.48    5294.6       0.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104798.3      5.46    5290.1       0.2 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104813.6      5.46    5288.6       0.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104821.9      5.45    5287.2       0.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104850.2      5.43    5274.3       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:00  104888.8      5.41    5267.3       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:00  104937.6      5.40    5257.1       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  104983.6      5.39    5250.4       0.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:01  104997.6      5.39    5248.4       0.2 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105009.8      5.38    5247.0       0.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105026.0      5.37    5237.4       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105055.5      5.36    5231.8       0.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105097.2      5.35    5225.2       0.2 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105111.9      5.35    5221.9       0.2 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[29]/D      0.00  
    0:03:01  105132.3      5.34    5216.0       0.2 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105131.7      5.34    5214.4       0.2 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105145.7      5.34    5211.0       0.2 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105184.6      5.33    5205.0       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105188.4      5.33    5203.5       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:01  105232.1      5.31    5197.9       0.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105258.3      5.31    5196.9       0.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:02  105313.7      5.31    5188.0       0.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105330.0      5.30    5182.7       0.2 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105377.8      5.30    5176.3       0.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105398.1      5.29    5170.1       0.2 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105440.8      5.28    5168.5       0.2 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105478.7      5.28    5162.5       0.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105485.3      5.27    5157.8       0.2 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105488.8      5.27    5157.5       0.2 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105549.8      5.26    5149.0       0.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:02  105557.9      5.25    5140.3       0.2 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105597.8      5.24    5136.2       0.2 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105632.4      5.23    5130.3       0.2 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105674.1      5.22    5124.5       0.2 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105703.8      5.21    5116.7       0.2 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105731.3      5.21    5109.5       0.2 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105758.7      5.20    5106.3       0.2 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105771.9      5.20    5098.4       0.2 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105787.9      5.19    5092.0       0.2 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105813.1      5.18    5087.3       0.2 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105833.2      5.17    5082.5       0.2 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105856.8      5.17    5079.9       0.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:03  105869.0      5.16    5078.9       0.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:03  105878.4      5.16    5076.2       0.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  105895.7      5.15    5071.3       0.2 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  105893.9      5.14    5056.3       0.6 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  105955.7      5.14    5048.0       0.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  106005.8      5.13    5041.4       0.6 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  106030.1      5.12    5036.3       0.6 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  106035.0      5.12    5035.8       0.6 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  106047.7      5.11    5028.0       0.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:04  106080.7      5.10    5025.7       0.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  106100.5      5.10    5020.9       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:04  106102.6      5.09    5019.0       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:04  106112.5      5.09    5018.5       0.6 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:04  106121.4      5.09    5017.3       0.6 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106143.0      5.09    5014.3       0.6 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106157.5      5.09    5005.1       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:05  106179.8      5.09    5001.4       0.6 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106194.8      5.08    5001.0       0.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:05  106219.7      5.08    4997.8       0.6 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106236.3      5.07    4983.2       0.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106292.2      5.06    4984.3       0.9 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[29]/D      0.00  
    0:03:05  106314.0      5.06    4981.1       0.5 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106341.2      5.05    4976.2       1.2 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106378.1      5.05    4968.0       1.3 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106409.1      5.04    4958.1       1.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106455.6      5.04    4958.1       1.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:05  106485.1      5.03    4956.2       1.9 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:05  106497.8      5.03    4956.0       1.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106500.6      5.03    4955.5       1.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:06  106545.6      5.03    4955.7       1.9 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106574.5      5.02    4956.4       1.9 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106598.2      5.02    4952.3       1.9 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106626.6      5.02    4953.8       1.9 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106658.9      5.01    4949.0       1.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106684.6      5.01    4947.8       1.9 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106708.5      5.00    4942.2       1.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:06  106737.9      5.00    4937.7       1.9 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106751.2      4.99    4924.0       1.9 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:06  106776.1      4.99    4922.2       1.9 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  106830.7      4.98    4916.8       1.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  106888.9      4.98    4914.2       1.9 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  106931.9      4.97    4914.1       1.9 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  106949.6      4.97    4905.8       1.9 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  106981.4      4.96    4898.9       2.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:07  107020.8      4.96    4893.6       2.9 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107053.3      4.95    4895.9       2.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107059.9      4.95    4896.3       2.9 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107083.6      4.95    4897.1       2.9 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:07  107110.0      4.94    4897.8       2.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107132.4      4.94    4897.6       2.2 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107167.7      4.93    4893.8       2.2 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107205.1      4.93    4888.5       2.2 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107241.1      4.92    4884.6       2.2 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:07  107250.3      4.92    4878.2       2.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:08  107289.2      4.91    4873.7       2.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107294.0      4.91    4870.1       2.2 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107319.4      4.91    4863.5       2.2 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107375.1      4.90    4856.6       2.2 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107415.0      4.90    4854.5       2.2 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107425.1      4.90    4850.3       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:08  107450.1      4.89    4847.2       2.2 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107463.8      4.89    4843.3       2.2 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:08  107496.1      4.88    4832.5       2.2 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107530.9      4.88    4832.8       2.2 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107589.8      4.87    4831.2       2.4 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:08  107619.1      4.86    4821.4       2.4 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107624.4      4.86    4820.9       2.4 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107643.5      4.85    4811.8       2.4 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107655.9      4.85    4804.3       2.4 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107664.8      4.84    4802.5       2.4 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107679.0      4.84    4796.0       2.4 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107705.5      4.84    4796.3       2.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107738.3      4.83    4794.1       2.4 genblk3[6].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107754.5      4.83    4793.7       2.4 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107790.6      4.82    4793.6       2.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107811.7      4.82    4790.3       2.4 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:09  107840.2      4.82    4787.7       2.4 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:09  107869.1      4.81    4783.2       2.4 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  107904.2      4.81    4777.8       2.4 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  107946.1      4.80    4773.7       2.4 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:10  107965.2      4.80    4771.5       2.4 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  107980.4      4.79    4768.8       2.4 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108017.8      4.79    4762.8       2.2 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108071.7      4.78    4756.9       2.2 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108116.4      4.78    4755.7       2.2 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108119.5      4.77    4753.0       2.2 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:10  108174.1      4.77    4746.5       2.2 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:10  108211.0      4.76    4741.3       1.7 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108244.8      4.76    4742.6       1.7 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108265.6      4.74    4739.9       1.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108285.7      4.74    4733.4       1.7 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:10  108293.0      4.74    4732.5       1.7 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108314.1      4.74    4725.3       0.9 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108327.6      4.73    4723.3       0.9 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108355.3      4.73    4722.5       0.9 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108372.8      4.72    4719.3       0.9 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108413.0      4.71    4713.6       0.9 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108460.5      4.71    4713.3       0.9 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108488.2      4.71    4706.1       0.9 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108526.1      4.71    4708.2       0.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108559.4      4.70    4704.3       0.9 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108574.9      4.70    4700.5       1.7 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108588.9      4.69    4697.7       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:11  108613.5      4.69    4685.0       1.7 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108625.0      4.68    4682.4       1.7 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:11  108631.6      4.68    4680.8       1.7 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:12  108633.6      4.68    4679.9       1.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108663.1      4.67    4678.7       1.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108680.4      4.67    4670.5       1.7 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108746.9      4.67    4670.4       1.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108753.3      4.66    4667.0       1.7 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108771.9      4.65    4658.3       1.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108780.0      4.65    4654.3       1.7 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108798.0      4.65    4650.0       1.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108809.0      4.64    4643.3       1.7 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108832.8      4.64    4639.9       1.7 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108854.7      4.64    4630.5       1.7 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108901.0      4.63    4627.5       1.7 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:12  108903.8      4.62    4626.9       1.7 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108928.2      4.62    4626.6       1.7 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:12  108934.5      4.62    4625.1       1.7 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  108950.5      4.61    4623.4       1.7 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  108945.4      4.61    4622.8       1.7 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  108962.5      4.61    4618.0       1.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109009.0      4.60    4613.0       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109010.2      4.60    4611.7       1.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109041.0      4.59    4606.3       1.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109036.7      4.59    4602.9       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:13  109038.2      4.59    4594.3       1.8 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109040.5      4.58    4585.7       1.8 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109061.3      4.57    4581.1       1.8 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109117.5      4.57    4583.2       1.8 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109132.2      4.57    4577.3       1.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109132.0      4.56    4573.7       1.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:13  109153.3      4.56    4570.7       1.8 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109168.3      4.56    4567.4       1.8 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109178.5      4.55    4559.0       1.8 genblk3[7].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109209.2      4.55    4555.9       1.8 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:14  109214.8      4.55    4554.6       1.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109235.2      4.54    4551.7       1.8 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109244.1      4.54    4549.9       1.8 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109236.4      4.53    4546.3       1.8 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109247.9      4.53    4546.6       1.8 genblk3[1].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109270.0      4.52    4548.0       1.8 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109288.5      4.52    4543.6       1.8 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:14  109300.0      4.52    4545.4       1.8 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:15  109319.3      4.52    4548.4       1.8 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:15  109332.2      4.51    4545.0       1.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:15  109352.6      4.51    4545.9       1.7 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:15  109368.1      4.51    4543.0       1.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:15  109371.4      4.50    4542.9       1.6 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:15  109352.1      4.50    4538.7       1.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:15  109351.0      4.50    4538.6       1.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:15  109350.3      4.50    4538.2       1.6 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:15  109381.3      4.50    4538.2       1.6                                0.00  
    0:03:16  109377.5      4.50    4536.4       1.6 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:16  109380.0      4.50    4536.3       1.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:16  109391.7      4.50    4535.4       1.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:16  109391.7      4.50    4535.4       1.6 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:16  109401.4      4.49    4529.5       1.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:16  109402.1      4.49    4526.9       1.6 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:16  109396.0      4.49    4525.3       1.6 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:19  109390.4      4.49    4523.3       1.6 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109385.1      4.49    4519.2       1.6 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109383.8      4.49    4518.9       1.6 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109389.4      4.49    4513.1       1.6 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:20  109391.7      4.49    4512.9       1.6 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:20  109399.1      4.49    4510.4       1.7 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109403.1      4.48    4507.1       1.7 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109426.8      4.48    4504.9       1.7 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109438.5      4.48    4505.0       1.7 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109452.7      4.48    4500.4       1.7 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109451.2      4.48    4496.7       1.7 genblk3[1].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:20  109454.2      4.48    4495.4       1.7 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109469.7      4.47    4491.2       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109486.8      4.47    4487.5       1.7 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109488.0      4.47    4486.9       1.7 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109489.8      4.47    4484.6       1.7 genblk3[2].genblk1[4].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:21  109498.5      4.46    4482.6       1.7 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:21  109497.2      4.46    4481.0       1.7 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109497.2      4.46    4479.8       1.7 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:21  109499.7      4.46    4479.1       1.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:21  109507.3      4.46    4475.0       1.7 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109519.0      4.46    4473.0       1.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109522.6      4.45    4472.7       1.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109525.1      4.45    4472.6       1.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:21  109532.8      4.45    4471.0       1.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109542.2      4.45    4468.5       0.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109558.4      4.44    4466.3       0.9 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:21  109578.5      4.44    4465.5       0.9 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:22  109573.7      4.44    4464.1       0.9 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109572.9      4.44    4460.2       0.9 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109568.6      4.44    4452.5       0.9 genblk3[0].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109570.9      4.44    4452.4       0.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:22  109592.5      4.43    4450.8       0.9 genblk3[4].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109596.3      4.43    4448.4       0.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109606.0      4.43    4445.2       0.9 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109620.7      4.43    4442.8       0.9 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[29]/D      0.00  
    0:03:22  109633.7      4.42    4439.7       0.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109656.0      4.42    4439.6       0.9 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:22  109658.3      4.42    4438.4       0.9 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109666.4      4.42    4437.4       0.9 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:22  109669.0      4.42    4435.6       0.9 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109670.5      4.42    4435.6       0.9 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:23  109686.5      4.42    4436.1       0.9 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109694.7      4.42    4434.4       0.9 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[29]/D      0.00  
    0:03:23  109719.0      4.41    4436.0       0.9 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109722.4      4.41    4432.5       0.9 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109737.6      4.41    4430.3       0.9 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109776.7      4.40    4431.3       0.9 genblk3[5].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109771.9      4.40    4428.9       0.9 genblk3[2].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109786.9      4.40    4430.4       0.9 genblk3[2].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109802.4      4.39    4430.0       0.9 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:23  109804.4      4.39    4422.6       1.6 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109789.7      4.39    4421.5       1.6 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109802.7      4.39    4417.9       1.6 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:23  109820.2      4.39    4421.2       1.6 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:24  109824.5      4.39    4413.9       1.6 genblk3[0].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:24  109836.2      4.38    4414.4       1.6 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:24  109842.8      4.38    4413.2       1.6 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:24  109868.7      4.38    4416.6       1.6 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:24  109872.6      4.38    4416.4       1.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:24  109889.1      4.38    4414.7       1.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:24  109891.6      4.38    4414.6       1.6                                0.00  
    0:03:27  108904.3      4.38    4522.5       1.6                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:28  108904.3      4.38    4522.5       1.6                                0.00  
    0:03:28  108900.2      4.38    4522.3       0.1 net229043                      0.00  
    0:03:29  108902.5      4.38    4522.3       0.1 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:29  108909.3      4.38    4519.7       0.1 genblk3[6].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108910.6      4.37    4519.1       0.1 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108913.2      4.37    4518.9       0.1 genblk3[7].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108913.2      4.37    4515.6       0.1 genblk3[3].genblk1[2].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108922.1      4.37    4509.4       0.1 genblk3[0].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108929.2      4.37    4505.8       0.1 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108930.7      4.37    4505.5       0.1 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108928.4      4.37    4501.4       0.1 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108930.4      4.36    4495.2       0.1 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108935.8      4.36    4492.5       0.1 genblk3[4].genblk1[4].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:29  108944.9      4.36    4491.4       0.1 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[29]/D      0.00  
    0:03:30  108946.2      4.36    4491.3       0.0 net270493                      0.00  
    0:03:30  108948.5      4.36    4490.4       0.0 net241768                      0.00  
    0:03:30  108954.3      4.36    4490.0       0.0                                0.00  
    0:03:30  108956.9      4.36    4489.0       0.0                                0.00  
    0:03:30  108957.9      4.36    4488.2       0.0                                0.00  
    0:03:30  108955.1      4.36    4486.9       0.0                                0.00  
    0:03:30  108937.6      4.36    4482.2       0.0                                0.00  
    0:03:30  108928.7      4.36    4480.1       0.0                                0.00  
    0:03:31  108918.7      4.36    4477.6       0.0                                0.00  
    0:03:31  108916.7      4.36    4475.8       0.0                                0.00  
    0:03:31  108943.7      4.36    4473.7       0.0                                0.00  
    0:03:31  108946.5      4.36    4473.0       0.0                                0.00  
    0:03:31  108938.8      4.36    4470.9       0.0                                0.00  
    0:03:31  108945.2      4.36    4470.5       0.0                                0.00  
    0:03:31  108948.2      4.36    4467.0       0.0                                0.00  
    0:03:31  108946.2      4.36    4466.2       0.0                                0.00  
    0:03:31  108949.2      4.36    4465.0       0.0                                0.00  
    0:03:31  108956.9      4.36    4463.6       0.0                                0.00  
    0:03:31  108977.5      4.36    4459.1       0.0                                0.00  
    0:03:31  108976.2      4.36    4457.3       0.0                                0.00  
    0:03:31  108971.6      4.36    4452.6       0.0                                0.00  
    0:03:32  108975.4      4.36    4452.2       0.0                                0.00  
    0:03:32  108976.2      4.36    4451.8       0.0                                0.00  
    0:03:32  108985.6      4.36    4449.0       0.0                                0.00  
    0:03:32  108988.4      4.36    4447.6       0.0                                0.00  
    0:03:32  108982.5      4.36    4445.1       0.0                                0.00  
    0:03:32  108990.9      4.36    4442.9       0.0                                0.00  
    0:03:32  108997.8      4.36    4441.7       0.0                                0.00  
    0:03:32  109008.7      4.36    4440.6       0.0                                0.00  
    0:03:32  108991.9      4.36    4438.1       0.0                                0.00  
    0:03:32  109024.2      4.36    4435.6       0.0                                0.00  
    0:03:32  109029.3      4.36    4431.5       0.0                                0.00  
    0:03:32  109017.1      4.36    4428.6       0.0                                0.00  
    0:03:33  109017.1      4.36    4426.8       0.0                                0.00  
    0:03:33  109031.3      4.36    4424.9       0.0                                0.00  
    0:03:33  109012.8      4.36    4421.4       0.0                                0.00  
    0:03:33  109004.4      4.36    4419.2       0.0                                0.00  
    0:03:33  109022.2      4.36    4416.8       0.0                                0.00  
    0:03:33  109040.5      4.36    4415.9       0.0                                0.00  
    0:03:33  109033.4      4.36    4412.2       0.0                                0.00  
    0:03:33  109018.9      4.36    4409.2       0.0                                0.00  
    0:03:33  109020.9      4.36    4408.5       0.0                                0.00  
    0:03:33  109006.7      4.36    4405.3       0.0                                0.00  
    0:03:33  109005.7      4.36    4405.0       0.0                                0.00  
    0:03:33  109019.4      4.36    4398.6       0.0                                0.00  
    0:03:34  109026.0      4.36    4398.1       0.0                                0.00  
    0:03:34  109025.7      4.36    4390.2       0.0                                0.00  
    0:03:34  109022.2      4.36    4388.2       0.0                                0.00  
    0:03:34  109020.9      4.36    4387.2       0.0                                0.00  
    0:03:34  109036.2      4.36    4385.4       0.0                                0.00  
    0:03:34  109041.5      4.36    4382.6       0.0                                0.00  
    0:03:34  109047.3      4.36    4380.1       0.0                                0.00  
    0:03:34  109054.7      4.36    4379.5       0.0                                0.00  
    0:03:34  109086.7      4.36    4374.3       0.0                                0.00  
    0:03:34  109096.1      4.36    4372.9       0.0                                0.00  
    0:03:34  109090.0      4.36    4371.9       0.0                                0.00  
    0:03:34  109083.4      4.36    4367.6       0.0                                0.00  
    0:03:34  109082.7      4.36    4364.0       0.0                                0.00  
    0:03:34  109096.9      4.36    4358.1       0.0                                0.00  
    0:03:35  109103.5      4.36    4355.5       0.0                                0.00  
    0:03:35  109109.1      4.36    4351.0       0.0                                0.00  
    0:03:35  109092.8      4.36    4348.7       0.0                                0.00  
    0:03:35  109104.3      4.36    4344.8       0.0                                0.00  
    0:03:35  109092.3      4.36    4339.1       0.0                                0.00  
    0:03:35  109097.2      4.36    4338.2       0.0                                0.00  
    0:03:35  109105.0      4.36    4335.7       0.0                                0.00  
    0:03:35  109102.5      4.36    4333.8       0.0                                0.00  
    0:03:35  109103.0      4.36    4332.9       0.0                                0.00  
    0:03:35  109114.2      4.36    4330.4       0.0                                0.00  
    0:03:35  109133.5      4.36    4326.0       0.0                                0.00  
    0:03:35  109138.6      4.36    4323.3       0.0                                0.00  
    0:03:35  109133.8      4.36    4320.4       0.0                                0.00  
    0:03:36  109178.0      4.36    4318.5       0.0                                0.00  
    0:03:36  109178.7      4.36    4315.0       0.0                                0.00  
    0:03:36  109203.9      4.36    4313.7       0.0                                0.00  
    0:03:36  109216.4      4.36    4311.7       0.0                                0.00  
    0:03:36  109203.1      4.36    4305.1       0.0                                0.00  
    0:03:36  109198.3      4.36    4302.6       0.0                                0.00  
    0:03:36  109198.3      4.36    4300.4       0.0                                0.00  
    0:03:36  109203.1      4.36    4297.3       0.0                                0.00  
    0:03:36  109220.2      4.36    4294.6       0.0                                0.00  
    0:03:36  109219.7      4.36    4289.9       0.0                                0.00  
    0:03:36  109244.8      4.36    4284.6       0.0                                0.00  
    0:03:36  109251.4      4.36    4282.3       0.0                                0.00  
    0:03:36  109289.0      4.36    4280.9       0.0                                0.00  
    0:03:37  109301.7      4.36    4278.4       0.0                                0.00  
    0:03:37  109316.0      4.36    4276.3       0.0                                0.00  
    0:03:37  109319.8      4.36    4274.5       0.0                                0.00  
    0:03:37  109325.9      4.36    4270.4       0.0                                0.00  
    0:03:37  109352.6      4.36    4266.3       0.0                                0.00  
    0:03:37  109352.3      4.36    4268.8       0.0                                0.00  
    0:03:37  109368.1      4.36    4264.5       0.0                                0.00  
    0:03:37  109366.3      4.36    4261.5       0.0                                0.00  
    0:03:37  109368.6      4.36    4258.0       0.0                                0.00  
    0:03:37  109399.6      4.36    4250.3       0.0                                0.00  
    0:03:37  109405.2      4.36    4248.5       0.0                                0.00  
    0:03:37  109417.9      4.36    4247.3       0.0                                0.00  
    0:03:37  109420.2      4.36    4242.2       0.0                                0.00  
    0:03:37  109423.5      4.36    4239.5       0.0                                0.00  
    0:03:38  109418.4      4.36    4235.4       0.0                                0.00  
    0:03:38  109424.2      4.36    4233.3       0.0                                0.00  
    0:03:38  109453.2      4.36    4232.4       0.0                                0.00  
    0:03:38  109443.3      4.36    4228.4       0.0                                0.00  
    0:03:38  109479.1      4.36    4224.5       0.0                                0.00  
    0:03:38  109478.9      4.36    4221.4       0.0                                0.00  
    0:03:38  109473.8      4.36    4214.9       0.0                                0.00  
    0:03:38  109480.2      4.36    4209.7       0.0                                0.00  
    0:03:38  109457.0      4.36    4206.9       0.0                                0.00  
    0:03:38  109459.1      4.36    4205.5       0.0                                0.00  
    0:03:38  109457.5      4.36    4204.3       0.0                                0.00  
    0:03:38  109499.2      4.36    4205.4       0.0                                0.00  
    0:03:39  109514.2      4.36    4199.9       0.0                                0.00  
    0:03:39  109517.0      4.36    4198.3       0.0                                0.00  
    0:03:39  109521.1      4.36    4197.1       0.0                                0.00  
    0:03:39  109565.8      4.36    4194.5       0.0                                0.00  
    0:03:39  109588.2      4.36    4191.1       0.0                                0.00  
    0:03:39  109588.9      4.36    4188.6       0.0                                0.00  
    0:03:39  109581.8      4.36    4186.8       0.0                                0.00  
    0:03:39  109598.3      4.36    4180.9       0.0                                0.00  
    0:03:39  109588.9      4.36    4180.2       0.0                                0.00  
    0:03:39  109600.1      4.36    4178.8       0.0                                0.00  
    0:03:39  109611.0      4.36    4174.7       0.0                                0.00  
    0:03:40  109628.3      4.36    4174.8       0.0                                0.00  
    0:03:40  109651.2      4.36    4172.5       0.0                                0.00  
    0:03:40  109661.4      4.36    4171.3       0.0                                0.00  
    0:03:40  109667.2      4.36    4167.2       0.0                                0.00  
    0:03:40  109676.6      4.36    4163.0       0.0                                0.00  
    0:03:40  109668.5      4.36    4161.3       0.0                                0.00  
    0:03:40  109667.5      4.36    4159.3       0.0                                0.00  
    0:03:40  109666.4      4.36    4158.2       0.0                                0.00  
    0:03:40  109659.8      4.36    4154.3       0.0                                0.00  
    0:03:40  109650.4      4.36    4152.7       0.0                                0.00  
    0:03:40  109650.4      4.36    4152.0       0.0                                0.00  
    0:03:40  109647.1      4.36    4149.7       0.0                                0.00  
    0:03:40  109627.8      4.36    4146.4       0.0                                0.00  
    0:03:40  109630.4      4.36    4145.1       0.0                                0.00  
    0:03:40  109635.4      4.36    4144.2       0.0                                0.00  
    0:03:40  109649.9      4.36    4141.7       0.0                                0.00  
    0:03:41  109649.9      4.36    4139.6       0.0                                0.00  
    0:03:41  109692.1      4.36    4137.1       0.0                                0.00  
    0:03:41  109687.3      4.36    4136.4       0.0                                0.00  
    0:03:41  109692.4      4.36    4135.1       0.0                                0.00  
    0:03:41  109684.7      4.36    4133.8       0.0                                0.00  
    0:03:41  109690.3      4.36    4133.0       0.0                                0.00  
    0:03:41  109708.6      4.36    4132.0       0.0                                0.00  
    0:03:41  109708.6      4.36    4131.8       0.0                                0.00  
    0:03:41  109708.6      4.36    4131.7       0.0                                0.00  
    0:03:41  109702.0      4.36    4131.3       0.0                                0.00  
    0:03:41  109759.7      4.36    4130.8       0.0                                0.00  
    0:03:41  109750.1      4.36    4129.9       0.0                                0.00  
    0:03:41  109750.1      4.36    4129.6       0.0                                0.00  
    0:03:41  109758.2      4.36    4129.4       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:41  109758.2      4.36    4129.4       0.0                                0.00  
    0:03:41  109758.2      4.36    4129.4       0.0                                0.00  
    0:03:43  106790.5      4.36    4104.2       0.0                                0.00  
    0:03:45  105602.9      4.36    4094.9       0.0                                0.00  
    0:03:45  105235.4      4.36    4094.6       0.0                                0.00  
    0:03:45  105166.3      4.36    4094.5       0.0                                0.00  
    0:03:45  105151.6      4.36    4094.6       0.0                                0.00  
    0:03:45  105143.9      4.36    4094.6       0.0                                0.00  
    0:03:45  105132.8      4.36    4094.6       0.0                                0.00  
    0:03:45  105123.9      4.36    4094.6       0.0                                0.00  
    0:03:45  105112.4      4.36    4094.6       0.0                                0.00  
    0:03:46  105106.1      4.36    4094.6       0.0                                0.00  
    0:03:46  105097.2      4.36    4094.6       0.0                                0.00  
    0:03:46  105090.8      4.36    4094.6       0.0                                0.00  
    0:03:46  105085.7      4.36    4094.6       0.0                                0.00  
    0:03:46  105080.7      4.36    4094.6       0.0                                0.00  
    0:03:46  105074.3      4.36    4094.6       0.0                                0.00  
    0:03:46  105074.3      4.36    4094.6       0.0                                0.00  
    0:03:47  105085.0      4.36    4094.5       0.0                                0.00  
    0:03:48  104297.9      4.40    4092.4       0.0                                0.00  
    0:03:48  104007.4      4.40    4112.9       0.0                                0.00  
    0:03:49  103941.1      4.40    4113.0       0.0                                0.00  
    0:03:49  103939.6      4.40    4113.4       0.0                                0.00  
    0:03:49  103939.6      4.40    4113.4       0.0                                0.00  
    0:03:49  103939.6      4.40    4113.4       0.0                                0.00  
    0:03:49  103939.6      4.40    4113.4       0.0                                0.00  
    0:03:49  103939.6      4.40    4113.4       0.0                                0.00  
    0:03:50  103948.5      4.38    4110.9       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:50  103959.1      4.35    4109.4       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:50  103966.2      4.34    4109.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:50  103966.2      4.34    4108.9       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:50  103976.2      4.33    4108.4       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:50  103975.6      4.33    4107.5       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:50  103977.7      4.33    4104.2       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:50  103979.0      4.31    4101.8       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:51  103979.7      4.30    4101.5       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:51  103980.5      4.29    4101.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:51  103980.5      4.29    4101.4       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:51  104014.0      4.29    4101.1       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  
    0:03:51  104029.8      4.29    4097.2       0.0 genblk3[1].genblk1[7].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:51  104044.5      4.28    4097.2       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[31]/D      0.00  
    0:03:51  104047.6      4.28    4096.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:03:51  104039.4      4.28    4096.1       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:03:51  104050.1      4.28    4094.2       0.0                                0.00  
    0:03:52  104052.7      4.28    4094.0       0.0                                0.00  
    0:03:52  104031.3      4.27    4091.2       0.0                                0.00  
    0:03:52  104036.4      4.27    4090.7       0.0                                0.00  
    0:03:52  104037.9      4.27    4090.4       0.0                                0.00  
    0:03:52  104037.9      4.27    4090.2       0.0                                0.00  
    0:03:52  104035.9      4.27    4089.3       0.0                                0.00  
    0:03:52  104037.4      4.27    4087.3       0.0                                0.00  
    0:03:52  104043.8      4.27    4084.2       0.0                                0.00  
    0:03:52  104041.7      4.27    4080.8       0.0                                0.00  
    0:03:52  104043.0      4.27    4080.2       0.0                                0.00  
    0:03:52  104047.3      4.27    4079.6       0.0                                0.00  
    0:03:52  104046.3      4.27    4077.4       0.0                                0.00  
    0:03:52  104047.1      4.27    4073.9       0.0                                0.00  
    0:03:53  104041.7      4.27    4073.0       0.0                                0.00  
    0:03:53  104038.7      4.27    4072.7       0.0                                0.00  
    0:03:53  104042.0      4.27    4071.1       0.0                                0.00  
    0:03:53  104052.4      4.27    4069.9       0.0                                0.00  
    0:03:53  104052.1      4.27    4069.6       0.0                                0.00  
    0:03:53  104052.1      4.27    4069.4       0.0                                0.00  
    0:03:53  104061.0      4.27    4066.6       0.0                                0.00  
    0:03:53  104055.2      4.27    4065.2       0.0                                0.00  
    0:03:53  104054.9      4.27    4064.2       0.0                                0.00  
    0:03:53  104056.5      4.27    4063.0       0.0                                0.00  
    0:03:53  104053.2      4.27    4061.0       0.0                                0.00  
    0:03:53  104059.3      4.27    4060.2       0.0                                0.00  
    0:03:53  104059.8      4.27    4059.9       0.0                                0.00  
    0:03:54  104059.0      4.27    4059.5       0.0                                0.00  
    0:03:54  104055.2      4.27    4059.1       0.0                                0.00  
    0:03:54  104055.7      4.27    4058.7       0.0                                0.00  
    0:03:54  104053.2      4.27    4057.4       0.0                                0.00  
    0:03:54  104050.9      4.27    4057.2       0.0                                0.00  
    0:03:54  104061.0      4.27    4055.2       0.0                                0.00  
    0:03:54  104041.7      4.27    4052.6       0.0                                0.00  
    0:03:54  104053.2      4.27    4051.1       0.0                                0.00  
    0:03:54  104043.5      4.27    4050.3       0.0                                0.00  
    0:03:54  104045.3      4.27    4047.3       0.0                                0.00  
    0:03:54  104054.7      4.27    4045.9       0.0                                0.00  
    0:03:54  104057.0      4.27    4045.2       0.0                                0.00  
    0:03:54  104057.5      4.27    4044.9       0.0                                0.00  
    0:03:55  104057.2      4.27    4044.2       0.0                                0.00  
    0:03:55  104054.4      4.27    4038.4       0.0                                0.00  
    0:03:55  104057.0      4.27    4037.8       0.0                                0.00  
    0:03:55  104049.6      4.27    4036.0       0.0                                0.00  
    0:03:55  104052.4      4.27    4035.9       0.0                                0.00  
    0:03:55  104053.7      4.27    4035.3       0.0                                0.00  
    0:03:55  104072.7      4.27    4025.2       0.0                                0.00  
    0:03:55  104091.5      4.27    4024.3       0.0                                0.00  
    0:03:55  104087.7      4.27    4022.5       0.0                                0.00  
    0:03:55  104087.7      4.27    4022.2       0.0                                0.00  
    0:03:55  104092.6      4.27    4021.3       0.0                                0.00  
    0:03:55  104093.8      4.27    4021.1       0.0                                0.00  
    0:03:55  104095.4      4.27    4020.1       0.0                                0.00  
    0:03:55  104099.7      4.27    4016.2       0.0                                0.00  
    0:03:56  104117.2      4.27    4014.8       0.0                                0.00  
    0:03:56  104123.1      4.27    4012.7       0.0                                0.00  
    0:03:56  104120.5      4.27    4010.7       0.0                                0.00  
    0:03:56  104116.2      4.27    4003.9       0.0                                0.00  
    0:03:56  104125.1      4.27    4003.0       0.0                                0.00  
    0:03:56  104113.9      4.27    4001.3       0.0                                0.00  
    0:03:56  104117.2      4.27    4000.8       0.0                                0.00  
    0:03:56  104119.7      4.27    4000.5       0.0                                0.00  
    0:03:56  104125.3      4.27    3999.6       0.0                                0.00  
    0:03:56  104153.5      4.27    3999.1       0.0                                0.00  
    0:03:56  104166.8      4.27    3997.8       0.0                                0.00  
    0:03:56  104185.6      4.27    3996.3       0.0                                0.00  
    0:03:56  104176.2      4.27    3994.9       0.0                                0.00  
    0:03:56  104182.3      4.27    3994.0       0.0                                0.00  
    0:03:57  104174.9      4.27    3991.3       0.0                                0.00  
    0:03:57  104182.3      4.27    3990.6       0.0                                0.00  
    0:03:57  104205.4      4.27    3989.7       0.0                                0.00  
    0:03:57  104212.3      4.27    3989.1       0.0                                0.00  
    0:03:57  104212.0      4.27    3987.7       0.0                                0.00  
    0:03:57  104198.0      4.27    3987.0       0.0                                0.00  
    0:03:57  104201.1      4.27    3986.9       0.0                                0.00  
    0:03:57  104200.3      4.27    3986.9       0.0                                0.00  
    0:03:57  104197.3      4.27    3986.1       0.0                                0.00  
    0:03:57  104187.6      4.27    3983.5       0.0                                0.00  
    0:03:57  104199.0      4.27    3983.2       0.0                                0.00  
    0:03:57  104224.2      4.27    3983.0       0.0                                0.00  
    0:03:57  104239.4      4.27    3982.4       0.0                                0.00  
    0:03:57  104240.7      4.27    3982.4       0.0                                0.00  
    0:03:58  104238.7      4.27    3979.5       0.0                                0.00  
    0:03:58  104257.2      4.27    3979.0       0.0                                0.00  
    0:03:58  104258.5      4.27    3976.2       0.0                                0.00  
    0:03:58  104259.0      4.27    3975.7       0.0                                0.00  
    0:03:58  104259.8      4.27    3975.4       0.0                                0.00  
    0:03:58  104259.3      4.27    3974.6       0.0                                0.00  
    0:03:58  104262.1      4.27    3973.8       0.0                                0.00  
    0:03:58  104265.9      4.27    3973.1       0.0                                0.00  
    0:03:58  104270.5      4.27    3972.6       0.0                                0.00  
    0:03:58  104282.9      4.27    3972.5       0.0                                0.00  
    0:03:58  104294.6      4.27    3970.0       0.0                                0.00  
    0:03:58  104297.9      4.27    3969.3       0.0                                0.00  
    0:03:58  104301.2      4.27    3969.0       0.0                                0.00  
    0:03:58  104296.1      4.27    3967.5       0.0                                0.00  
    0:03:58  104308.3      4.27    3965.7       0.0                                0.00  
    0:03:59  104327.1      4.27    3964.6       0.0                                0.00  
    0:03:59  104349.7      4.27    3963.5       0.0                                0.00  
    0:03:59  104341.6      4.27    3961.4       0.0                                0.00  
    0:03:59  104343.1      4.27    3960.6       0.0                                0.00  
    0:03:59  104347.0      4.27    3954.9       0.0                                0.00  
    0:03:59  104346.4      4.27    3954.2       0.0                                0.00  
    0:03:59  104371.6      4.27    3953.7       0.0                                0.00  
    0:03:59  104385.8      4.27    3951.7       0.0                                0.00  
    0:03:59  104391.9      4.27    3949.9       0.0                                0.00  
    0:03:59  104397.8      4.27    3948.6       0.0                                0.00  
    0:03:59  104399.3      4.27    3948.5       0.0                                0.00  
    0:03:59  104398.5      4.27    3947.3       0.0                                0.00  
    0:03:59  104391.7      4.27    3945.7       0.0                                0.00  
    0:03:59  104393.7      4.27    3945.1       0.0                                0.00  
    0:03:59  104397.3      4.27    3942.6       0.0                                0.00  
    0:04:00  104401.1      4.27    3941.3       0.0                                0.00  
    0:04:00  104392.7      4.27    3940.4       0.0                                0.00  
    0:04:00  104393.0      4.27    3939.7       0.0                                0.00  
    0:04:00  104404.6      4.27    3938.6       0.0                                0.00  
    0:04:00  104401.8      4.27    3938.1       0.0                                0.00  
    0:04:00  104414.3      4.27    3936.3       0.0                                0.00  
    0:04:00  104411.8      4.27    3935.5       0.0                                0.00  
    0:04:00  104403.6      4.27    3933.5       0.0                                0.00  
    0:04:00  104409.5      4.27    3927.7       0.0                                0.00  
    0:04:00  104412.0      4.27    3926.8       0.0                                0.00  
    0:04:00  104418.9      4.27    3926.7       0.0                                0.00  
    0:04:00  104418.9      4.27    3926.2       0.0                                0.00  
    0:04:00  104429.5      4.27    3924.0       0.0                                0.00  
    0:04:00  104429.8      4.27    3923.7       0.0                                0.00  
    0:04:00  104428.8      4.27    3923.2       0.0                                0.00  
    0:04:00  104431.6      4.27    3921.4       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:04:01  104437.7      4.26    3921.2       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[30]/D      0.00  
    0:04:01  104465.9      4.25    3923.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[30]/D      0.00  
    0:04:01  104490.5      4.23    3924.3       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[31]/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_8' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_8_area.txt
report_power > array_8_power.txt
report_timing -delay min > array_8_min_delay.txt
report_timing -delay max > array_8_max_delay.txt
#### write out final netlist ######
write -format verilog array_8 -output array_8.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/array_8.vg'.
1
exit
Memory usage for this session 431 Mbytes.
Memory usage for this session including child processes 431 Mbytes.
CPU usage for this session 244 seconds ( 0.07 hours ).
Elapsed time for this session 248 seconds ( 0.07 hours ).

Thank you...
