{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523568843962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523568843969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 17:34:03 2018 " "Processing started: Thu Apr 12 17:34:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523568843969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568843969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips2 -c mips2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips2 -c mips2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568843969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523568844591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523568844591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu/memory_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu/memory_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_module-SYN " "Found design unit 1: memory_module-SYN" {  } { { "mips_alu/memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/memory_module.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858086 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_module " "Found entity 1: memory_module" {  } { { "mips_alu/memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/memory_module.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-behavior " "Found design unit 1: mips-behavior" {  } { { "mips_alu/mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858091 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips_alu/mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu/mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu/mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_alu-arch " "Found design unit 1: mips_alu-arch" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858094 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control/mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control/mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-Behavior " "Found design unit 1: mips_control-Behavior" {  } { { "mips_control/mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_control/mips_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858099 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control/mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_control/mips_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register_file/mips_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_register_file/mips_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_register_file-arch " "Found design unit 1: mips_register_file-arch" {  } { { "mips_register_file/mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_register_file/mips_register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858102 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_register_file " "Found entity 1: mips_register_file" {  } { { "mips_register_file/mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_register_file/mips_register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg/rom1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg/rom1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1port-SYN " "Found design unit 1: rom1port-SYN" {  } { { "PCReg/ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/ROM1PORT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858106 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1PORT " "Found entity 1: ROM1PORT" {  } { { "PCReg/ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/ROM1PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg/pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg/pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCReg-Behavior " "Found design unit 1: PCReg-Behavior" {  } { { "PCReg/PCReg.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/PCReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858109 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCReg " "Found entity 1: PCReg" {  } { { "PCReg/PCReg.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/PCReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign-ext/signextimm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign-ext/signextimm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtImm-arch " "Found design unit 1: signExtImm-arch" {  } { { "sign-Ext/signExtImm.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/sign-Ext/signExtImm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858113 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtImm " "Found entity 1: signExtImm" {  } { { "sign-Ext/signExtImm.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/sign-Ext/signExtImm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory_module-SYN " "Found design unit 1: data_memory_module-SYN" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/data_memory_module.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858117 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory_module " "Found entity 1: data_memory_module" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/data_memory_module.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523568858168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_Read mips.vhd(99) " "Verilog HDL or VHDL warning at mips.vhd(99): object \"MEM_Read\" assigned a value but never read" {  } { { "mips_alu/mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523568858181 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCReg PCReg:PC " "Elaborating entity \"PCReg\" for hierarchy \"PCReg:PC\"" {  } { { "mips_alu/mips.vhd" "PC" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_control mips_control:CONTROL " "Elaborating entity \"mips_control\" for hierarchy \"mips_control:CONTROL\"" {  } { { "mips_alu/mips.vhd" "CONTROL" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_register_file mips_register_file:REGFILE " "Elaborating entity \"mips_register_file\" for hierarchy \"mips_register_file:REGFILE\"" {  } { { "mips_alu/mips.vhd" "REGFILE" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_alu mips_alu:ALU " "Elaborating entity \"mips_alu\" for hierarchy \"mips_alu:ALU\"" {  } { { "mips_alu/mips.vhd" "ALU" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858503 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(24) " "VHDL Process Statement warning at mips_alu.vhd(24): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858505 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(24) " "VHDL Process Statement warning at mips_alu.vhd(24): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858505 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(26) " "VHDL Process Statement warning at mips_alu.vhd(26): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858505 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(26) " "VHDL Process Statement warning at mips_alu.vhd(26): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858505 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(34) " "VHDL Process Statement warning at mips_alu.vhd(34): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858505 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(34) " "VHDL Process Statement warning at mips_alu.vhd(34): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858505 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(41) " "VHDL Process Statement warning at mips_alu.vhd(41): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858506 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(41) " "VHDL Process Statement warning at mips_alu.vhd(41): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858506 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(46) " "VHDL Process Statement warning at mips_alu.vhd(46): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858506 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(46) " "VHDL Process Statement warning at mips_alu.vhd(46): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858506 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(49) " "VHDL Process Statement warning at mips_alu.vhd(49): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858506 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(49) " "VHDL Process Statement warning at mips_alu.vhd(49): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858507 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(58) " "VHDL Process Statement warning at mips_alu.vhd(58): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858507 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(58) " "VHDL Process Statement warning at mips_alu.vhd(58): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858507 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(60) " "VHDL Process Statement warning at mips_alu.vhd(60): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858507 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(60) " "VHDL Process Statement warning at mips_alu.vhd(60): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858507 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(70) " "VHDL Process Statement warning at mips_alu.vhd(70): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858508 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(70) " "VHDL Process Statement warning at mips_alu.vhd(70): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858508 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(83) " "VHDL Process Statement warning at mips_alu.vhd(83): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858508 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(83) " "VHDL Process Statement warning at mips_alu.vhd(83): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858508 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(85) " "VHDL Process Statement warning at mips_alu.vhd(85): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858508 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(85) " "VHDL Process Statement warning at mips_alu.vhd(85): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858508 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(94) " "VHDL Process Statement warning at mips_alu.vhd(94): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858508 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(94) " "VHDL Process Statement warning at mips_alu.vhd(94): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(96) " "VHDL Process Statement warning at mips_alu.vhd(96): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(96) " "VHDL Process Statement warning at mips_alu.vhd(96): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(105) " "VHDL Process Statement warning at mips_alu.vhd(105): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(105) " "VHDL Process Statement warning at mips_alu.vhd(105): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(107) " "VHDL Process Statement warning at mips_alu.vhd(107): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(107) " "VHDL Process Statement warning at mips_alu.vhd(107): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(116) " "VHDL Process Statement warning at mips_alu.vhd(116): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(116) " "VHDL Process Statement warning at mips_alu.vhd(116): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(118) " "VHDL Process Statement warning at mips_alu.vhd(118): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858509 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shamt mips_alu.vhd(118) " "VHDL Process Statement warning at mips_alu.vhd(118): signal \"shamt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858510 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(127) " "VHDL Process Statement warning at mips_alu.vhd(127): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858510 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(127) " "VHDL Process Statement warning at mips_alu.vhd(127): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858510 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputA mips_alu.vhd(129) " "VHDL Process Statement warning at mips_alu.vhd(129): signal \"inputA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858510 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(129) " "VHDL Process Statement warning at mips_alu.vhd(129): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858510 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(137) " "VHDL Process Statement warning at mips_alu.vhd(137): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858510 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputB mips_alu.vhd(139) " "VHDL Process Statement warning at mips_alu.vhd(139): signal \"inputB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523568858510 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result mips_alu.vhd(19) " "VHDL Process Statement warning at mips_alu.vhd(19): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523568858511 "|mips|mips_alu:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Zero mips_alu.vhd(19) " "VHDL Process Statement warning at mips_alu.vhd(19): inferring latch(es) for signal or variable \"Zero\", which holds its previous value in one or more paths through the process" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523568858511 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero mips_alu.vhd(19) " "Inferred latch for \"Zero\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858512 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[0\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858512 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[1\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858512 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[2\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858512 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[3\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858512 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[4\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[5\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[6\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[7\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[8\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[8\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[9\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[9\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[10\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[10\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[11\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[11\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[12\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[12\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[13\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[13\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[14\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[14\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858513 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[15\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[15\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[16\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[16\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[17\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[17\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[18\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[18\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[19\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[19\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[20\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[20\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[21\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[21\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[22\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[22\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[23\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[23\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[24\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[24\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[25\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[25\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858514 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[26\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[26\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858515 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[27\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[27\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858515 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[28\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[28\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858515 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[29\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[29\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858515 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[30\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[30\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858515 "|mips|mips_alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[31\] mips_alu.vhd(19) " "Inferred latch for \"ALU_Result\[31\]\" at mips_alu.vhd(19)" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858515 "|mips|mips_alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtImm signExtImm:EXTIMM " "Elaborating entity \"signExtImm\" for hierarchy \"signExtImm:EXTIMM\"" {  } { { "mips_alu/mips.vhd" "EXTIMM" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_module data_memory_module:DATAMEMM " "Elaborating entity \"data_memory_module\" for hierarchy \"data_memory_module:DATAMEMM\"" {  } { { "mips_alu/mips.vhd" "DATAMEMM" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory_module:DATAMEMM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\"" {  } { { "data_memory_module.vhd" "altsyncram_component" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/data_memory_module.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_module:DATAMEMM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\"" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/data_memory_module.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_module:DATAMEMM\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568858899 ""}  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/data_memory_module.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523568858899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2504 " "Found entity 1: altsyncram_2504" {  } { { "db/altsyncram_2504.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_2504.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568858980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568858980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2504 data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated " "Elaborating entity \"altsyncram_2504\" for hierarchy \"data_memory_module:DATAMEMM\|altsyncram:altsyncram_component\|altsyncram_2504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568858981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1PORT ROM1PORT:PCREGDATA " "Elaborating entity \"ROM1PORT\" for hierarchy \"ROM1PORT:PCREGDATA\"" {  } { { "mips_alu/mips.vhd" "PCREGDATA" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568859042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\"" {  } { { "PCReg/ROM1PORT.vhd" "altsyncram_component" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/ROM1PORT.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568859130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\"" {  } { { "PCReg/ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/ROM1PORT.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568859155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PCReg.mif " "Parameter \"init_file\" = \"PCReg.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523568859156 ""}  } { { "PCReg/ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/ROM1PORT.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523568859156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1024 " "Found entity 1: altsyncram_1024" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523568859242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568859242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1024 ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated " "Elaborating entity \"altsyncram_1024\" for hierarchy \"ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568859244 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 128 C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg.mif " "Memory depth (64) in the design file differs from memory depth (128) in the Memory Initialization File \"C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "PCReg/ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/PCReg/ROM1PORT.vhd" 59 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1523568859254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[0\] " "Latch mips_alu:ALU\|ALU_Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861808 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[1\] " "Latch mips_alu:ALU\|ALU_Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861808 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[2\] " "Latch mips_alu:ALU\|ALU_Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861808 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[3\] " "Latch mips_alu:ALU\|ALU_Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861808 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[4\] " "Latch mips_alu:ALU\|ALU_Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861808 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[5\] " "Latch mips_alu:ALU\|ALU_Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[6\] " "Latch mips_alu:ALU\|ALU_Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[7\] " "Latch mips_alu:ALU\|ALU_Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[8\] " "Latch mips_alu:ALU\|ALU_Result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[9\] " "Latch mips_alu:ALU\|ALU_Result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[10\] " "Latch mips_alu:ALU\|ALU_Result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[11\] " "Latch mips_alu:ALU\|ALU_Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[12\] " "Latch mips_alu:ALU\|ALU_Result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[13\] " "Latch mips_alu:ALU\|ALU_Result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861809 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[14\] " "Latch mips_alu:ALU\|ALU_Result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861810 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[15\] " "Latch mips_alu:ALU\|ALU_Result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861810 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[16\] " "Latch mips_alu:ALU\|ALU_Result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861810 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[17\] " "Latch mips_alu:ALU\|ALU_Result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861810 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[18\] " "Latch mips_alu:ALU\|ALU_Result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861810 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[19\] " "Latch mips_alu:ALU\|ALU_Result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861811 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[20\] " "Latch mips_alu:ALU\|ALU_Result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861811 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[21\] " "Latch mips_alu:ALU\|ALU_Result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861811 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[22\] " "Latch mips_alu:ALU\|ALU_Result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861811 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[23\] " "Latch mips_alu:ALU\|ALU_Result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[24\] " "Latch mips_alu:ALU\|ALU_Result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[25\] " "Latch mips_alu:ALU\|ALU_Result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[26\] " "Latch mips_alu:ALU\|ALU_Result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[27\] " "Latch mips_alu:ALU\|ALU_Result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[28\] " "Latch mips_alu:ALU\|ALU_Result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[29\] " "Latch mips_alu:ALU\|ALU_Result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[30\] " "Latch mips_alu:ALU\|ALU_Result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861812 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|ALU_Result\[31\] " "Latch mips_alu:ALU\|ALU_Result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861813 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_alu:ALU\|Zero " "Latch mips_alu:ALU\|Zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal ROM1PORT:PCREGDATA\|altsyncram:altsyncram_component\|altsyncram_1024:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_1024.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/db/altsyncram_1024.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1523568861813 ""}  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_8/mips_alu/mips_alu.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1523568861813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523568863577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523568867344 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523568867344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2763 " "Implemented 2763 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523568867898 ""} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Implemented 175 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523568867898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2521 " "Implemented 2521 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523568867898 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523568867898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523568867898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523568867980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 17:34:27 2018 " "Processing ended: Thu Apr 12 17:34:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523568867980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523568867980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523568867980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523568867980 ""}
