library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity fa is
Port (a in STD_LOGIC;
b in STD_LOGIC;
cin in STD_LOGIC;
s out STD_LOGIC;
co: out STD_LOGIC);
end fa;
architecture Behavioral of fa is
begin
s <= a xor b xor cin;
co <= (a and b) or (b and cin) or (a and cin);
end Behavioral;
LIBRARY leee;
use teee.std logic 1164. ALL;
ENTITY fa th IS END fa thi
ARCHITECTURE behavior Of fa tb IS
Component Declaration for the Unit Under Test (UUT)
COMPONENT fa
PORT(
a: IN std logic;
b: IN std_logic;
cin: IN std_logic;
s: OUT std_logic;
co: OUT std_logic
);
END COMPONENT;
--Inputs
signal a std_logic: '0';
signal b: std logic '0';
signal cin: std logic '0';
--Outputs
signals: std logic;
signal co: std_logic;
No clocks detected in port list. Replace <clock> below with appropriate port name
BEGIN
Instantiate the Unit Under Test (UUT)
uut: fa PORT MAP (
a> a,
b => b, cin > cin, 5 => 5, Co-> CO );
Stimulus process stim proc: process
begin
a<= '0';
b <= '0'; cin<= '0';
wait for 20 ns;
a <= '0';
b<= '1';
cin<= '0';
wait for 20 ns;
a <= '1';
b<= '0';
cin<= '1';
wait for 20 ns;
a <= '1';
b <= '1';
cin <= '1';
wait for 20 ns;
end process;
END;
