{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 21:43:25 2019 " "Info: Processing started: Tue Nov 05 21:43:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjw_8_1 -c zjw_8_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zjw_8_1 -c zjw_8_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_canshuhua.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_canshuhua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_canshuhua-struct " "Info: Found design unit 1: zjw_canshuhua-struct" {  } { { "zjw_canshuhua.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_canshuhua.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_canshuhua " "Info: Found entity 1: zjw_canshuhua" {  } { { "zjw_canshuhua.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_canshuhua.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_8_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_8_1-struct " "Info: Found design unit 1: zjw_8_1-struct" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_8_1 " "Info: Found entity 1: zjw_8_1" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjw_8_1 " "Info: Elaborating entity \"zjw_8_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_canshuhua zjw_canshuhua:g0 " "Info: Elaborating entity \"zjw_canshuhua\" for hierarchy \"zjw_canshuhua:g0\"" {  } { { "zjw_8_1.vhd" "g0" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "zjw_canshuhua.vhd(20) " "Warning (10027): Verilog HDL or VHDL warning at the zjw_canshuhua.vhd(20): index expression is not wide enough to address all of the elements in the array" {  } { { "zjw_canshuhua.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_canshuhua.vhd" 20 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[2\] " "Warning (15610): No output dependent on input pin \"in1\[2\]\"" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[3\] " "Warning (15610): No output dependent on input pin \"in1\[3\]\"" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[4\] " "Warning (15610): No output dependent on input pin \"in1\[4\]\"" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[5\] " "Warning (15610): No output dependent on input pin \"in1\[5\]\"" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[6\] " "Warning (15610): No output dependent on input pin \"in1\[6\]\"" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in1\[7\] " "Warning (15610): No output dependent on input pin \"in1\[7\]\"" {  } { { "zjw_8_1.vhd" "" { Text "C:/Users/apple/Desktop/数电实验二/canshuhua_8_1/zjw_8_1.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 21:43:29 2019 " "Info: Processing ended: Tue Nov 05 21:43:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
